 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50000
        -capacitance
        -sort_by slack
Design : wrap
Version: R-2020.09-SP4
Date   : Tue Feb 27 12:20:16 2024
****************************************

Operating Conditions: tt_v1p2_25c   Library: scc55nll_hd_rvt_tt_v1p2_25c_basic
Wire Load Model Mode: top

  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2331/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2275/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2340/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2271/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2348/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2266/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2356/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2249/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2364/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2240/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2372/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2234/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2919/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2921/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2331/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2918/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2340/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2934/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2348/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2930/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2356/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2932/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2364/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2944/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2372/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2942/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2327/ZN (CLKNHDV3)                           0.00      0.02       0.42 r
  U2328/ZN (AOI21HDV4)                          0.00      0.03       0.45 f
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 f
  U2919/ZN (AOI22HDV2)                          0.00      0.05       0.56 r
  U2962/ZN (OAI211HDV0)                         0.00      0.06       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2953/ZN (OAI222HDV2)                         0.00      0.05       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U1295/ZN (OAI21HDV2)                          0.01      0.18       0.49 r
  U1323/ZN (OAI222HDV1)                         0.00      0.12       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2306/ZN (AOI21HDV4)                          0.01      0.12       0.49 r
  U2954/ZN (INHDV3)                             0.00      0.04       0.52 f
  U2959/ZN (OAI222HDV2)                         0.00      0.06       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U1296/ZN (INHDV2)                             0.00      0.03       0.52 f
  U2916/ZN (OAI222HDV2)                         0.00      0.06       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2385/ZN (NAND2HDV0)                          0.00      0.04       0.56 f
  U2387/ZN (OAI211HDV2)                         0.00      0.03       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2393/ZN (NAND2HDV0)                          0.00      0.04       0.56 f
  U2395/ZN (OAI211HDV2)                         0.00      0.03       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2389/ZN (NAND2HDV0)                          0.00      0.04       0.56 f
  U2391/ZN (OAI211HDV2)                         0.00      0.03       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2381/ZN (NAND2HDV0)                          0.00      0.04       0.56 f
  U2383/ZN (OAI211HDV2)                         0.00      0.03       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2237/ZN (NAND2HDV0)                          0.00      0.04       0.56 f
  U2236/ZN (OAI211HDV2)                         0.00      0.03       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2206/ZN (CLKNAND2HDV0)                       0.00      0.04       0.56 f
  U2242/ZN (OAI211HDV2)                         0.00      0.03       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U2322/ZN (NOR2HDV4)                           0.01      0.06       0.20 r
  U2066/ZN (NAND2HDV2)                          0.00      0.05       0.25 f
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.28 r
  U2025/ZN (NAND2HDV2)                          0.00      0.03       0.31 f
  U2731/ZN (NOR2HDV2)                           0.00      0.05       0.36 r
  U1688/ZN (INHDV0)                             0.00      0.03       0.39 f
  U2094/ZN (OAI21HDV2)                          0.01      0.06       0.45 r
  U2738/ZN (INHDV2)                             0.00      0.08       0.53 f
  U1318/ZN (NAND2HDV0)                          0.00      0.04       0.57 r
  U2760/ZN (OAI211HDV2)                         0.00      0.05       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U2322/ZN (NOR2HDV4)                           0.01      0.06       0.20 r
  U2066/ZN (NAND2HDV2)                          0.00      0.05       0.25 f
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.28 r
  U2025/ZN (NAND2HDV2)                          0.00      0.03       0.31 f
  U2731/ZN (NOR2HDV2)                           0.00      0.05       0.36 r
  U1688/ZN (INHDV0)                             0.00      0.03       0.39 f
  U2094/ZN (OAI21HDV2)                          0.01      0.06       0.45 r
  U2738/ZN (INHDV2)                             0.00      0.08       0.53 f
  U1314/ZN (NAND2HDV0)                          0.00      0.04       0.57 r
  U2765/ZN (OAI211HDV2)                         0.00      0.05       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U2322/ZN (NOR2HDV4)                           0.01      0.06       0.20 r
  U2066/ZN (NAND2HDV2)                          0.00      0.05       0.25 f
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.28 r
  U2025/ZN (NAND2HDV2)                          0.00      0.03       0.31 f
  U2731/ZN (NOR2HDV2)                           0.00      0.05       0.36 r
  U1688/ZN (INHDV0)                             0.00      0.03       0.39 f
  U2094/ZN (OAI21HDV2)                          0.01      0.06       0.45 r
  U2738/ZN (INHDV2)                             0.00      0.08       0.53 f
  U1316/ZN (NAND2HDV0)                          0.00      0.04       0.57 r
  U2753/ZN (OAI211HDV2)                         0.00      0.05       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U2322/ZN (NOR2HDV4)                           0.01      0.06       0.20 r
  U2066/ZN (NAND2HDV2)                          0.00      0.05       0.25 f
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.28 r
  U2025/ZN (NAND2HDV2)                          0.00      0.03       0.31 f
  U2731/ZN (NOR2HDV2)                           0.00      0.05       0.36 r
  U1688/ZN (INHDV0)                             0.00      0.03       0.39 f
  U2094/ZN (OAI21HDV2)                          0.01      0.06       0.45 r
  U2738/ZN (INHDV2)                             0.00      0.08       0.53 f
  U1317/ZN (NAND2HDV0)                          0.00      0.04       0.57 r
  U2755/ZN (OAI211HDV2)                         0.00      0.05       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U2322/ZN (NOR2HDV4)                           0.01      0.06       0.20 r
  U2066/ZN (NAND2HDV2)                          0.00      0.05       0.25 f
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.28 r
  U2025/ZN (NAND2HDV2)                          0.00      0.03       0.31 f
  U2731/ZN (NOR2HDV2)                           0.00      0.05       0.36 r
  U1688/ZN (INHDV0)                             0.00      0.03       0.39 f
  U2094/ZN (OAI21HDV2)                          0.01      0.06       0.45 r
  U2738/ZN (INHDV2)                             0.00      0.08       0.53 f
  U1311/ZN (NAND2HDV0)                          0.00      0.04       0.57 r
  U2749/ZN (OAI211HDV2)                         0.00      0.05       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U2322/ZN (NOR2HDV4)                           0.01      0.06       0.20 r
  U2066/ZN (NAND2HDV2)                          0.00      0.05       0.25 f
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.28 r
  U2025/ZN (NAND2HDV2)                          0.00      0.03       0.31 f
  U2731/ZN (NOR2HDV2)                           0.00      0.05       0.36 r
  U1688/ZN (INHDV0)                             0.00      0.03       0.39 f
  U2094/ZN (OAI21HDV2)                          0.01      0.06       0.45 r
  U2738/ZN (INHDV2)                             0.00      0.08       0.53 f
  U1315/ZN (NAND2HDV0)                          0.00      0.04       0.57 r
  U2751/ZN (OAI211HDV2)                         0.00      0.05       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2019/ZN (INHDV1)                             0.00      0.02       0.53 f
  U2955/ZN (OAI222HDV2)                         0.00      0.06       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U2322/ZN (NOR2HDV4)                           0.01      0.06       0.20 r
  U2066/ZN (NAND2HDV2)                          0.00      0.05       0.25 f
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.28 r
  U2025/ZN (NAND2HDV2)                          0.00      0.03       0.31 f
  U2731/ZN (NOR2HDV2)                           0.00      0.05       0.36 r
  U1688/ZN (INHDV0)                             0.00      0.03       0.39 f
  U2094/ZN (OAI21HDV2)                          0.01      0.06       0.45 r
  U2738/ZN (INHDV2)                             0.00      0.08       0.53 f
  U1312/ZN (NAND2HDV0)                          0.00      0.04       0.57 r
  U2740/ZN (OAI211HDV2)                         0.00      0.05       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2443/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2835/ZN (XNOR2HDV0)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2923/ZN (NAND2HDV0)                          0.00      0.04       0.56 f
  U2925/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2459/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2460/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2466/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2467/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2454/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2455/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2452/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2453/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2457/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2458/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2462/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2463/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2435/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2436/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2446/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2447/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2440/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2441/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2432/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2433/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2429/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2430/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2951/ZN (NAND2HDV2)                          0.00      0.03       0.56 f
  U2311/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2928/ZN (NAND2HDV2)                          0.00      0.03       0.56 f
  U2277/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2948/ZN (NAND2HDV2)                          0.00      0.03       0.56 f
  U2244/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2936/ZN (NAND2HDV2)                          0.00      0.03       0.56 f
  U2273/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2448/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2449/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV1)
                                                0.00      0.14       0.14 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U2414/ZN (OAI21HDV2)                          0.00      0.06       0.25 f
  U2415/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2417/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 r
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 r
  U2464/ZN (OAI21HDV2)                          0.00      0.05       0.53 f
  U2465/ZN (XNOR2HDV2)                          0.00      0.07       0.60 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2940/ZN (NAND2HDV2)                          0.00      0.03       0.56 f
  U2254/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2938/ZN (NAND2HDV2)                          0.00      0.03       0.56 f
  U2268/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2377/ZN (INHDV4)                             0.00      0.03       0.34 f
  U2378/ZN (NOR2HDV4)                           0.00      0.04       0.38 r
  U2379/ZN (INHDV2)                             0.00      0.02       0.40 f
  U2380/ZN (AOI21HDV2)                          0.00      0.05       0.45 r
  U2016/Z (BUFHDV6)                             0.01      0.08       0.53 r
  U2124/ZN (NAND2HDV2)                          0.00      0.03       0.56 f
  U2123/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2897/ZN (OAI211HDV0)                         0.00      0.05       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U1296/ZN (INHDV2)                             0.00      0.03       0.52 f
  U2960/ZN (OAI222HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multb_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_7_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_7_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2351/ZN (INHDV2)                             0.00      0.04       0.20 f
  U2357/ZN (NOR3HDV2)                           0.01      0.17       0.37 r
  U2787/ZN (INHDV2)                             0.01      0.10       0.47 f
  U1599/ZN (OAI22HDV0)                          0.00      0.06       0.53 r
  U1991/ZN (AOI21HDV0)                          0.00      0.03       0.56 f
  U1348/ZN (OAI21HDV0)                          0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multb_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_5_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_5_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2359/ZN (INHDV2)                             0.00      0.04       0.20 f
  U2365/ZN (NOR3HDV2)                           0.01      0.17       0.37 r
  U2793/ZN (INHDV2)                             0.01      0.10       0.47 f
  U1597/ZN (OAI22HDV0)                          0.00      0.06       0.53 r
  U1366/ZN (AOI21HDV1)                          0.00      0.03       0.56 f
  U1349/ZN (OAI21HDV0)                          0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2893/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2903/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2901/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2895/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2899/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.17       0.17 r
  U1305/ZN (INHDV2)                             0.00      0.04       0.21 f
  U2319/ZN (CLKNAND2HDV4)                       0.00      0.03       0.25 r
  U2320/ZN (CLKNHDV3)                           0.00      0.02       0.27 f
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 r
  U2324/ZN (NOR2HDV8)                           0.00      0.02       0.32 f
  U2377/ZN (INHDV4)                             0.00      0.02       0.34 r
  U2378/ZN (NOR2HDV4)                           0.00      0.02       0.36 f
  U2307/ZN (AOI21HDV4)                          0.01      0.07       0.43 r
  U2035/ZN (INHDV2)                             0.01      0.07       0.49 f
  U2310/ZN (OAI222HDV0)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_13_/D (DRNHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_13_/CK (DRNHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2332/ZN (XNOR2HDV4)                          0.01      0.11       0.51 r
  U2251/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U2878/ZN (OAI211HDV0)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2332/ZN (XNOR2HDV4)                          0.01      0.11       0.51 r
  U2922/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U2866/ZN (OAI211HDV0)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2883/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2874/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2888/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2880/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2877/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2871/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2891/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2064/ZN (NOR2HDV2)                           0.00      0.06       0.43 r
  U1302/ZN (OAI21HDV2)                          0.00      0.05       0.48 f
  U1624/ZN (CLKNHDV4)                           0.00      0.03       0.51 r
  U2020/ZN (INHDV8)                             0.01      0.03       0.54 f
  U2885/ZN (OAI211HDV2)                         0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2332/ZN (XNOR2HDV4)                          0.01      0.11       0.51 r
  U2235/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U1585/ZN (OAI211HDV1)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2332/ZN (XNOR2HDV4)                          0.01      0.11       0.51 r
  U2276/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U1581/ZN (OAI211HDV1)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2332/ZN (XNOR2HDV4)                          0.01      0.11       0.51 r
  U2241/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U1584/ZN (OAI211HDV1)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2332/ZN (XNOR2HDV4)                          0.01      0.11       0.51 r
  U2272/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U1580/ZN (OAI211HDV1)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2332/ZN (XNOR2HDV4)                          0.01      0.11       0.51 r
  U2267/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U1583/ZN (OAI211HDV1)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2332/ZN (XNOR2HDV4)                          0.01      0.11       0.51 r
  U2186/ZN (CLKNHDV1)                           0.00      0.03       0.54 f
  U1578/ZN (OAI21HDV1)                          0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.17       0.17 r
  U1305/ZN (INHDV2)                             0.00      0.04       0.21 f
  U2319/ZN (CLKNAND2HDV4)                       0.00      0.03       0.25 r
  U2320/ZN (CLKNHDV3)                           0.00      0.02       0.27 f
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 r
  U2324/ZN (NOR2HDV8)                           0.00      0.02       0.32 f
  U2326/Z (CLKAND2HDV4)                         0.00      0.04       0.36 f
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.39 r
  U2376/ZN (OAI21HDV1)                          0.00      0.04       0.42 f
  U1613/Z (BUFHDV4)                             0.01      0.08       0.50 f
  U2867/ZN (OAI222HDV0)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2367/ZN (INHDV2)                             0.00      0.04       0.20 f
  U2373/ZN (NOR3HDV2)                           0.01      0.17       0.37 r
  U2795/ZN (INHDV2)                             0.01      0.10       0.47 f
  U2868/ZN (OAI22HDV2)                          0.00      0.05       0.52 r
  U1359/ZN (AOI21HDV1)                          0.00      0.03       0.55 f
  U1347/ZN (OAI21HDV0)                          0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_13_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_13_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U2312/ZN (INHDV2)                             0.00      0.04       0.20 f
  U2333/ZN (NOR3HDV2)                           0.01      0.17       0.37 r
  U2761/ZN (INHDV2)                             0.01      0.10       0.47 f
  U2856/ZN (OAI22HDV2)                          0.00      0.05       0.52 r
  U2014/ZN (AOI21HDV0)                          0.00      0.03       0.55 f
  U1346/ZN (OAI21HDV0)                          0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_11_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_11_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U2335/ZN (INHDV2)                             0.00      0.04       0.20 f
  U2341/ZN (NOR3HDV2)                           0.01      0.17       0.37 r
  U2789/ZN (INHDV2)                             0.01      0.10       0.47 f
  U2865/ZN (OAI22HDV2)                          0.00      0.05       0.52 r
  U1368/ZN (AOI21HDV1)                          0.00      0.03       0.55 f
  U1352/ZN (OAI21HDV0)                          0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2343/ZN (INHDV2)                             0.00      0.04       0.20 f
  U2349/ZN (NOR3HDV2)                           0.01      0.17       0.37 r
  U2791/ZN (INHDV2)                             0.01      0.10       0.47 f
  U2863/ZN (OAI22HDV2)                          0.00      0.05       0.52 r
  U1370/ZN (AOI21HDV1)                          0.00      0.03       0.55 f
  U1343/ZN (OAI21HDV0)                          0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2318/ZN (INHDV3)                             0.00      0.02       0.26 r
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2324/ZN (NOR2HDV8)                           0.00      0.03       0.32 r
  U2326/Z (CLKAND2HDV4)                         0.00      0.05       0.37 r
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.40 f
  U2332/ZN (XNOR2HDV4)                          0.01      0.11       0.51 r
  U1611/ZN (NAND2HDV1)                          0.00      0.04       0.55 f
  U1586/ZN (OAI211HDV1)                         0.00      0.03       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 r
  U2684/ZN (INHDV2)                             0.01      0.08       0.23 f
  U2742/ZN (OAI21HDV2)                          0.01      0.19       0.42 r
  U1582/ZN (OAI22HDV0)                          0.00      0.09       0.51 f
  U1345/ZN (AOI21HDV0)                          0.00      0.05       0.56 r
  U1335/ZN (OAI21HDV0)                          0.00      0.04       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.16       0.16 r
  U1973/ZN (INHDV4)                             0.01      0.04       0.21 f
  U2066/ZN (NAND2HDV2)                          0.00      0.04       0.25 r
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.27 f
  U2025/ZN (NAND2HDV2)                          0.00      0.02       0.29 r
  U1631/ZN (INHDV1)                             0.00      0.02       0.32 f
  U2095/ZN (AOI21HDV2)                          0.01      0.09       0.41 r
  U2091/ZN (INHDV2)                             0.01      0.08       0.49 f
  U2799/ZN (OAI222HDV2)                         0.00      0.08       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_1_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_1_/Q (DRNQHDV0)                     0.01      0.17       0.17 r
  U1925/ZN (XNOR2HDV0)                          0.00      0.12       0.29 f
  U2370/ZN (NOR2HDV2)                           0.01      0.16       0.45 r
  U2831/ZN (INHDV2)                             0.00      0.05       0.50 f
  U1637/ZN (OAI222HDV1)                         0.00      0.07       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U1295/ZN (OAI21HDV2)                          0.01      0.18       0.49 r
  U1595/ZN (OAI211HDV1)                         0.00      0.10       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multb_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_1_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_1_/Q (DRNQHDV0)                     0.01      0.17       0.17 r
  U1925/ZN (XNOR2HDV0)                          0.00      0.12       0.29 f
  U2370/ZN (NOR2HDV2)                           0.01      0.16       0.45 r
  U2197/ZN (AOI22HDV0)                          0.00      0.07       0.52 f
  U2869/ZN (OAI211HDV0)                         0.00      0.04       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2306/ZN (AOI21HDV4)                          0.01      0.12       0.49 r
  U2859/ZN (NAND2HDV2)                          0.00      0.05       0.53 f
  U1610/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2306/ZN (AOI21HDV4)                          0.01      0.12       0.49 r
  U2861/ZN (NAND2HDV2)                          0.00      0.05       0.53 f
  U1607/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2306/ZN (AOI21HDV4)                          0.01      0.12       0.49 r
  U2857/ZN (NAND2HDV2)                          0.00      0.05       0.53 f
  U1617/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2306/ZN (AOI21HDV4)                          0.01      0.12       0.49 r
  U2858/ZN (NAND2HDV2)                          0.00      0.05       0.53 f
  U1601/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2306/ZN (AOI21HDV4)                          0.01      0.12       0.49 r
  U2860/ZN (NAND2HDV2)                          0.00      0.05       0.53 f
  U1591/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2306/ZN (AOI21HDV4)                          0.01      0.12       0.49 r
  U2862/ZN (NAND2HDV2)                          0.00      0.05       0.53 f
  U1612/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U2317/ZN (NAND2HDV8)                          0.00      0.03       0.24 f
  U2815/ZN (NOR3HDV4)                           0.00      0.06       0.30 r
  U2065/ZN (NAND2HDV2)                          0.00      0.06       0.37 f
  U2306/ZN (AOI21HDV4)                          0.01      0.12       0.49 r
  U2855/ZN (NAND2HDV2)                          0.00      0.05       0.53 f
  U1592/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.17       0.17 r
  U1305/ZN (INHDV2)                             0.00      0.04       0.21 f
  U2319/ZN (CLKNAND2HDV4)                       0.00      0.03       0.25 r
  U2320/ZN (CLKNHDV3)                           0.00      0.02       0.27 f
  U2321/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 r
  U2324/ZN (NOR2HDV8)                           0.00      0.02       0.32 f
  U2326/Z (CLKAND2HDV4)                         0.00      0.04       0.36 f
  U1628/ZN (CLKNAND2HDV4)                       0.00      0.03       0.39 r
  U2327/ZN (CLKNHDV3)                           0.00      0.03       0.41 f
  U2328/ZN (AOI21HDV4)                          0.00      0.04       0.46 r
  U2329/Z (BUFHDV12)                            0.01      0.06       0.51 r
  U2182/ZN (CLKNHDV1)                           0.00      0.02       0.54 f
  U1579/ZN (OAI21HDV1)                          0.00      0.04       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U1295/ZN (OAI21HDV2)                          0.01      0.18       0.49 r
  U2957/ZN (OAI211HDV0)                         0.00      0.10       0.58 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2243/ZN (CLKNAND2HDV0)                       0.00      0.04       0.53 f
  U1616/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.16       0.16 r
  U1973/ZN (INHDV4)                             0.01      0.04       0.21 f
  U2066/ZN (NAND2HDV2)                          0.00      0.04       0.25 r
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.27 f
  U2025/ZN (NAND2HDV2)                          0.00      0.02       0.29 r
  U1631/ZN (INHDV1)                             0.00      0.02       0.32 f
  U2095/ZN (AOI21HDV2)                          0.01      0.09       0.41 r
  U2091/ZN (INHDV2)                             0.01      0.08       0.49 f
  U1320/ZN (OAI222HDV1)                         0.00      0.07       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2837/ZN (NAND2HDV2)                          0.00      0.04       0.53 f
  U2839/ZN (OAI211HDV2)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2843/ZN (NAND2HDV2)                          0.00      0.04       0.53 f
  U2845/ZN (OAI211HDV2)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2840/ZN (NAND2HDV2)                          0.00      0.04       0.53 f
  U2842/ZN (OAI211HDV2)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2852/ZN (NAND2HDV2)                          0.00      0.04       0.53 f
  U2854/ZN (OAI211HDV2)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2846/ZN (NAND2HDV2)                          0.00      0.04       0.53 f
  U2848/ZN (OAI211HDV2)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2109/ZN (CLKNAND2HDV0)                       0.00      0.04       0.53 f
  U1313/ZN (OAI211HDV2)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2822/ZN (NAND2HDV2)                          0.00      0.04       0.53 f
  U1614/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2827/ZN (NAND2HDV2)                          0.00      0.04       0.53 f
  U1604/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2829/ZN (NAND2HDV2)                          0.00      0.04       0.53 f
  U1609/ZN (OAI211HDV1)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2017/ZN (INAND2HDV2)                         0.00      0.03       0.34 r
  U1295/ZN (OAI21HDV2)                          0.01      0.13       0.47 f
  U1596/ZN (OAI211HDV1)                         0.00      0.09       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_7_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_7_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2345/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2346/ZN (NOR2HDV2)                           0.01      0.16       0.43 r
  U1422/ZN (INHDV1)                             0.00      0.05       0.49 f
  U1638/ZN (OAI222HDV1)                         0.00      0.07       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2017/ZN (INAND2HDV2)                         0.00      0.04       0.37 f
  U2093/ZN (AOI21HDV2)                          0.00      0.04       0.42 r
  U1300/Z (BUFHDV4)                             0.01      0.08       0.49 r
  U2824/ZN (NAND2HDV2)                          0.00      0.04       0.53 f
  U2826/ZN (OAI211HDV2)                         0.00      0.03       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_11_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_11_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U2314/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2315/ZN (NOR2HDV2)                           0.01      0.16       0.43 r
  U1421/ZN (INHDV1)                             0.00      0.05       0.48 f
  U1636/ZN (OAI222HDV1)                         0.00      0.07       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_5_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_5_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2353/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2354/ZN (NOR2HDV2)                           0.01      0.16       0.43 r
  U1423/ZN (INHDV1)                             0.00      0.05       0.48 f
  U1639/ZN (OAI222HDV1)                         0.00      0.07       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2361/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2362/ZN (NOR2HDV2)                           0.01      0.16       0.43 r
  U1426/ZN (INHDV1)                             0.00      0.05       0.48 f
  U1634/ZN (OAI222HDV1)                         0.00      0.07       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2337/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2338/ZN (NOR2HDV2)                           0.01      0.16       0.43 r
  U1425/ZN (INHDV1)                             0.00      0.05       0.48 f
  U1635/ZN (OAI222HDV1)                         0.00      0.07       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2017/ZN (INAND2HDV2)                         0.00      0.03       0.34 r
  U1295/ZN (OAI21HDV2)                          0.01      0.13       0.47 f
  U2809/ZN (OAI211HDV2)                         0.00      0.09       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2017/ZN (INAND2HDV2)                         0.00      0.03       0.34 r
  U1295/ZN (OAI21HDV2)                          0.01      0.13       0.47 f
  U2812/ZN (OAI211HDV2)                         0.00      0.09       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2017/ZN (INAND2HDV2)                         0.00      0.03       0.34 r
  U1295/ZN (OAI21HDV2)                          0.01      0.13       0.47 f
  U2958/ZN (OAI211HDV2)                         0.00      0.09       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2017/ZN (INAND2HDV2)                         0.00      0.03       0.34 r
  U1295/ZN (OAI21HDV2)                          0.01      0.13       0.47 f
  U2802/ZN (OAI211HDV2)                         0.00      0.09       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2017/ZN (INAND2HDV2)                         0.00      0.03       0.34 r
  U1295/ZN (OAI21HDV2)                          0.01      0.13       0.47 f
  U2806/ZN (OAI211HDV2)                         0.00      0.09       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.18       0.18 r
  U2316/ZN (NOR2HDV12)                          0.00      0.03       0.22 f
  U1304/Z (CLKAND2HDV4)                         0.00      0.04       0.26 f
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U2018/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2017/ZN (INAND2HDV2)                         0.00      0.03       0.34 r
  U1295/ZN (OAI21HDV2)                          0.01      0.13       0.47 f
  U2814/ZN (OAI211HDV2)                         0.00      0.09       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_13_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_13_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U2683/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2736/ZN (NOR2HDV2)                           0.01      0.17       0.43 r
  U2158/ZN (CLKNHDV1)                           0.00      0.05       0.48 f
  U1632/ZN (OAI222HDV1)                         0.00      0.07       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.16       0.16 r
  U1973/ZN (INHDV4)                             0.01      0.04       0.21 f
  U2066/ZN (NAND2HDV2)                          0.00      0.04       0.25 r
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.27 f
  U2025/ZN (NAND2HDV2)                          0.00      0.02       0.29 r
  U1631/ZN (INHDV1)                             0.00      0.02       0.32 f
  U2095/ZN (AOI21HDV2)                          0.01      0.09       0.41 r
  U2091/ZN (INHDV2)                             0.01      0.08       0.49 f
  U2864/ZN (OAI211HDV0)                         0.00      0.07       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.16       0.16 r
  U1973/ZN (INHDV4)                             0.01      0.04       0.21 f
  U2066/ZN (NAND2HDV2)                          0.00      0.04       0.25 r
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.27 f
  U2025/ZN (NAND2HDV2)                          0.00      0.02       0.29 r
  U1631/ZN (INHDV1)                             0.00      0.02       0.32 f
  U2095/ZN (AOI21HDV2)                          0.01      0.09       0.41 r
  U2091/ZN (INHDV2)                             0.01      0.08       0.49 f
  U2778/ZN (OAI211HDV0)                         0.00      0.07       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_1_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_1_/Q (DRNQHDV0)                     0.01      0.17       0.17 r
  U1925/ZN (XNOR2HDV0)                          0.00      0.12       0.29 f
  U2370/ZN (NOR2HDV2)                           0.01      0.16       0.45 r
  U2796/ZN (AOI22HDV2)                          0.00      0.06       0.51 f
  U1605/ZN (OAI211HDV1)                         0.00      0.04       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multb_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_1_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_1_/Q (DRNQHDV0)                     0.01      0.17       0.17 r
  U1925/ZN (XNOR2HDV0)                          0.00      0.12       0.29 f
  U2371/ZN (NOR2HDV2)                           0.01      0.11       0.40 r
  U2763/ZN (INHDV2)                             0.01      0.08       0.48 f
  U2833/ZN (OAI211HDV2)                         0.00      0.07       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.16       0.16 r
  U1973/ZN (INHDV4)                             0.01      0.04       0.21 f
  U2066/ZN (NAND2HDV2)                          0.00      0.04       0.25 r
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.27 f
  U2025/ZN (NAND2HDV2)                          0.00      0.02       0.29 r
  U1631/ZN (INHDV1)                             0.00      0.02       0.32 f
  U2095/ZN (AOI21HDV2)                          0.01      0.09       0.41 r
  U2091/ZN (INHDV2)                             0.01      0.08       0.49 f
  U2768/ZN (OAI211HDV2)                         0.00      0.06       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.16       0.16 r
  U1973/ZN (INHDV4)                             0.01      0.04       0.21 f
  U2066/ZN (NAND2HDV2)                          0.00      0.04       0.25 r
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.27 f
  U2025/ZN (NAND2HDV2)                          0.00      0.02       0.29 r
  U1631/ZN (INHDV1)                             0.00      0.02       0.32 f
  U2095/ZN (AOI21HDV2)                          0.01      0.09       0.41 r
  U2091/ZN (INHDV2)                             0.01      0.08       0.49 f
  U2772/ZN (OAI211HDV2)                         0.00      0.06       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.16       0.16 r
  U1973/ZN (INHDV4)                             0.01      0.04       0.21 f
  U2066/ZN (NAND2HDV2)                          0.00      0.04       0.25 r
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.27 f
  U2025/ZN (NAND2HDV2)                          0.00      0.02       0.29 r
  U1631/ZN (INHDV1)                             0.00      0.02       0.32 f
  U2095/ZN (AOI21HDV2)                          0.01      0.09       0.41 r
  U2091/ZN (INHDV2)                             0.01      0.08       0.49 f
  U2780/ZN (OAI211HDV2)                         0.00      0.06       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.16       0.16 r
  U1973/ZN (INHDV4)                             0.01      0.04       0.21 f
  U2066/ZN (NAND2HDV2)                          0.00      0.04       0.25 r
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.27 f
  U2025/ZN (NAND2HDV2)                          0.00      0.02       0.29 r
  U1631/ZN (INHDV1)                             0.00      0.02       0.32 f
  U2095/ZN (AOI21HDV2)                          0.01      0.09       0.41 r
  U2091/ZN (INHDV2)                             0.01      0.08       0.49 f
  U2784/ZN (OAI211HDV2)                         0.00      0.06       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2337/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2338/ZN (NOR2HDV2)                           0.01      0.16       0.43 r
  U1996/ZN (AOI22HDV0)                          0.00      0.07       0.50 f
  U2818/ZN (OAI211HDV0)                         0.00      0.04       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U2322/ZN (NOR2HDV4)                           0.01      0.06       0.20 r
  U2066/ZN (NAND2HDV2)                          0.00      0.05       0.25 f
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.28 r
  U2025/ZN (NAND2HDV2)                          0.00      0.03       0.31 f
  U2731/ZN (NOR2HDV2)                           0.00      0.05       0.36 r
  U2308/ZN (OAI21HDV4)                          0.01      0.09       0.45 f
  U1319/ZN (OAI222HDV1)                         0.00      0.09       0.54 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.16       0.16 r
  U1973/ZN (INHDV4)                             0.01      0.04       0.21 f
  U2066/ZN (NAND2HDV2)                          0.00      0.04       0.25 r
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.27 f
  U2025/ZN (NAND2HDV2)                          0.00      0.02       0.29 r
  U1631/ZN (INHDV1)                             0.00      0.02       0.32 f
  U2095/ZN (AOI21HDV2)                          0.01      0.09       0.41 r
  U2091/ZN (INHDV2)                             0.01      0.08       0.49 f
  U1322/ZN (OAI21HDV0)                          0.00      0.06       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U2405/ZN (OAI21HDV2)                          0.00      0.06       0.36 r
  U2418/ZN (AOI21HDV2)                          0.00      0.04       0.40 f
  U2050/Z (BUFHDV4)                             0.01      0.08       0.48 f
  U2292/Z (CLKXOR2HDV2)                         0.00      0.08       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2343/ZN (INHDV2)                             0.00      0.04       0.20 f
  U2349/ZN (NOR3HDV2)                           0.01      0.17       0.37 r
  U2791/ZN (INHDV2)                             0.01      0.10       0.47 f
  U1602/ZN (OAI211HDV1)                         0.00      0.07       0.54 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: multb_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_5_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_5_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2359/ZN (INHDV2)                             0.00      0.04       0.20 f
  U2365/ZN (NOR3HDV2)                           0.01      0.17       0.37 r
  U2793/ZN (INHDV2)                             0.01      0.10       0.47 f
  U1606/ZN (OAI211HDV1)                         0.00      0.07       0.54 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: multb_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_7_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_7_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2351/ZN (INHDV2)                             0.00      0.04       0.20 f
  U2357/ZN (NOR3HDV2)                           0.01      0.17       0.37 r
  U2787/ZN (INHDV2)                             0.01      0.10       0.47 f
  U1615/ZN (OAI211HDV1)                         0.00      0.07       0.54 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2745/ZN (INHDV2)                             0.00      0.02       0.35 f
  U2746/ZN (OAI21HDV2)                          0.00      0.03       0.38 r
  U1299/ZN (CLKNHDV1)                           0.01      0.09       0.47 f
  U1625/ZN (NAND2HDV0)                          0.00      0.04       0.51 r
  U1594/ZN (OAI211HDV1)                         0.00      0.05       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.02      0.17       0.17 f
  U2316/ZN (NOR2HDV12)                          0.00      0.05       0.21 r
  U1304/Z (CLKAND2HDV4)                         0.00      0.05       0.26 r
  U2732/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2018/ZN (NOR2HDV4)                           0.00      0.04       0.33 r
  U2745/ZN (INHDV2)                             0.00      0.02       0.35 f
  U2746/ZN (OAI21HDV2)                          0.00      0.03       0.38 r
  U1299/ZN (CLKNHDV1)                           0.01      0.09       0.47 f
  U1626/ZN (NAND2HDV0)                          0.00      0.04       0.51 r
  U1588/ZN (OAI211HDV1)                         0.00      0.05       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U2322/ZN (NOR2HDV4)                           0.01      0.06       0.20 r
  U2066/ZN (NAND2HDV2)                          0.00      0.05       0.25 f
  U1788/ZN (CLKNHDV1)                           0.00      0.02       0.28 r
  U2025/ZN (NAND2HDV2)                          0.00      0.03       0.31 f
  U2731/ZN (NOR2HDV2)                           0.00      0.05       0.36 r
  U2308/ZN (OAI21HDV4)                          0.01      0.09       0.45 f
  U1627/ZN (OAI222HDV1)                         0.00      0.08       0.52 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2361/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2363/ZN (NOR2HDV2)                           0.01      0.11       0.38 r
  U2758/ZN (INHDV2)                             0.01      0.08       0.47 f
  U2786/ZN (OAI211HDV2)                         0.00      0.07       0.53 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2337/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2339/ZN (NOR2HDV2)                           0.01      0.11       0.38 r
  U2384/ZN (INHDV2)                             0.01      0.08       0.47 f
  U2770/ZN (OAI211HDV2)                         0.00      0.07       0.53 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: multb_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_5_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_5_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2353/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2355/ZN (NOR2HDV2)                           0.01      0.11       0.38 r
  U2392/ZN (INHDV2)                             0.01      0.08       0.47 f
  U2782/ZN (OAI211HDV2)                         0.00      0.07       0.53 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: multb_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_11_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_11_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U2314/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2330/ZN (NOR2HDV2)                           0.01      0.11       0.38 r
  U2375/ZN (INHDV2)                             0.01      0.08       0.47 f
  U2774/ZN (OAI211HDV2)                         0.00      0.07       0.53 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: multb_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_7_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_7_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2345/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2347/ZN (NOR2HDV2)                           0.01      0.11       0.38 r
  U2388/ZN (INHDV2)                             0.01      0.08       0.46 f
  U2776/ZN (OAI211HDV2)                         0.00      0.07       0.53 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U2405/ZN (OAI21HDV2)                          0.00      0.06       0.36 r
  U2468/ZN (INHDV2)                             0.01      0.06       0.42 f
  U1350/ZN (OAI21HDV2)                          0.00      0.06       0.48 r
  U1338/ZN (XNOR2HDV0)                          0.00      0.08       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U2405/ZN (OAI21HDV2)                          0.00      0.06       0.36 r
  U2468/ZN (INHDV2)                             0.01      0.06       0.42 f
  U2476/ZN (OAI21HDV2)                          0.00      0.06       0.48 r
  U1331/ZN (XNOR2HDV0)                          0.00      0.08       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U2405/ZN (OAI21HDV2)                          0.00      0.06       0.36 r
  U2468/ZN (INHDV2)                             0.01      0.06       0.42 f
  U1340/ZN (OAI21HDV2)                          0.00      0.06       0.48 r
  U1332/ZN (XNOR2HDV0)                          0.00      0.08       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U2405/ZN (OAI21HDV2)                          0.00      0.06       0.36 r
  U2468/ZN (INHDV2)                             0.01      0.06       0.42 f
  U1351/ZN (OAI21HDV2)                          0.00      0.06       0.48 r
  U1334/ZN (XNOR2HDV0)                          0.00      0.08       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U2405/ZN (OAI21HDV2)                          0.00      0.06       0.36 r
  U2468/ZN (INHDV2)                             0.01      0.06       0.42 f
  U1342/ZN (OAI21HDV2)                          0.00      0.06       0.48 r
  U1336/ZN (XNOR2HDV0)                          0.00      0.08       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U2405/ZN (OAI21HDV2)                          0.00      0.06       0.36 r
  U2468/ZN (INHDV2)                             0.01      0.06       0.42 f
  U2483/ZN (OAI21HDV2)                          0.00      0.06       0.48 r
  U1339/ZN (XNOR2HDV0)                          0.00      0.08       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U2405/ZN (OAI21HDV2)                          0.00      0.06       0.36 r
  U2468/ZN (INHDV2)                             0.01      0.06       0.42 f
  U1344/ZN (OAI21HDV2)                          0.00      0.06       0.48 r
  U1333/ZN (XNOR2HDV0)                          0.00      0.08       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: multb_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_13_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_13_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U2683/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2736/ZN (NOR2HDV2)                           0.01      0.17       0.43 r
  U2747/ZN (NAND2HDV2)                          0.00      0.06       0.49 f
  U1321/ZN (OAI211HDV1)                         0.00      0.04       0.53 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 r
  U2684/ZN (INHDV2)                             0.01      0.08       0.23 f
  U2742/ZN (OAI21HDV2)                          0.01      0.19       0.42 r
  U1452/ZN (OAI222HDV1)                         0.00      0.12       0.54 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 r
  U2684/ZN (INHDV2)                             0.01      0.08       0.23 f
  U2742/ZN (OAI21HDV2)                          0.01      0.19       0.42 r
  U1411/ZN (OAI222HDV1)                         0.00      0.12       0.54 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 r
  U2401/ZN (OAI21HDV2)                          0.00      0.05       0.24 f
  U2402/ZN (AOI21HDV2)                          0.00      0.06       0.30 r
  U1671/ZN (INHDV1)                             0.00      0.04       0.34 f
  U2470/ZN (AOI21HDV2)                          0.00      0.06       0.40 r
  U1629/ZN (OAI21HDV1)                          0.00      0.05       0.45 f
  U1337/ZN (XNOR2HDV0)                          0.00      0.07       0.52 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U2405/ZN (OAI21HDV2)                          0.00      0.06       0.36 r
  U2468/ZN (INHDV2)                             0.01      0.06       0.42 f
  U2836/Z (XOR2HDV0)                            0.00      0.08       0.50 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U1671/ZN (INHDV1)                             0.00      0.04       0.34 r
  U2470/ZN (AOI21HDV2)                          0.00      0.05       0.39 f
  U2301/Z (CLKXOR2HDV2)                         0.00      0.07       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U2402/ZN (AOI21HDV2)                          0.00      0.05       0.30 f
  U1671/ZN (INHDV1)                             0.00      0.04       0.34 r
  U1633/ZN (AOI21HDV1)                          0.00      0.05       0.39 f
  U2302/Z (CLKXOR2HDV2)                         0.00      0.07       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2605/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1298/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U1861/ZN (CLKNAND2HDV0)                       0.00      0.05       0.38 r
  U2500/Z (OA21HDV0)                            0.00      0.07       0.44 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.44 r
  data arrival time                                                  0.44

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2605/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1298/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U2060/ZN (CLKNAND2HDV0)                       0.00      0.05       0.38 r
  U1690/Z (OA21HDV1)                            0.00      0.06       0.44 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.44 r
  data arrival time                                                  0.44

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2605/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1298/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U1744/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1695/Z (OA21HDV1)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2605/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1298/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U1764/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1686/Z (OA21HDV1)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2605/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1298/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U1758/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1691/Z (OA21HDV1)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2605/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1298/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U1773/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1698/Z (OA21HDV1)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2605/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1298/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U1861/ZN (CLKNAND2HDV0)                       0.00      0.05       0.38 f
  U1674/ZN (NAND2HDV0)                          0.00      0.03       0.42 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2605/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1298/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U2060/ZN (CLKNAND2HDV0)                       0.00      0.05       0.38 f
  U1673/ZN (NAND2HDV0)                          0.00      0.03       0.42 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U1427/ZN (CLKNHDV1)                           0.00      0.04       0.29 f
  U1415/ZN (OAI21HDV0)                          0.00      0.06       0.35 r
  U1355/ZN (XNOR2HDV0)                          0.00      0.08       0.43 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2605/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1298/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U1744/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U1672/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2605/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1298/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U1764/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U1669/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2605/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1298/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U1758/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U1670/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2605/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1298/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U1773/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U1667/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 r
  U2401/ZN (OAI21HDV2)                          0.00      0.05       0.24 f
  U2402/ZN (AOI21HDV2)                          0.00      0.06       0.30 r
  U1671/ZN (INHDV1)                             0.00      0.04       0.34 f
  U1363/ZN (XNOR2HDV0)                          0.00      0.07       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.17       0.17 r
  U2647/ZN (NOR2HDV2)                           0.00      0.04       0.21 f
  U2730/ZN (AOI21HDV2)                          0.00      0.06       0.27 r
  U1714/ZN (INHDV1)                             0.00      0.05       0.32 f
  U1380/ZN (XNOR2HDV0)                          0.00      0.08       0.40 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2728/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1521/ZN (CLKNHDV1)                           0.00      0.03       0.33 r
  U1463/ZN (NAND2HDV0)                          0.00      0.03       0.36 f
  U2790/ZN (CLKNAND2HDV0)                       0.00      0.03       0.39 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2729/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1525/ZN (CLKNHDV1)                           0.00      0.03       0.33 r
  U1420/ZN (NAND2HDV0)                          0.00      0.03       0.36 f
  U1391/ZN (NAND2HDV0)                          0.00      0.03       0.39 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2729/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1525/ZN (CLKNHDV1)                           0.00      0.03       0.33 r
  U1468/ZN (NAND2HDV0)                          0.00      0.03       0.36 f
  U1389/ZN (NAND2HDV0)                          0.00      0.03       0.39 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2729/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1525/ZN (CLKNHDV1)                           0.00      0.03       0.33 r
  U1466/ZN (NAND2HDV0)                          0.00      0.03       0.36 f
  U1395/ZN (NAND2HDV0)                          0.00      0.03       0.39 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.17       0.17 r
  U2647/ZN (NOR2HDV2)                           0.00      0.04       0.21 f
  U2730/ZN (AOI21HDV2)                          0.00      0.06       0.27 r
  U1714/ZN (INHDV1)                             0.00      0.05       0.32 f
  U1376/ZN (AOI22HDV0)                          0.00      0.06       0.38 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.17       0.17 r
  U2647/ZN (NOR2HDV2)                           0.00      0.04       0.21 f
  U2730/ZN (AOI21HDV2)                          0.00      0.06       0.27 r
  U1714/ZN (INHDV1)                             0.00      0.05       0.32 f
  U1382/ZN (AOI22HDV0)                          0.00      0.06       0.38 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.17       0.17 r
  U2647/ZN (NOR2HDV2)                           0.00      0.04       0.21 f
  U2730/ZN (AOI21HDV2)                          0.00      0.06       0.27 r
  U1714/ZN (INHDV1)                             0.00      0.05       0.32 f
  U1379/ZN (AOI22HDV0)                          0.00      0.06       0.38 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2728/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1521/ZN (CLKNHDV1)                           0.00      0.03       0.33 r
  U1439/ZN (NAND2HDV0)                          0.00      0.03       0.36 f
  U1374/ZN (NAND2HDV0)                          0.00      0.03       0.39 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2728/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1521/ZN (CLKNHDV1)                           0.00      0.03       0.33 r
  U1937/ZN (CLKNAND2HDV0)                       0.00      0.03       0.36 f
  U1390/ZN (NAND2HDV0)                          0.00      0.03       0.38 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2728/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1516/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2728/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1515/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2729/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1520/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2729/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1517/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2729/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1518/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2728/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1519/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 f
  U2401/ZN (OAI21HDV2)                          0.00      0.06       0.25 r
  U1427/ZN (CLKNHDV1)                           0.00      0.04       0.29 f
  U2303/Z (CLKXOR2HDV2)                         0.00      0.07       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/Q (DRNQHDV0)
                                                0.01      0.19       0.19 r
  U1942/ZN (NAND2HDV1)                          0.00      0.05       0.24 f
  U1511/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U2117/ZN (NAND2HDV0)                          0.00      0.04       0.32 f
  U1378/ZN (OAI21HDV0)                          0.00      0.03       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/Q (DRNQHDV0)
                                                0.01      0.19       0.19 r
  U1933/ZN (NAND2HDV1)                          0.00      0.05       0.24 f
  U1513/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U2114/ZN (NAND2HDV0)                          0.00      0.04       0.32 f
  U1383/ZN (OAI21HDV0)                          0.00      0.03       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/Q (DRNQHDV0)
                                                0.01      0.19       0.19 r
  U1927/ZN (NAND2HDV1)                          0.00      0.05       0.24 f
  U1514/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U2111/ZN (NAND2HDV0)                          0.00      0.04       0.32 f
  U1384/ZN (OAI21HDV0)                          0.00      0.03       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2103/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2172/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2171/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2170/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2169/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2168/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2167/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2166/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2165/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2164/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2163/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U2162/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U1832/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U1834/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U1833/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_15_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1297/ZN (INAND2HDV2)                         0.01      0.12       0.28 f
  U1831/ZN (NOR2HDV0)                           0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1545/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1558/ZN (CLKNAND2HDV0)                       0.00      0.03       0.22 r
  U1438/ZN (NOR2HDV0)                           0.00      0.03       0.25 f
  U2125/ZN (INAND2HDV1)                         0.00      0.06       0.30 f
  U1369/ZN (OAI22HDV0)                          0.00      0.04       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2088/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2695/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1772/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1647/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/D (DRNQHDV1)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV1)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2076/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2719/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U2411/ZN (CLKNAND2HDV0)                       0.00      0.04       0.29 f
  U1675/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2085/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2699/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1731/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1653/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2084/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2701/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1730/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1654/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2083/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2693/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1786/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1646/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2081/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2703/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1728/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1656/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2080/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2697/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1756/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1652/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2079/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2707/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1716/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1659/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2077/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2689/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1815/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1661/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2075/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2717/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1818/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1676/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2073/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2711/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1778/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1679/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2072/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2691/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1798/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1643/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2067/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2687/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1827/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1642/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2090/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2715/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1804/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1677/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2086/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2713/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1794/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1678/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2082/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2705/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1763/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1657/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2078/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2685/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1821/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1645/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2074/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2709/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1745/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U1660/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.17       0.17 r
  U1992/ZN (NAND2HDV1)                          0.00      0.05       0.22 f
  U2120/Z (OA21HDV0)                            0.00      0.06       0.28 f
  U1718/Z (OA21HDV1)                            0.00      0.08       0.36 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U1570/ZN (NAND2HDV0)                          0.00      0.06       0.21 f
  U2179/Z (OA21HDV0)                            0.00      0.06       0.28 f
  U1795/Z (OA21HDV1)                            0.00      0.08       0.35 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.35 f
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U1557/ZN (NAND2HDV0)                          0.00      0.05       0.21 r
  U2913/ZN (INHDV0)                             0.00      0.02       0.23 f
  U1434/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U2915/Z (AND2HDV1)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U1560/ZN (NAND2HDV0)                          0.00      0.05       0.21 r
  U2910/ZN (INHDV0)                             0.00      0.02       0.23 f
  U1433/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U2912/Z (AND2HDV1)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U1562/ZN (NAND2HDV0)                          0.00      0.05       0.21 r
  U2907/ZN (INHDV0)                             0.00      0.02       0.23 f
  U1431/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U2909/Z (AND2HDV1)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U1564/ZN (NAND2HDV0)                          0.00      0.05       0.21 r
  U2904/ZN (INHDV0)                             0.00      0.02       0.23 f
  U1429/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U2906/Z (AND2HDV1)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: multb_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_1_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_1_/Q (DRNQHDV0)                     0.01      0.17       0.17 r
  U1925/ZN (XNOR2HDV0)                          0.00      0.12       0.29 f
  U2239/ZN (NOR2HDV0)                           0.00      0.04       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U1550/ZN (NOR2HDV0)                           0.00      0.06       0.21 r
  U1707/ZN (INAND2HDV0)                         0.00      0.05       0.27 r
  U1428/ZN (NAND2HDV0)                          0.00      0.03       0.30 f
  U1413/ZN (OAI21HDV0)                          0.00      0.02       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1880/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1976/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U1738/ZN (NAND2HDV1)                          0.00      0.03       0.27 r
  U1684/Z (OA21HDV1)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U1549/ZN (NOR2HDV0)                           0.00      0.06       0.21 r
  U2115/ZN (INAND2HDV1)                         0.00      0.05       0.27 r
  U1424/ZN (NAND2HDV0)                          0.00      0.03       0.30 f
  U1407/ZN (OAI21HDV0)                          0.00      0.02       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1753/ZN (CLKNAND2HDV0)                       0.00      0.04       0.18 f
  U1837/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1793/ZN (NAND2HDV1)                          0.00      0.03       0.27 r
  U1700/Z (OA21HDV1)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2055/ZN (CLKNAND2HDV0)                       0.00      0.04       0.18 f
  U1855/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1780/ZN (NAND2HDV1)                          0.00      0.03       0.27 r
  U1683/Z (OA21HDV1)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1904/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2526/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2808/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1993/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2518/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2497/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1969/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2547/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2493/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1916/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2501/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2490/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1906/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2520/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2485/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1892/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2532/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2469/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1901/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2491/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2369/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1903/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1845/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1761/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U2803/Z (OA21HDV0)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1962/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1865/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1747/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U2577/Z (OA21HDV0)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1968/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1857/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1784/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U2374/Z (OA21HDV0)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1858/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2513/Z (OA21HDV0)                            0.00      0.07       0.27 r
  U1796/Z (OA21HDV1)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1899/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2524/Z (OA21HDV0)                            0.00      0.07       0.27 r
  U1724/Z (OA21HDV1)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1800/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2147/Z (OA21HDV0)                            0.00      0.07       0.27 r
  U1805/Z (OA21HDV1)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1797/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2543/Z (OA21HDV0)                            0.00      0.07       0.27 r
  U1787/Z (OA21HDV1)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1735/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2591/Z (OA21HDV0)                            0.00      0.07       0.27 r
  U1820/Z (OA21HDV1)                            0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1895/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1847/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1755/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1711/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1891/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1854/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1721/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1703/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1869/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1860/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1727/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1708/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1867/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1862/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1740/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1706/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1958/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1866/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1752/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1692/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1908/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1844/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1715/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1704/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2004/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1859/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1723/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1709/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1881/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1856/Z (OA21HDV1)                            0.00      0.06       0.24 f
  U1712/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1701/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2003/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1838/Z (OA21HDV1)                            0.00      0.06       0.23 f
  U1781/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1699/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2005/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1841/Z (OA21HDV1)                            0.00      0.06       0.23 f
  U1760/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1696/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1913/ZN (NAND2HDV1)                          0.00      0.04       0.18 f
  U1842/Z (OA21HDV1)                            0.00      0.06       0.23 f
  U1734/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U1681/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1587/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1478/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U1868/ZN (NAND3HDV0)                          0.00      0.04       0.24 r
  U1400/Z (AOA211HDV0)                          0.00      0.08       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2337/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2107/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_11_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_11_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U2314/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2279/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_7_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_7_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2345/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2270/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_5_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_5_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2353/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2265/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2361/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2245/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1879/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2558/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1816/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1905/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2563/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1790/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1920/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2572/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1726/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2000/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2259/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1754/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1888/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2566/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1759/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1989/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2256/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1775/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1951/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2218/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1782/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1987/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2507/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1766/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1977/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2209/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1777/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1902/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2515/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1717/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2008/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2541/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1785/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1875/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2555/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1813/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1959/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2202/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1802/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1944/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2570/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1743/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1932/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2560/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1812/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1997/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2553/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1811/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1988/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2549/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1799/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1967/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2191/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1783/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1975/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2538/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1774/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1921/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2528/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1729/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1963/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2511/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1776/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1979/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2503/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1792/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1874/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2153/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1807/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2009/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2505/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1768/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2007/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2509/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1737/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2013/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2149/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1750/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1872/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2522/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1830/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2006/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2536/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1771/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1966/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2143/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1779/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1985/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2551/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1808/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1934/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2140/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1814/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1912/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2138/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1767/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1960/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2568/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1751/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1956/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2585/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1748/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1878/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2587/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1762/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1986/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2598/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1803/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2010/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2132/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1810/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2001/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2596/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1809/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1928/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2581/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1765/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1941/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2583/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1757/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1911/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2593/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1819/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1886/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2589/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1770/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1943/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2110/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1742/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1873/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2530/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1739/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1907/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2534/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1733/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1870/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2578/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U1722/Z (OA21HDV1)                            0.00      0.08       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2654/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1510/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2655/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1410/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2663/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1489/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2664/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1398/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2666/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1475/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2667/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1402/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2669/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1502/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2670/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1408/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2651/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1506/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2652/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1409/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2672/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1487/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2673/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1414/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2675/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1482/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2676/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1396/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2660/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1493/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2661/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1403/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2657/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1476/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2658/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1404/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2012/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2545/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U1789/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1877/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2499/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U1749/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1961/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2574/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U1720/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1922/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2496/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U1806/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1914/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2576/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U1713/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1936/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2126/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U1769/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1952/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2118/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U1732/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U1897/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U2489/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U1801/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U1981/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U1852/ZN (INAND3HDV1)                         0.00      0.07       0.28 f
  U2247/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U1971/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U1851/ZN (INAND3HDV1)                         0.00      0.07       0.28 f
  U2246/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U1965/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U1850/ZN (INAND3HDV1)                         0.00      0.07       0.28 f
  U2177/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U1978/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U1849/ZN (INAND3HDV1)                         0.00      0.07       0.28 f
  U2175/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2055/ZN (CLKNAND2HDV0)                       0.00      0.04       0.18 r
  U1855/Z (OA21HDV1)                            0.00      0.07       0.25 r
  U1780/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2057/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1753/ZN (CLKNAND2HDV0)                       0.00      0.04       0.18 r
  U1837/Z (OA21HDV1)                            0.00      0.07       0.25 r
  U1793/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U1680/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1545/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1558/ZN (CLKNAND2HDV0)                       0.00      0.03       0.21 f
  U1438/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U2125/ZN (INAND2HDV1)                         0.00      0.05       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: multb_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_13_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_13_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U2683/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2161/ZN (NOR2HDV0)                           0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U1570/ZN (NAND2HDV0)                          0.00      0.04       0.20 r
  U1474/ZN (OAI211HDV0)                         0.00      0.07       0.27 f
  U2180/ZN (NAND2HDV0)                          0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U1992/ZN (NAND2HDV1)                          0.00      0.04       0.21 r
  U1853/ZN (OAI211HDV1)                         0.00      0.06       0.27 f
  U2121/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2003/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1838/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1781/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U2444/ZN (CLKNAND2HDV0)                       0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2005/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1841/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1760/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U2403/ZN (CLKNAND2HDV0)                       0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1913/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1842/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1734/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U2400/ZN (CLKNAND2HDV0)                       0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U2098/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 f
  U2097/Z (CLKXOR2HDV2)                         0.00      0.07       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1880/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1976/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U1738/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U1648/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1572/ZN (XNOR2HDV0)                          0.00      0.10       0.24 r
  U1477/ZN (NAND2HDV0)                          0.00      0.03       0.27 f
  U1436/ZN (OAI21HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2004/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1859/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1723/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U2056/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1891/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1854/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1721/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U1658/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1895/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1847/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1755/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U1663/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1869/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1860/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1727/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U1650/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1867/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1862/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1740/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U1644/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1958/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1866/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1752/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U1641/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1908/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1844/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1715/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U1702/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1881/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1856/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1712/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U1655/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1968/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1857/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1784/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U2054/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1903/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1845/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1761/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U1705/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1962/ZN (NAND2HDV1)                          0.00      0.03       0.17 r
  U1865/Z (OA21HDV1)                            0.00      0.07       0.24 r
  U1747/ZN (NAND2HDV1)                          0.00      0.04       0.27 f
  U1649/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1946/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2473/ZN (CLKNHDV0)                           0.00      0.03       0.22 f
  U1441/ZN (NAND2HDV0)                          0.00      0.03       0.25 r
  U2305/Z (CLKXOR2HDV2)                         0.00      0.07       0.32 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.32 f
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1569/ZN (XNOR2HDV0)                          0.00      0.10       0.24 r
  U1697/ZN (CLKNAND2HDV0)                       0.00      0.03       0.27 f
  U1435/ZN (OAI21HDV0)                          0.00      0.02       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1899/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2525/ZN (OAI211HDV2)                         0.00      0.06       0.26 f
  U2208/ZN (NAND2HDV0)                          0.00      0.03       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1858/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2514/ZN (OAI211HDV2)                         0.00      0.06       0.26 f
  U2176/ZN (NAND2HDV0)                          0.00      0.03       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1800/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2517/ZN (OAI211HDV2)                         0.00      0.06       0.26 f
  U2148/ZN (NAND2HDV0)                          0.00      0.03       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1797/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2544/ZN (OAI211HDV2)                         0.00      0.06       0.26 f
  U2144/ZN (NAND2HDV0)                          0.00      0.03       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1735/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2592/ZN (OAI211HDV2)                         0.00      0.06       0.26 f
  U2129/ZN (NAND2HDV0)                          0.00      0.03       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2012/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U1990/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2258/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1877/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U1910/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2223/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1961/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U1893/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2201/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1922/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U1836/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2159/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1914/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U1741/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2135/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1936/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U1725/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2127/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1952/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U1719/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2119/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1897/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U1710/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2116/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1907/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2535/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2851/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1870/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2579/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2850/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1873/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2531/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2648/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/Q (DRNQHDV0)
                                                0.01      0.19       0.19 r
  U2679/ZN (NOR2HDV0)                           0.00      0.04       0.23 f
  U1480/ZN (OAI21HDV0)                          0.00      0.05       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/Q (DRNQHDV0)
                                                0.01      0.19       0.19 r
  U2677/ZN (NOR2HDV0)                           0.00      0.04       0.23 f
  U1481/ZN (OAI21HDV0)                          0.00      0.05       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/Q (DRNQHDV0)
                                                0.01      0.19       0.19 r
  U2681/ZN (NOR2HDV0)                           0.00      0.04       0.23 f
  U1479/ZN (OAI21HDV0)                          0.00      0.05       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1916/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2502/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2102/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1904/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2527/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2262/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1993/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2519/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2178/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1969/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2548/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2173/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1906/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2521/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2152/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1892/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2533/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2146/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1901/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2492/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2113/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2067/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2687/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1827/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1888/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2567/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2105/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2009/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2506/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2059/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1872/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2523/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2101/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1966/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2600/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2058/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1960/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2569/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2100/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2001/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2597/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2099/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2000/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2603/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2261/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1989/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2602/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2257/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1951/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2498/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2219/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1987/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2508/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2213/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1977/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2601/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2210/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1902/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2516/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2207/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2008/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2542/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2205/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1875/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2556/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2204/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1959/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2562/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2203/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1944/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2571/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2200/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1932/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2561/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2199/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1879/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2559/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2198/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1997/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2554/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2196/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1988/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2550/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2195/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1905/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2564/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2193/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1967/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2540/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2192/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1975/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2539/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2189/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1920/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2573/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2187/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1921/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2529/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2183/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1963/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2512/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2174/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1979/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2504/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2155/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1874/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2495/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2154/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2007/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2510/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2151/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2013/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2604/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2150/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2006/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2537/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2145/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1985/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2552/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2142/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1934/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2557/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2141/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1912/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2565/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2139/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1956/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2586/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2137/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1878/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2588/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2136/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1986/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2599/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2134/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2010/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2595/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2133/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1928/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2582/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2131/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1941/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2584/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2130/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1911/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2594/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2128/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1886/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2590/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2122/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U1943/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2494/ZN (OAI211HDV2)                         0.00      0.06       0.25 f
  U2063/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U1587/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1478/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U1868/ZN (NAND3HDV0)                          0.00      0.05       0.24 f
  U2194/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2076/Z (OR2HDV0)                             0.00      0.05       0.19 r
  U2719/ZN (NAND3HDV2)                          0.00      0.04       0.23 f
  U2411/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2088/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2695/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1772/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2085/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2699/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1731/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2084/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2701/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1730/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2083/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2693/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1786/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2081/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2703/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1728/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2080/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2697/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1756/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2079/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2707/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1716/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2077/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2689/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1815/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2075/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2717/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1818/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2073/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2711/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1778/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2072/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2691/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1798/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U1863/ZN (CLKNAND2HDV0)                       0.00      0.04       0.19 r
  U2658/ZN (NAND3HDV2)                          0.00      0.06       0.24 f
  U2188/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2090/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2715/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1804/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2086/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2713/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1794/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2082/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2705/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1763/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2078/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2685/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1821/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2074/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2709/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1745/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2675/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1482/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2676/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2575/ZN (CLKNAND2HDV0)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2660/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1493/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2661/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2546/ZN (CLKNAND2HDV0)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2663/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1489/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2664/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2255/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2666/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1475/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2667/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2253/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2669/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1502/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2670/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2252/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2654/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1510/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2655/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2250/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2651/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1506/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2652/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2248/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2672/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1487/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2673/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2184/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2647/ZN (NOR2HDV2)                           0.00      0.07       0.23 r
  U1483/ZN (OAI21HDV0)                          0.00      0.05       0.28 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2647/ZN (NOR2HDV2)                           0.00      0.07       0.23 r
  U1485/ZN (OAI21HDV0)                          0.00      0.05       0.28 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2647/ZN (NOR2HDV2)                           0.00      0.07       0.23 r
  U1484/ZN (OAI21HDV0)                          0.00      0.05       0.28 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2045/ZN (CLKNAND2HDV0)                       0.00      0.05       0.19 r
  U2475/Z (AND2HDV0)                            0.00      0.06       0.25 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U1549/ZN (NOR2HDV0)                           0.00      0.04       0.19 f
  U1486/ZN (OAI21HDV0)                          0.00      0.05       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U1550/ZN (NOR2HDV0)                           0.00      0.04       0.19 f
  U1488/ZN (OAI21HDV0)                          0.00      0.05       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2759/Z (AND2HDV0)                            0.00      0.06       0.20 f
  U1497/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2649/Z (AND2HDV0)                            0.00      0.06       0.20 f
  U1500/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2232/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1496/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2212/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1508/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2263/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1503/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2106/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1494/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2260/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1491/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2233/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1492/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2230/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1495/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2229/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1535/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2226/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1490/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2104/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1505/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2225/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1507/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2221/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1499/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2217/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1509/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2216/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1504/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2160/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1498/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2156/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1501/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2231/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2227/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2224/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2220/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2215/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2211/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2580/Z (XOR2HDV0)                            0.00      0.09       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: multb_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_0_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_0_/Q (DRNQHDV0)                     0.00      0.15       0.15 r
  U2963/Z (AND2HDV0)                            0.00      0.06       0.21 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2759/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2649/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2642/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2643/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2644/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2641/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2640/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2639/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2106/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2104/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2263/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2260/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2233/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2232/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2230/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2229/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2226/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2225/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2221/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2217/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2216/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2212/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2160/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2156/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2638/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: product_reg_31_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[31]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_31_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_31_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2629/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[31] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_30_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[30]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_30_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_30_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2606/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[30] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_29_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[29]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_29_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_29_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2608/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[29] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_28_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[28]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_28_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_28_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2613/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[28] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_27_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[27]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_27_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_27_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2637/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[27] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_26_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[26]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_26_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_26_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2636/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[26] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_25_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[25]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_25_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_25_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2635/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[25] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_24_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[24]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_24_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_24_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2634/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[24] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_23_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[23]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_23_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_23_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2633/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[23] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_22_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[22]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_22_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_22_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2632/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[22] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_21_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[21]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_21_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_21_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2630/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[21] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_20_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[20]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_20_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_20_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2627/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[20] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_19_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[19]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_19_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_19_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2624/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[19] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_18_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[18]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_18_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_18_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2623/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[18] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_17_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[17]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_17_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_17_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2620/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[17] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_16_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[16]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_16_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_16_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2614/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[16] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_15_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[15]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_15_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_15_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2612/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[15] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_14_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[14]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_14_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_14_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2610/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[14] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_13_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[13]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_13_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_13_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2619/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[13] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_12_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[12]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_12_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_12_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2607/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[12] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_11_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[11]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_11_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_11_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2609/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[11] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_10_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[10]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_10_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_10_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2611/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[10] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_9_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[9]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_9_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_9_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2615/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[9] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_8_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[8]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_8_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_8_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2616/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[8] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_7_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[7]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_7_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_7_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2617/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[7] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_6_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[6]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_6_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_6_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2618/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[6] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_5_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[5]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_5_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_5_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2621/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[5] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_4_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[4]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_4_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_4_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2622/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[4] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_3_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[3]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_3_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_3_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2625/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[3] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_2_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[2]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_2_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_2_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2626/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[2] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[1]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_1_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_1_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2628/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[1] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[0]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_0_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_0_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U2631/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[0] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_2_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_3_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_4_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multa_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multa_reg_15_/D (DRNHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_15_/CK (DRNHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multb_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multb_reg_15_/D (DRNHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_15_/CK (DRNHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multa_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[12] (in)               0.00      0.00       0.01 r
  multa_reg_12_/D (DRNQHDV1)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_12_/CK (DRNQHDV1)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multa_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multa_reg_1_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_1_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multa_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multa_reg_0_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_0_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multa_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[2] (in)                0.00      0.00       0.01 r
  multa_reg_2_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multa_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multa_reg_3_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_3_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multa_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multa_reg_4_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_4_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multa_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multa_reg_7_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_7_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multa_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multa_reg_5_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multa_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multa_reg_10_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_10_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multa_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[8] (in)                0.00      0.00       0.01 r
  multa_reg_8_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_8_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multa_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multa_reg_11_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multa_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multa_reg_9_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_9_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multa_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multa_reg_14_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_14_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multb_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multb_reg_0_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_0_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multa_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[13] (in)               0.00      0.00       0.01 r
  multa_reg_13_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_13_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multb_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[12] (in)               0.00      0.00       0.01 r
  multb_reg_12_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_12_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multb_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multb_reg_11_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_11_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multb_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[13] (in)               0.00      0.00       0.01 r
  multb_reg_13_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_13_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multb_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multb_reg_9_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_9_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multb_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multb_reg_10_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_10_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multb_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[8] (in)                0.00      0.00       0.01 r
  multb_reg_8_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_8_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multb_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multb_reg_7_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_7_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multb_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[6] (in)                0.00      0.00       0.01 r
  multb_reg_6_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_6_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multb_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multb_reg_5_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_5_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multb_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[2] (in)                0.00      0.00       0.01 r
  multb_reg_2_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_2_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multb_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multb_reg_1_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_1_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multb_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multb_reg_14_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_14_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multb_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multb_reg_4_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_4_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multb_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multb_reg_3_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_3_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multa_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[6] (in)                0.00      0.00       0.01 r
  multa_reg_6_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_6_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


1
