<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>GF2P8AFFINEQB - Galois Field Affine Transformation </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › GF2P8AFFINEQB - Galois Field Affine Transformation </div>
<div id="body">
<h1>GF2P8AFFINEQB—Galois Field Affine Transformation</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>66 0F3A CE /r /ib GF2P8AFFINEQB xmm1, xmm2/m128, imm8</td>
<td>A</td>
<td>V/V</td>
<td>GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td></tr>
<tr>
<td>VEX.128.66.0F3A.W1 CE /r /ib VGF2P8AFFINEQB xmm1, xmm2, xmm3/m128, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td></tr>
<tr>
<td>VEX.256.66.0F3A.W1 CE /r /ib VGF2P8AFFINEQB ymm1, ymm2, ymm3/m256, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td></tr>
<tr>
<td>EVEX.128.66.0F3A.W1 CE /r /ib VGF2P8AFFINEQB xmm1{k1}{z}, xmm2, xmm3/m128/m64bcst, imm8</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td></tr>
<tr>
<td>EVEX.256.66.0F3A.W1 CE /r /ib VGF2P8AFFINEQB ymm1{k1}{z}, ymm2, ymm3/m256/m64bcst, imm8</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td></tr>
<tr>
<td>EVEX.512.66.0F3A.W1 CE /r /ib VGF2P8AFFINEQB zmm1{k1}{z}, zmm2, zmm3/m512/m64bcst, imm8</td>
<td>C</td>
<td>V/V</td>
<td>AVX512F GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>imm8 (r)</td>
<td>N/A</td></tr>
<tr>
<td>B</td>
<td>N/A</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>imm8 (r)</td></tr>
<tr>
<td>C</td>
<td>Full</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>imm8 (r)</td></tr></table>
<p><strong>Description</strong></p>
<p>The AFFINEB instruction computes an affine transformation in the Galois Field 2<sup>8</sup>. For this instruction, an affine transformation is defined by A * x + b where “A” is an 8 by 8 bit matrix, and “x” and “b” are 8-bit vectors. One SIMD register (operand 1) holds “x” as either 16, 32 or 64 8-bit vectors. A second SIMD (operand 2) register or memory operand contains 2, 4, or 8 “A” values, which are operated upon by the correspondingly aligned 8 “x” values in the first register. The “b” vector is constant for all calculations and contained in the immediate byte.</p>
<p>The EVEX encoded form of this instruction does not support memory fault suppression. The SSE encoded forms of the instruction require16B alignment on their memory operations.</p>
<p><strong>Operation</strong></p>
<p>define parity(x):</p>
<p>// single bit</p>
<p>t := 0</p>
<p>FOR i := 0 to 7:</p>
<p>t = t xor x.bit[i]</p>
<p>return t</p>
<p>define affine_byte(tsrc2qw, src1byte, imm):</p>
<p>FOR i := 0 to 7:</p>
<p>* parity(x) = 1 if x has an odd number of 1s in it, and 0 otherwise.*</p>
<p>retbyte.bit[i] := parity(tsrc2qw.byte[7-i] AND src1byte) XOR imm8.bit[i]</p>
<p>return retbyte</p>
<p><strong>VGF2P8AFFINEQB dest, src1, src2, imm8 (EVEX Encoded Version)</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>FOR j := 0 TO KL-1:</p>
<p>IF SRC2 is memory and EVEX.b==1:</p>
<p>tsrc2 := SRC2.qword[0]</p>
<p>ELSE:</p>
<p>tsrc2 := SRC2.qword[j]</p>
<p>FOR b := 0 to 7:</p>
<p>IF k1[j*8+b] OR *no writemask*:</p>
<p>DEST.qword[j].byte[b] := affine_byte(tsrc2, SRC1.qword[j].byte[b], imm8)</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.qword[j].byte[b] := 0</p>
<p>*ELSE DEST.qword[j].byte[b] remains unchanged*</p>
<p>DEST[MAX_VL-1:VL] := 0</p>
<p><strong>VGF2P8AFFINEQB dest, src1, src2, imm8 (128b and 256b VEX Encoded Versions)</strong></p>
<p>(KL, VL) = (2, 128), (4, 256)</p>
<p>FOR j := 0 TO KL-1:</p>
<p>FOR b := 0 to 7:</p>
<p>DEST.qword[j].byte[b] := affine_byte(SRC2.qword[j], SRC1.qword[j].byte[b], imm8)</p>
<p>DEST[MAX_VL-1:VL] := 0</p>
<p><strong>GF2P8AFFINEQB srcdest, src1, imm8 (128b SSE Encoded Version)</strong></p>
<p>FOR j := 0 TO 1:</p>
<p>FOR b := 0 to 7:</p>
<p>SRCDEST.qword[j].byte[b] := affine_byte(SRC1.qword[j], SRCDEST.qword[j].byte[b], imm8)</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>(V)GF2P8AFFINEQB __m128i _mm_gf2p8affine_epi64_epi8(__m128i, __m128i, int);</p>
<p>(V)GF2P8AFFINEQB __m128i _mm_mask_gf2p8affine_epi64_epi8(__m128i, __mmask16, __m128i, __m128i, int);</p>
<p>(V)GF2P8AFFINEQB __m128i _mm_maskz_gf2p8affine_epi64_epi8(__mmask16, __m128i, __m128i, int);</p>
<p>VGF2P8AFFINEQB __m256i _mm256_gf2p8affine_epi64_epi8(__m256i, __m256i, int);</p>
<p>VGF2P8AFFINEQB __m256i _mm256_mask_gf2p8affine_epi64_epi8(__m256i, __mmask32, __m256i, __m256i, int);</p>
<p>VGF2P8AFFINEQB __m256i _mm256_maskz_gf2p8affine_epi64_epi8(__mmask32, __m256i, __m256i, int);</p>
<p>VGF2P8AFFINEQB __m512i _mm512_gf2p8affine_epi64_epi8(__m512i, __m512i, int);</p>
<p>VGF2P8AFFINEQB __m512i _mm512_mask_gf2p8affine_epi64_epi8(__m512i, __mmask64, __m512i, __m512i, int);</p>
<p>VGF2P8AFFINEQB __m512i _mm512_maskz_gf2p8affine_epi64_epi8(__mmask64, __m512i, __m512i, int);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None.</p>
<p><strong>Other Exceptions</strong></p>
<p>Legacy-encoded and VEX-encoded: See Table 2-21, “Type 4 Class Exception Conditions.”</p>
<p>EVEX-encoded: See Table 2-50, “Type E4NF Class Exception Conditions.”</p></div></body></html>