/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module MuxAndDFF2(clk, w, R, E, L, Q);
  input clk;
  wire clk;
  input w;
  wire w;
  input R;
  wire R;
  input E;
  wire E;
  input L;
  wire L;
  output Q;
  reg Q;
  wire _0_;
  wire _1_;
  wire _2_;
  always @(posedge clk)
    if (_1_) Q <= _0_;
  assign _1_ = E | L;
  assign _2_ = E ? w : 1'hx;
  assign _0_ = L ? R : _2_;
endmodule
