\chapter{Efficient Code}

\section{Motivation}
% Amdahl's second law
% Relationship between compute, efficiency of bandwidth
% High level techniques
% We focus on low-level

\section{CPU Efficiency}
\begin{definitionbox}{CPU Bound}
    \unfinished
\end{definitionbox}

% Target Metrics

% Hazards
\begin{tcbraster}[raster columns=2,raster equal height]
\begin{definitionbox}{Control Hazard}
    \unfinished
\end{definitionbox}
\begin{definitionbox}{Structural Hazard}
    \unfinished
\end{definitionbox}
\begin{definitionbox}{Data Hazard}
    \unfinished
\end{definitionbox}
\end{tcbraster}


% Pipelined Processors use independence of stages

% CPU Design Choices
% Speculative
% Superscalar
% Dynamic scheduling/ooo
% SIMD

% VLIW is cool

% Partial Evaluation
% Constant expression evaluation
% Lifting Expensive Operations
% Loop Specialisation

% Metaprogramming

% Branchless

% SIMD loop vectorisation
%SIMD examples

% Data Hazards How to Avoid
% Cache Misses
% Bandwidth vs Latency boundness

% Compulsary Cache Miss

% Hardware Prefetching
% Software Prefetching

% Cache Line Utitlisation

% Avoiding Capacitive Misses
% Thrashing 
% Loop Tiling

% Multipass Algorithms
% Radix-Sort

% Multicore effects
% Cache coherency Protocols
% MESI
% False-Sharing
