

================================================================
== Vitis HLS Report for 'MMWeightToArray'
================================================================
* Date:           Mon Mar 10 15:36:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       19|  10.000 ns|  0.190 us|    1|   19|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78  |MMWeightToArray_Pipeline_VITIS_LOOP_295_1  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       4|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|       33|     269|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     185|    -|
|Register             |        -|     -|        5|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       38|     458|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                      |                   Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78  |MMWeightToArray_Pipeline_VITIS_LOOP_295_1  |        0|   0|  33|  269|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |Total                                                |                                           |        0|   0|  33|  269|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |MM_SA_W_10_write  |   9|          2|    1|          2|
    |MM_SA_W_11_write  |   9|          2|    1|          2|
    |MM_SA_W_12_write  |   9|          2|    1|          2|
    |MM_SA_W_13_write  |   9|          2|    1|          2|
    |MM_SA_W_14_write  |   9|          2|    1|          2|
    |MM_SA_W_15_write  |   9|          2|    1|          2|
    |MM_SA_W_1_write   |   9|          2|    1|          2|
    |MM_SA_W_2_write   |   9|          2|    1|          2|
    |MM_SA_W_3_write   |   9|          2|    1|          2|
    |MM_SA_W_4_write   |   9|          2|    1|          2|
    |MM_SA_W_5_write   |   9|          2|    1|          2|
    |MM_SA_W_6_write   |   9|          2|    1|          2|
    |MM_SA_W_7_write   |   9|          2|    1|          2|
    |MM_SA_W_8_write   |   9|          2|    1|          2|
    |MM_SA_W_9_write   |   9|          2|    1|          2|
    |MM_SA_W_write     |   9|          2|    1|          2|
    |ap_NS_fsm         |  14|          3|    1|          3|
    |ap_done           |   9|          2|    1|          2|
    |fifo_mm_w_read    |   9|          2|    1|          2|
    |mode_blk_n        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 185|         41|   20|         41|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                               | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                         |  2|   0|    2|          0|
    |ap_done_reg                                                       |  1|   0|    1|          0|
    |grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78_ap_start_reg  |  1|   0|    1|          0|
    |mode_5_reg_123                                                    |  1|   0|    1|          0|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                             |  5|   0|    5|          0|
    +------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|fifo_mm_w_dout             |   in|  512|     ap_fifo|        fifo_mm_w|       pointer|
|fifo_mm_w_num_data_valid   |   in|    8|     ap_fifo|        fifo_mm_w|       pointer|
|fifo_mm_w_fifo_cap         |   in|    8|     ap_fifo|        fifo_mm_w|       pointer|
|fifo_mm_w_empty_n          |   in|    1|     ap_fifo|        fifo_mm_w|       pointer|
|fifo_mm_w_read             |  out|    1|     ap_fifo|        fifo_mm_w|       pointer|
|MM_SA_W_din                |  out|  128|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_num_data_valid     |   in|    3|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_fifo_cap           |   in|    3|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_full_n             |   in|    1|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_write              |  out|    1|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_1_din              |  out|  128|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_1_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_1_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_1_full_n           |   in|    1|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_1_write            |  out|    1|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_2_din              |  out|  128|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_2_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_2_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_2_full_n           |   in|    1|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_2_write            |  out|    1|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_3_din              |  out|  128|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_3_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_3_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_3_full_n           |   in|    1|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_3_write            |  out|    1|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_4_din              |  out|  128|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_4_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_4_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_4_full_n           |   in|    1|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_4_write            |  out|    1|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_5_din              |  out|  128|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_5_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_5_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_5_full_n           |   in|    1|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_5_write            |  out|    1|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_6_din              |  out|  128|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_6_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_6_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_6_full_n           |   in|    1|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_6_write            |  out|    1|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_7_din              |  out|  128|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_7_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_7_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_7_full_n           |   in|    1|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_7_write            |  out|    1|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_8_din              |  out|  128|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_8_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_8_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_8_full_n           |   in|    1|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_8_write            |  out|    1|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_9_din              |  out|  128|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_9_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_9_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_9_full_n           |   in|    1|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_9_write            |  out|    1|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_10_din             |  out|  128|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_10_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_10_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_10_full_n          |   in|    1|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_10_write           |  out|    1|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_11_din             |  out|  128|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_11_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_11_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_11_full_n          |   in|    1|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_11_write           |  out|    1|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_12_din             |  out|  128|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_12_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_12_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_12_full_n          |   in|    1|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_12_write           |  out|    1|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_13_din             |  out|  128|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_13_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_13_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_13_full_n          |   in|    1|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_13_write           |  out|    1|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_14_din             |  out|  128|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_14_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_14_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_14_full_n          |   in|    1|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_14_write           |  out|    1|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_15_din             |  out|  128|     ap_fifo|       MM_SA_W_15|       pointer|
|MM_SA_W_15_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_15|       pointer|
|MM_SA_W_15_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_15|       pointer|
|MM_SA_W_15_full_n          |   in|    1|     ap_fifo|       MM_SA_W_15|       pointer|
|MM_SA_W_15_write           |  out|    1|     ap_fifo|       MM_SA_W_15|       pointer|
|p_read                     |   in|   30|     ap_none|           p_read|        scalar|
|mode_dout                  |   in|    1|     ap_fifo|             mode|       pointer|
|mode_num_data_valid        |   in|    3|     ap_fifo|             mode|       pointer|
|mode_fifo_cap              |   in|    3|     ap_fifo|             mode|       pointer|
|mode_empty_n               |   in|    1|     ap_fifo|             mode|       pointer|
|mode_read                  |  out|    1|     ap_fifo|             mode|       pointer|
+---------------------------+-----+-----+------------+-----------------+--------------+

