# compile verilog/system verilog design source files
verilog xil_defaultlib  "all_tb_time_synth.v"
verilog xil_defaultlib  "../../../../CPU54.srcs/sources_1/new/all_tb.v"

# Do not sort compile order
nosort
