{"vcs1":{"timestamp_begin":1739693295.751555442, "rt":1.57, "ut":0.63, "st":0.25}}
{"vcselab":{"timestamp_begin":1739693297.435014692, "rt":0.98, "ut":0.34, "st":0.06}}
{"link":{"timestamp_begin":1739693298.503200814, "rt":0.68, "ut":0.36, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739693294.961566550}
{"VCS_COMP_START_TIME": 1739693294.961566550}
{"VCS_COMP_END_TIME": 1739693301.591691714}
{"VCS_USER_OPTIONS": "-R +v2k -full64 testfixture_a.v ../syn/netlist/CLE_syn.v -v /home/m107/m107061543/icc/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +define+SDF -debug_acc +neg_tchk"}
{"vcs1": {"peak_mem": 350156}}
{"stitch_vcselab": {"peak_mem": 222360}}
