# do state_generator_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s_state_generator
# -- Compiling architecture rtl of s_state_generator
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ms_jk_ff
# -- Compiling architecture gates of ms_jk_ff
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NOT_gate
# -- Compiling architecture rtl of NOT_gate
# -- Compiling entity NAND_3_gate
# -- Compiling architecture rtl of NAND_3_gate
# -- Compiling entity NAND_gate
# -- Compiling architecture rtl of NAND_gate
# -- Compiling entity AND_gate
# -- Compiling architecture rtl of AND_gate
# -- Compiling entity AND_3_gate
# -- Compiling architecture rtl of AND_3_gate
# -- Compiling entity OR_5_gate
# -- Compiling architecture rtl of OR_5_gate
# -- Compiling entity OR_4_gate
# -- Compiling architecture rtl of OR_4_gate
# -- Compiling entity OR_3_gate
# -- Compiling architecture rtl of OR_3_gate
# -- Compiling entity OR_gate
# -- Compiling architecture rtl of OR_gate
# -- Compiling entity XOR_gate
# -- Compiling architecture rtl of XOR_gate
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3_to_8
# -- Compiling architecture rtl of decoder_3_to_8
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_3_bit_with_load
# -- Compiling architecture rtl of counter_3_bit_with_load
# 
vsim -voptargs=+acc work.s_state_generator
# vsim -voptargs=+acc work.s_state_generator 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.s_state_generator(rtl)
# Loading work.and_gate(rtl)
# Loading work.ms_jk_ff(gates)
# Loading work.nand_3_gate(rtl)
# Loading work.nand_gate(rtl)
# Loading work.counter_3_bit_with_load(rtl)
# Loading work.or_gate(rtl)
# Loading work.or_3_gate(rtl)
# Loading work.decoder_3_to_8(rtl)
# Loading work.and_3_gate(rtl)
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 5000ns sim:/s_state_generator/not_reset
wave modify -driver freeze -pattern constant -value 1 -starttime 200ns -endtime 5000ns Edit:/s_state_generator/not_reset
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ns -dutycycle 50 -starttime 0ns -endtime 5000ns sim:/s_state_generator/clk
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 5000ns sim:/s_state_generator/HLT_flag
add wave  \
sim:/s_state_generator/s_states
run
run
restart
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 200ns Edit:/s_state_generator/clk
restart
run
run
restart
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 5000ns sim:/s_state_generator/end_state
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 5000ns sim:/s_state_generator/next_state
wave create -driver freeze -pattern constant -value 00 -range 1 0 -starttime 0ns -endtime 5000ns sim:/s_state_generator/load
run
run
run
run
run
run
run
restart
wave modify -driver freeze -pattern constant -value 1 -starttime 1000ns -endtime 1200ns Edit:/s_state_generator/next_state
run
run
run
run
run
run
run
run
run
run
restart
wave modify -driver freeze -pattern constant -value 1 -starttime 2200ns -endtime 2400ns Edit:/s_state_generator/next_state
wave modify -driver freeze -pattern constant -value 1 -starttime 3200ns -endtime 3400ns Edit:/s_state_generator/end_state
wave modify -driver freeze -pattern constant -value 11 -range 1 0 -starttime 4400ns -endtime 4600ns Edit:/s_state_generator/load
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run -all
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
wave modify -driver freeze -pattern constant -value 1 -starttime 2200ns -endtime 2500ns Edit:/s_state_generator/next_state
restart
wave modify -driver freeze -pattern constant -value 1 -starttime 2200ns -endtime 2400ns Edit:/s_state_generator/next_state
wave modify -driver freeze -pattern constant -value 0 -starttime 2400ns -endtime 2500ns Edit:/s_state_generator/next_state
wave modify -driver freeze -pattern constant -value 1 -starttime 3400ns -endtime 3500ns Edit:/s_state_generator/end_state
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
wave modify -driver freeze -pattern constant -value 0 -starttime 3400ns -endtime 3500ns Edit:/s_state_generator/end_state
run -all
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
wave modify -driver freeze -pattern constant -value 1 -starttime 3200ns -endtime 3400ns Edit:/s_state_generator/next_state
restart
run -all
wave modify -driver freeze -pattern constant -value 1 -starttime 4400ns -endtime 4600ns Edit:/s_state_generator/next_state
run
restart
run -all
restart
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/new_s_state_gen_test_wave.do
wave editwrite -file /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/new_s_state_gen_test_wave.do -append
wave modify -driver freeze -pattern constant -value 1 -starttime 1600ns -endtime 1800ns Edit:/s_state_generator/HLT_flag
add wave  \
sim:/s_state_generator/HLT_indicator
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/new_s_state_gen_test_wave_2.do
wave editwrite -file /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/new_s_state_gen_test_wave_2.do -append
