0.7
2020.2
Oct 14 2022
05:07:14
/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.sim/sim_1/behav/xsim/glbl.v,1680969515,verilog,,,,glbl,,uvm,,,,,,
/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sim_1/new/test_tb.sv,1680969515,systemVerilog,,,,test_tb,,uvm,,,,,,
/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv,1681319587,systemVerilog,,/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/test_tb2.sv,,nfsr,,uvm,,,,,,
/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/src/custom_uart_tx.sv,1681416915,systemVerilog,,/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sim_1/new/test_tb.sv,,custom_uart_tx,,uvm,,,,,,
/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main.sv,1681320457,systemVerilog,,/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv,,main,,uvm,,,,,,
/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/test_tb2.sv,1681167273,systemVerilog,,,,test_tb2,,uvm,,,,,,
