read_verilog ../../common/latches.v
proc
write_spice result.out
