{
  "module_name": "imx8-isi-regs.h",
  "hash_id": "e38c8c98622c6c7b14f2faedc4f9e53c9dd1dc9f9239a0837c4070819fac94c7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/nxp/imx8-isi/imx8-isi-regs.h",
  "human_readable_source": " \n \n\n#ifndef __IMX8_ISI_REGS_H__\n#define __IMX8_ISI_REGS_H__\n\n#include <linux/bits.h>\n\n \n \n#define CHNL_CTRL\t\t\t\t\t\t0x0000\n#define CHNL_CTRL_CHNL_EN\t\t\t\t\tBIT(31)\n#define CHNL_CTRL_CLK_EN\t\t\t\t\tBIT(30)\n#define CHNL_CTRL_CHNL_BYPASS\t\t\t\t\tBIT(29)\n#define CHNL_CTRL_CHAIN_BUF(n)\t\t\t\t\t((n) << 25)\n#define CHNL_CTRL_CHAIN_BUF_MASK\t\t\t\tGENMASK(26, 25)\n#define CHNL_CTRL_CHAIN_BUF_NO_CHAIN\t\t\t\t0\n#define CHNL_CTRL_CHAIN_BUF_2_CHAIN\t\t\t\t1\n#define CHNL_CTRL_SW_RST\t\t\t\t\tBIT(24)\n#define CHNL_CTRL_BLANK_PXL(n)\t\t\t\t\t((n) << 16)\n#define CHNL_CTRL_BLANK_PXL_MASK\t\t\t\tGENMASK(23, 16)\n#define CHNL_CTRL_MIPI_VC_ID(n)\t\t\t\t\t((n) << 6)\n#define CHNL_CTRL_MIPI_VC_ID_MASK\t\t\t\tGENMASK(7, 6)\n#define CHNL_CTRL_SRC_TYPE(n)\t\t\t\t\t((n) << 4)\n#define CHNL_CTRL_SRC_TYPE_MASK\t\t\t\t\tBIT(4)\n#define CHNL_CTRL_SRC_TYPE_DEVICE\t\t\t\t0\n#define CHNL_CTRL_SRC_TYPE_MEMORY\t\t\t\t1\n#define CHNL_CTRL_SRC_INPUT(n)\t\t\t\t\t((n) << 0)\n#define CHNL_CTRL_SRC_INPUT_MASK\t\t\t\tGENMASK(2, 0)\n\n \n#define CHNL_IMG_CTRL\t\t\t\t\t\t0x0004\n#define CHNL_IMG_CTRL_FORMAT(n)\t\t\t\t\t((n) << 24)\n#define CHNL_IMG_CTRL_FORMAT_MASK\t\t\t\tGENMASK(29, 24)\n#define CHNL_IMG_CTRL_FORMAT_RGBA8888\t\t\t\t0x00\n#define CHNL_IMG_CTRL_FORMAT_ABGR8888\t\t\t\t0x01\n#define CHNL_IMG_CTRL_FORMAT_ARGB8888\t\t\t\t0x02\n#define CHNL_IMG_CTRL_FORMAT_RGBX888\t\t\t\t0x03\n#define CHNL_IMG_CTRL_FORMAT_XBGR888\t\t\t\t0x04\n#define CHNL_IMG_CTRL_FORMAT_XRGB888\t\t\t\t0x05\n#define CHNL_IMG_CTRL_FORMAT_RGB888P\t\t\t\t0x06\n#define CHNL_IMG_CTRL_FORMAT_BGR888P\t\t\t\t0x07\n#define CHNL_IMG_CTRL_FORMAT_A2BGR10\t\t\t\t0x08\n#define CHNL_IMG_CTRL_FORMAT_A2RGB10\t\t\t\t0x09\n#define CHNL_IMG_CTRL_FORMAT_RGB565\t\t\t\t0x0a\n#define CHNL_IMG_CTRL_FORMAT_RAW8\t\t\t\t0x0b\n#define CHNL_IMG_CTRL_FORMAT_RAW10\t\t\t\t0x0c\n#define CHNL_IMG_CTRL_FORMAT_RAW10P\t\t\t\t0x0d\n#define CHNL_IMG_CTRL_FORMAT_RAW12\t\t\t\t0x0e\n#define CHNL_IMG_CTRL_FORMAT_RAW16\t\t\t\t0x0f\n#define CHNL_IMG_CTRL_FORMAT_YUV444_1P8P\t\t\t0x10\n#define CHNL_IMG_CTRL_FORMAT_YUV444_2P8P\t\t\t0x11\n#define CHNL_IMG_CTRL_FORMAT_YUV444_3P8P\t\t\t0x12\n#define CHNL_IMG_CTRL_FORMAT_YUV444_1P8\t\t\t\t0x13\n#define CHNL_IMG_CTRL_FORMAT_YUV444_1P10\t\t\t0x14\n#define CHNL_IMG_CTRL_FORMAT_YUV444_2P10\t\t\t0x15\n#define CHNL_IMG_CTRL_FORMAT_YUV444_3P10\t\t\t0x16\n#define CHNL_IMG_CTRL_FORMAT_YUV444_1P10P\t\t\t0x18\n#define CHNL_IMG_CTRL_FORMAT_YUV444_2P10P\t\t\t0x19\n#define CHNL_IMG_CTRL_FORMAT_YUV444_3P10P\t\t\t0x1a\n#define CHNL_IMG_CTRL_FORMAT_YUV444_1P12\t\t\t0x1c\n#define CHNL_IMG_CTRL_FORMAT_YUV444_2P12\t\t\t0x1d\n#define CHNL_IMG_CTRL_FORMAT_YUV444_3P12\t\t\t0x1e\n#define CHNL_IMG_CTRL_FORMAT_YUV422_1P8P\t\t\t0x20\n#define CHNL_IMG_CTRL_FORMAT_YUV422_2P8P\t\t\t0x21\n#define CHNL_IMG_CTRL_FORMAT_YUV422_3P8P\t\t\t0x22\n#define CHNL_IMG_CTRL_FORMAT_YUV422_1P10\t\t\t0x24\n#define CHNL_IMG_CTRL_FORMAT_YUV422_2P10\t\t\t0x25\n#define CHNL_IMG_CTRL_FORMAT_YUV422_3P10\t\t\t0x26\n#define CHNL_IMG_CTRL_FORMAT_YUV422_1P10P\t\t\t0x28\n#define CHNL_IMG_CTRL_FORMAT_YUV422_2P10P\t\t\t0x29\n#define CHNL_IMG_CTRL_FORMAT_YUV422_3P10P\t\t\t0x2a\n#define CHNL_IMG_CTRL_FORMAT_YUV422_1P12\t\t\t0x2c\n#define CHNL_IMG_CTRL_FORMAT_YUV422_2P12\t\t\t0x2d\n#define CHNL_IMG_CTRL_FORMAT_YUV422_3P12\t\t\t0x2e\n#define CHNL_IMG_CTRL_FORMAT_YUV420_2P8P\t\t\t0x31\n#define CHNL_IMG_CTRL_FORMAT_YUV420_3P8P\t\t\t0x32\n#define CHNL_IMG_CTRL_FORMAT_YUV420_2P10\t\t\t0x35\n#define CHNL_IMG_CTRL_FORMAT_YUV420_3P10\t\t\t0x36\n#define CHNL_IMG_CTRL_FORMAT_YUV420_2P10P\t\t\t0x39\n#define CHNL_IMG_CTRL_FORMAT_YUV420_3P10P\t\t\t0x3a\n#define CHNL_IMG_CTRL_FORMAT_YUV420_2P12\t\t\t0x3d\n#define CHNL_IMG_CTRL_FORMAT_YUV420_3P12\t\t\t0x3e\n#define CHNL_IMG_CTRL_GBL_ALPHA_VAL(n)\t\t\t\t((n) << 16)\n#define CHNL_IMG_CTRL_GBL_ALPHA_VAL_MASK\t\t\tGENMASK(23, 16)\n#define CHNL_IMG_CTRL_GBL_ALPHA_EN\t\t\t\tBIT(15)\n#define CHNL_IMG_CTRL_DEINT(n)\t\t\t\t\t((n) << 12)\n#define CHNL_IMG_CTRL_DEINT_MASK\t\t\t\tGENMASK(14, 12)\n#define CHNL_IMG_CTRL_DEINT_WEAVE_ODD_EVEN\t\t\t2\n#define CHNL_IMG_CTRL_DEINT_WEAVE_EVEN_ODD\t\t\t3\n#define CHNL_IMG_CTRL_DEINT_BLEND_ODD_EVEN\t\t\t4\n#define CHNL_IMG_CTRL_DEINT_BLEND_EVEN_ODD\t\t\t5\n#define CHNL_IMG_CTRL_DEINT_LDOUBLE_ODD_EVEN\t\t\t6\n#define CHNL_IMG_CTRL_DEINT_LDOUBLE_EVEN_ODD\t\t\t7\n#define CHNL_IMG_CTRL_DEC_X(n)\t\t\t\t\t((n) << 10)\n#define CHNL_IMG_CTRL_DEC_X_MASK\t\t\t\tGENMASK(11, 10)\n#define CHNL_IMG_CTRL_DEC_Y(n)\t\t\t\t\t((n) << 8)\n#define CHNL_IMG_CTRL_DEC_Y_MASK\t\t\t\tGENMASK(9, 8)\n#define CHNL_IMG_CTRL_CROP_EN\t\t\t\t\tBIT(7)\n#define CHNL_IMG_CTRL_VFLIP_EN\t\t\t\t\tBIT(6)\n#define CHNL_IMG_CTRL_HFLIP_EN\t\t\t\t\tBIT(5)\n#define CHNL_IMG_CTRL_YCBCR_MODE\t\t\t\tBIT(3)\n#define CHNL_IMG_CTRL_CSC_MODE(n)\t\t\t\t((n) << 1)\n#define CHNL_IMG_CTRL_CSC_MODE_MASK\t\t\t\tGENMASK(2, 1)\n#define CHNL_IMG_CTRL_CSC_MODE_YUV2RGB\t\t\t\t0\n#define CHNL_IMG_CTRL_CSC_MODE_YCBCR2RGB\t\t\t1\n#define CHNL_IMG_CTRL_CSC_MODE_RGB2YUV\t\t\t\t2\n#define CHNL_IMG_CTRL_CSC_MODE_RGB2YCBCR\t\t\t3\n#define CHNL_IMG_CTRL_CSC_BYPASS\t\t\t\tBIT(0)\n\n \n#define CHNL_OUT_BUF_CTRL\t\t\t\t\t0x0008\n#define CHNL_OUT_BUF_CTRL_LOAD_BUF2_ADDR\t\t\tBIT(15)\n#define CHNL_OUT_BUF_CTRL_LOAD_BUF1_ADDR\t\t\tBIT(14)\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_V(n)\t\t((n) << 6)\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_V_MASK\t\tGENMASK(7, 6)\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_V_NO_PANIC\t\t0\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_V_PANIC_25\t\t1\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_V_PANIC_50\t\t2\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_V_PANIC_75\t\t3\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_U(n)\t\t((n) << 3)\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_U_MASK\t\tGENMASK(4, 3)\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_U_NO_PANIC\t\t0\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_U_PANIC_25\t\t1\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_U_PANIC_50\t\t2\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_U_PANIC_75\t\t3\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_Y(n)\t\t((n) << 0)\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_Y_MASK\t\tGENMASK(1, 0)\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_Y_NO_PANIC\t\t0\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_Y_PANIC_25\t\t1\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_Y_PANIC_50\t\t2\n#define CHNL_OUT_BUF_CTRL_OFLW_PANIC_SET_THD_Y_PANIC_75\t\t3\n\n \n#define CHNL_IMG_CFG\t\t\t\t\t\t0x000c\n#define CHNL_IMG_CFG_HEIGHT(n)\t\t\t\t\t((n) << 16)\n#define CHNL_IMG_CFG_HEIGHT_MASK\t\t\t\tGENMASK(28, 16)\n#define CHNL_IMG_CFG_WIDTH(n)\t\t\t\t\t((n) << 0)\n#define CHNL_IMG_CFG_WIDTH_MASK\t\t\t\t\tGENMASK(12, 0)\n\n \n#define CHNL_IER\t\t\t\t\t\t0x0010\n#define CHNL_IER_MEM_RD_DONE_EN\t\t\t\t\tBIT(31)\n#define CHNL_IER_LINE_RCVD_EN\t\t\t\t\tBIT(30)\n#define CHNL_IER_FRM_RCVD_EN\t\t\t\t\tBIT(29)\n#define CHNL_IER_AXI_WR_ERR_V_EN\t\t\t\tBIT(28)\n#define CHNL_IER_AXI_WR_ERR_U_EN\t\t\t\tBIT(27)\n#define CHNL_IER_AXI_WR_ERR_Y_EN\t\t\t\tBIT(26)\n#define CHNL_IER_AXI_RD_ERR_EN\t\t\t\t\tBIT(25)\n\n \n#define CHNL_STS\t\t\t\t\t\t0x0014\n#define CHNL_STS_MEM_RD_DONE\t\t\t\t\tBIT(31)\n#define CHNL_STS_LINE_STRD\t\t\t\t\tBIT(30)\n#define CHNL_STS_FRM_STRD\t\t\t\t\tBIT(29)\n#define CHNL_STS_AXI_WR_ERR_V\t\t\t\t\tBIT(28)\n#define CHNL_STS_AXI_WR_ERR_U\t\t\t\t\tBIT(27)\n#define CHNL_STS_AXI_WR_ERR_Y\t\t\t\t\tBIT(26)\n#define CHNL_STS_AXI_RD_ERR\t\t\t\t\tBIT(25)\n#define CHNL_STS_OFLW_PANIC_V_BUF\t\t\t\tBIT(24)\n#define CHNL_STS_EXCS_OFLW_V_BUF\t\t\t\tBIT(23)\n#define CHNL_STS_OFLW_V_BUF\t\t\t\t\tBIT(22)\n#define CHNL_STS_OFLW_PANIC_U_BUF\t\t\t\tBIT(21)\n#define CHNL_STS_EXCS_OFLW_U_BUF\t\t\t\tBIT(20)\n#define CHNL_STS_OFLW_U_BUF\t\t\t\t\tBIT(19)\n#define CHNL_STS_OFLW_PANIC_Y_BUF\t\t\t\tBIT(18)\n#define CHNL_STS_EXCS_OFLW_Y_BUF\t\t\t\tBIT(17)\n#define CHNL_STS_OFLW_Y_BUF\t\t\t\t\tBIT(16)\n#define CHNL_STS_EARLY_VSYNC_ERR\t\t\t\tBIT(15)\n#define CHNL_STS_LATE_VSYNC_ERR\t\t\t\t\tBIT(14)\n#define CHNL_STS_MEM_RD_OFLOW\t\t\t\t\tBIT(10)\n#define CHNL_STS_BUF2_ACTIVE\t\t\t\t\tBIT(9)\n#define CHNL_STS_BUF1_ACTIVE\t\t\t\t\tBIT(8)\n#define CHNL_STS_OFLW_BYTES(n)\t\t\t\t\t((n) << 0)\n#define CHNL_STS_OFLW_BYTES_MASK\t\t\t\tGENMASK(7, 0)\n\n \n#define CHNL_SCALE_FACTOR\t\t\t\t\t0x0018\n#define CHNL_SCALE_FACTOR_Y_SCALE(n)\t\t\t\t((n) << 16)\n#define CHNL_SCALE_FACTOR_Y_SCALE_MASK\t\t\t\tGENMASK(29, 16)\n#define CHNL_SCALE_FACTOR_X_SCALE(n)\t\t\t\t((n) << 0)\n#define CHNL_SCALE_FACTOR_X_SCALE_MASK\t\t\t\tGENMASK(13, 0)\n\n \n#define CHNL_SCALE_OFFSET\t\t\t\t\t0x001c\n#define CHNL_SCALE_OFFSET_Y_SCALE(n)\t\t\t\t((n) << 16)\n#define CHNL_SCALE_OFFSET_Y_SCALE_MASK\t\t\t\tGENMASK(27, 16)\n#define CHNL_SCALE_OFFSET_X_SCALE(n)\t\t\t\t((n) << 0)\n#define CHNL_SCALE_OFFSET_X_SCALE_MASK\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_CROP_ULC\t\t\t\t\t\t0x0020\n#define CHNL_CROP_ULC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_CROP_ULC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_CROP_ULC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_CROP_ULC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_CROP_LRC\t\t\t\t\t\t0x0024\n#define CHNL_CROP_LRC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_CROP_LRC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_CROP_LRC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_CROP_LRC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_CSC_COEFF0\t\t\t\t\t\t0x0028\n#define CHNL_CSC_COEFF0_A2(n)\t\t\t\t\t((n) << 16)\n#define CHNL_CSC_COEFF0_A2_MASK\t\t\t\t\tGENMASK(26, 16)\n#define CHNL_CSC_COEFF0_A1(n)\t\t\t\t\t((n) << 0)\n#define CHNL_CSC_COEFF0_A1_MASK\t\t\t\t\tGENMASK(10, 0)\n\n \n#define CHNL_CSC_COEFF1\t\t\t\t\t\t0x002c\n#define CHNL_CSC_COEFF1_B1(n)\t\t\t\t\t((n) << 16)\n#define CHNL_CSC_COEFF1_B1_MASK\t\t\t\t\tGENMASK(26, 16)\n#define CHNL_CSC_COEFF1_A3(n)\t\t\t\t\t((n) << 0)\n#define CHNL_CSC_COEFF1_A3_MASK\t\t\t\t\tGENMASK(10, 0)\n\n \n#define CHNL_CSC_COEFF2\t\t\t\t\t\t0x0030\n#define CHNL_CSC_COEFF2_B3(n)\t\t\t\t\t((n) << 16)\n#define CHNL_CSC_COEFF2_B3_MASK\t\t\t\t\tGENMASK(26, 16)\n#define CHNL_CSC_COEFF2_B2(n)\t\t\t\t\t((n) << 0)\n#define CHNL_CSC_COEFF2_B2_MASK\t\t\t\t\tGENMASK(10, 0)\n\n \n#define CHNL_CSC_COEFF3\t\t\t\t\t\t0x0034\n#define CHNL_CSC_COEFF3_C2(n)\t\t\t\t\t((n) << 16)\n#define CHNL_CSC_COEFF3_C2_MASK\t\t\t\t\tGENMASK(26, 16)\n#define CHNL_CSC_COEFF3_C1(n)\t\t\t\t\t((n) << 0)\n#define CHNL_CSC_COEFF3_C1_MASK\t\t\t\t\tGENMASK(10, 0)\n\n \n#define CHNL_CSC_COEFF4\t\t\t\t\t\t0x0038\n#define CHNL_CSC_COEFF4_D1(n)\t\t\t\t\t((n) << 16)\n#define CHNL_CSC_COEFF4_D1_MASK\t\t\t\t\tGENMASK(24, 16)\n#define CHNL_CSC_COEFF4_C3(n)\t\t\t\t\t((n) << 0)\n#define CHNL_CSC_COEFF4_C3_MASK\t\t\t\t\tGENMASK(10, 0)\n\n \n#define CHNL_CSC_COEFF5\t\t\t\t\t\t0x003c\n#define CHNL_CSC_COEFF5_D3(n)\t\t\t\t\t((n) << 16)\n#define CHNL_CSC_COEFF5_D3_MASK\t\t\t\t\tGENMASK(24, 16)\n#define CHNL_CSC_COEFF5_D2(n)\t\t\t\t\t((n) << 0)\n#define CHNL_CSC_COEFF5_D2_MASK\t\t\t\t\tGENMASK(8, 0)\n\n \n#define CHNL_ROI_0_ALPHA\t\t\t\t\t0x0040\n#define CHNL_ROI_0_ALPHA_VAL(n)\t\t\t\t\t((n) << 24)\n#define CHNL_ROI_0_ALPHA_MASK\t\t\t\t\tGENMASK(31, 24)\n#define CHNL_ROI_0_ALPHA_EN\t\t\t\t\tBIT(16)\n\n \n#define CHNL_ROI_0_ULC\t\t\t\t\t\t0x0044\n#define CHNL_ROI_0_ULC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_ROI_0_ULC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_ROI_0_ULC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_ROI_0_ULC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_ROI_0_LRC\t\t\t\t\t\t0x0048\n#define CHNL_ROI_0_LRC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_ROI_0_LRC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_ROI_0_LRC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_ROI_0_LRC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_ROI_1_ALPHA\t\t\t\t\t0x004c\n#define CHNL_ROI_1_ALPHA_VAL(n)\t\t\t\t\t((n) << 24)\n#define CHNL_ROI_1_ALPHA_MASK\t\t\t\t\tGENMASK(31, 24)\n#define CHNL_ROI_1_ALPHA_EN\t\t\t\t\tBIT(16)\n\n \n#define CHNL_ROI_1_ULC\t\t\t\t\t\t0x0050\n#define CHNL_ROI_1_ULC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_ROI_1_ULC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_ROI_1_ULC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_ROI_1_ULC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_ROI_1_LRC\t\t\t\t\t\t0x0054\n#define CHNL_ROI_1_LRC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_ROI_1_LRC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_ROI_1_LRC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_ROI_1_LRC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_ROI_2_ALPHA\t\t\t\t\t0x0058\n#define CHNL_ROI_2_ALPHA_VAL(n)\t\t\t\t\t((n) << 24)\n#define CHNL_ROI_2_ALPHA_MASK\t\t\t\t\tGENMASK(31, 24)\n#define CHNL_ROI_2_ALPHA_EN\t\t\t\t\tBIT(16)\n\n \n#define CHNL_ROI_2_ULC\t\t\t\t\t\t0x005c\n#define CHNL_ROI_2_ULC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_ROI_2_ULC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_ROI_2_ULC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_ROI_2_ULC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_ROI_2_LRC\t\t\t\t\t\t0x0060\n#define CHNL_ROI_2_LRC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_ROI_2_LRC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_ROI_2_LRC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_ROI_2_LRC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_ROI_3_ALPHA\t\t\t\t\t0x0064\n#define CHNL_ROI_3_ALPHA_VAL(n)\t\t\t\t\t((n) << 24)\n#define CHNL_ROI_3_ALPHA_MASK\t\t\t\t\tGENMASK(31, 24)\n#define CHNL_ROI_3_ALPHA_EN\t\t\t\t\tBIT(16)\n\n \n#define CHNL_ROI_3_ULC\t\t\t\t\t\t0x0068\n#define CHNL_ROI_3_ULC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_ROI_3_ULC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_ROI_3_ULC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_ROI_3_ULC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n\n \n#define CHNL_ROI_3_LRC\t\t\t\t\t\t0x006c\n#define CHNL_ROI_3_LRC_X(n)\t\t\t\t\t((n) << 16)\n#define CHNL_ROI_3_LRC_X_MASK\t\t\t\t\tGENMASK(27, 16)\n#define CHNL_ROI_3_LRC_Y(n)\t\t\t\t\t((n) << 0)\n#define CHNL_ROI_3_LRC_Y_MASK\t\t\t\t\tGENMASK(11, 0)\n \n#define CHNL_OUT_BUF1_ADDR_Y\t\t\t\t\t0x0070\n\n \n#define CHNL_OUT_BUF1_ADDR_U\t\t\t\t\t0x0074\n\n \n#define CHNL_OUT_BUF1_ADDR_V\t\t\t\t\t0x0078\n\n \n#define CHNL_OUT_BUF_PITCH\t\t\t\t\t0x007c\n#define CHNL_OUT_BUF_PITCH_LINE_PITCH(n)\t\t\t((n) << 0)\n#define CHNL_OUT_BUF_PITCH_LINE_PITCH_MASK\t\t\tGENMASK(15, 0)\n\n \n#define CHNL_IN_BUF_ADDR\t\t\t\t\t0x0080\n\n \n#define CHNL_IN_BUF_PITCH\t\t\t\t\t0x0084\n#define CHNL_IN_BUF_PITCH_FRM_PITCH(n)\t\t\t\t((n) << 16)\n#define CHNL_IN_BUF_PITCH_FRM_PITCH_MASK\t\t\tGENMASK(31, 16)\n#define CHNL_IN_BUF_PITCH_LINE_PITCH(n)\t\t\t\t((n) << 0)\n#define CHNL_IN_BUF_PITCH_LINE_PITCH_MASK\t\t\tGENMASK(15, 0)\n\n \n#define CHNL_MEM_RD_CTRL\t\t\t\t\t0x0088\n#define CHNL_MEM_RD_CTRL_IMG_TYPE(n)\t\t\t\t((n) << 28)\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_MASK\t\t\t\tGENMASK(31, 28)\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_BGR8P\t\t\t\t0x00\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_RGB8P\t\t\t\t0x01\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_XRGB8\t\t\t\t0x02\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_RGBX8\t\t\t\t0x03\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_XBGR8\t\t\t\t0x04\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_RGB565\t\t\t0x05\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_A2BGR10\t\t\t0x06\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_A2RGB10\t\t\t0x07\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_YUV444_1P8P\t\t\t0x08\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_YUV444_1P10\t\t\t0x09\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_YUV444_1P10P\t\t\t0x0a\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_YUV444_1P12\t\t\t0x0b\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_YUV444_1P8\t\t\t0x0c\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_YUV422_1P8P\t\t\t0x0d\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_YUV422_1P10\t\t\t0x0e\n#define CHNL_MEM_RD_CTRL_IMG_TYPE_YUV422_1P12\t\t\t0x0f\n#define CHNL_MEM_RD_CTRL_READ_MEM\t\t\t\tBIT(0)\n\n \n#define CHNL_OUT_BUF2_ADDR_Y\t\t\t\t\t0x008c\n\n \n#define CHNL_OUT_BUF2_ADDR_U\t\t\t\t\t0x0090\n\n \n#define CHNL_OUT_BUF2_ADDR_V\t\t\t\t\t0x0094\n\n \n#define CHNL_SCL_IMG_CFG\t\t\t\t\t0x0098\n#define CHNL_SCL_IMG_CFG_HEIGHT(n)\t\t\t\t((n) << 16)\n#define CHNL_SCL_IMG_CFG_HEIGHT_MASK\t\t\t\tGENMASK(28, 16)\n#define CHNL_SCL_IMG_CFG_WIDTH(n)\t\t\t\t((n) << 0)\n#define CHNL_SCL_IMG_CFG_WIDTH_MASK\t\t\t\tGENMASK(12, 0)\n\n \n#define CHNL_FLOW_CTRL\t\t\t\t\t\t0x009c\n#define CHNL_FLOW_CTRL_FC_DENOM_MASK\t\t\t\tGENMASK(7, 0)\n#define CHNL_FLOW_CTRL_FC_DENOM(n)\t\t\t\t((n) << 0)\n#define CHNL_FLOW_CTRL_FC_NUMER_MASK\t\t\t\tGENMASK(23, 16)\n#define CHNL_FLOW_CTRL_FC_NUMER(n)\t\t\t\t((n) << 0)\n\n \n#define CHNL_Y_BUF1_XTND_ADDR\t\t\t\t\t0x00a0\n\n \n#define CHNL_U_BUF1_XTND_ADDR\t\t\t\t\t0x00a4\n\n \n#define CHNL_V_BUF1_XTND_ADDR\t\t\t\t\t0x00a8\n\n \n#define CHNL_Y_BUF2_XTND_ADDR\t\t\t\t\t0x00ac\n\n \n#define CHNL_U_BUF2_XTND_ADDR\t\t\t\t\t0x00b0\n\n \n#define CHNL_V_BUF2_XTND_ADDR\t\t\t\t\t0x00b4\n\n \n#define CHNL_IN_BUF_XTND_ADDR\t\t\t\t\t0x00b8\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}