
AnL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2a0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00099880  0800b450  0800b450  0001b450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080a4cd0  080a4cd0  000b4cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080a4cd8  080a4cd8  000b4cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080a4cdc  080a4cdc  000b4cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000e4  20000000  080a4ce0  000c0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000c00e4  2**0
                  CONTENTS
  8 .bss          0000068c  200000e4  200000e4  000c00e4  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000770  20000770  000c00e4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000c00e4  2**0
                  CONTENTS, READONLY
 11 .debug_info   000274be  00000000  00000000  000c0114  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004ff0  00000000  00000000  000e75d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001d18  00000000  00000000  000ec5c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001a98  00000000  00000000  000ee2e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000debe  00000000  00000000  000efd78  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000082f0  00000000  00000000  000fdc36  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00105f26  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007f4c  00000000  00000000  00105fa4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000e4 	.word	0x200000e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b438 	.word	0x0800b438

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000e8 	.word	0x200000e8
 80001ec:	0800b438 	.word	0x0800b438

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__aeabi_d2iz>:
 8000a24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d215      	bcs.n	8000a5a <__aeabi_d2iz+0x36>
 8000a2e:	d511      	bpl.n	8000a54 <__aeabi_d2iz+0x30>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d912      	bls.n	8000a60 <__aeabi_d2iz+0x3c>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	bf18      	it	ne
 8000a50:	4240      	negne	r0, r0
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d105      	bne.n	8000a6c <__aeabi_d2iz+0x48>
 8000a60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a64:	bf08      	it	eq
 8000a66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_uldivmod>:
 8000a74:	b953      	cbnz	r3, 8000a8c <__aeabi_uldivmod+0x18>
 8000a76:	b94a      	cbnz	r2, 8000a8c <__aeabi_uldivmod+0x18>
 8000a78:	2900      	cmp	r1, #0
 8000a7a:	bf08      	it	eq
 8000a7c:	2800      	cmpeq	r0, #0
 8000a7e:	bf1c      	itt	ne
 8000a80:	f04f 31ff 	movne.w	r1, #4294967295
 8000a84:	f04f 30ff 	movne.w	r0, #4294967295
 8000a88:	f000 b97a 	b.w	8000d80 <__aeabi_idiv0>
 8000a8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a94:	f000 f806 	bl	8000aa4 <__udivmoddi4>
 8000a98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa0:	b004      	add	sp, #16
 8000aa2:	4770      	bx	lr

08000aa4 <__udivmoddi4>:
 8000aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa8:	468c      	mov	ip, r1
 8000aaa:	460d      	mov	r5, r1
 8000aac:	4604      	mov	r4, r0
 8000aae:	9e08      	ldr	r6, [sp, #32]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d151      	bne.n	8000b58 <__udivmoddi4+0xb4>
 8000ab4:	428a      	cmp	r2, r1
 8000ab6:	4617      	mov	r7, r2
 8000ab8:	d96d      	bls.n	8000b96 <__udivmoddi4+0xf2>
 8000aba:	fab2 fe82 	clz	lr, r2
 8000abe:	f1be 0f00 	cmp.w	lr, #0
 8000ac2:	d00b      	beq.n	8000adc <__udivmoddi4+0x38>
 8000ac4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ac8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000acc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ad0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ad4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ad8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000adc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ae0:	0c25      	lsrs	r5, r4, #16
 8000ae2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ae6:	fa1f f987 	uxth.w	r9, r7
 8000aea:	fb0a cc18 	mls	ip, sl, r8, ip
 8000aee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000af2:	fb08 f309 	mul.w	r3, r8, r9
 8000af6:	42ab      	cmp	r3, r5
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x6c>
 8000afa:	19ed      	adds	r5, r5, r7
 8000afc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b00:	f080 8123 	bcs.w	8000d4a <__udivmoddi4+0x2a6>
 8000b04:	42ab      	cmp	r3, r5
 8000b06:	f240 8120 	bls.w	8000d4a <__udivmoddi4+0x2a6>
 8000b0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b0e:	443d      	add	r5, r7
 8000b10:	1aed      	subs	r5, r5, r3
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b18:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b20:	fb00 f909 	mul.w	r9, r0, r9
 8000b24:	45a1      	cmp	r9, r4
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x98>
 8000b28:	19e4      	adds	r4, r4, r7
 8000b2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b2e:	f080 810a 	bcs.w	8000d46 <__udivmoddi4+0x2a2>
 8000b32:	45a1      	cmp	r9, r4
 8000b34:	f240 8107 	bls.w	8000d46 <__udivmoddi4+0x2a2>
 8000b38:	3802      	subs	r0, #2
 8000b3a:	443c      	add	r4, r7
 8000b3c:	eba4 0409 	sub.w	r4, r4, r9
 8000b40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b44:	2100      	movs	r1, #0
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d061      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b4e:	2300      	movs	r3, #0
 8000b50:	6034      	str	r4, [r6, #0]
 8000b52:	6073      	str	r3, [r6, #4]
 8000b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b58:	428b      	cmp	r3, r1
 8000b5a:	d907      	bls.n	8000b6c <__udivmoddi4+0xc8>
 8000b5c:	2e00      	cmp	r6, #0
 8000b5e:	d054      	beq.n	8000c0a <__udivmoddi4+0x166>
 8000b60:	2100      	movs	r1, #0
 8000b62:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b66:	4608      	mov	r0, r1
 8000b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6c:	fab3 f183 	clz	r1, r3
 8000b70:	2900      	cmp	r1, #0
 8000b72:	f040 808e 	bne.w	8000c92 <__udivmoddi4+0x1ee>
 8000b76:	42ab      	cmp	r3, r5
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xdc>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80fa 	bhi.w	8000d74 <__udivmoddi4+0x2d0>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb65 0503 	sbc.w	r5, r5, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	46ac      	mov	ip, r5
 8000b8a:	2e00      	cmp	r6, #0
 8000b8c:	d03f      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b8e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b96:	b912      	cbnz	r2, 8000b9e <__udivmoddi4+0xfa>
 8000b98:	2701      	movs	r7, #1
 8000b9a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b9e:	fab7 fe87 	clz	lr, r7
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d134      	bne.n	8000c12 <__udivmoddi4+0x16e>
 8000ba8:	1beb      	subs	r3, r5, r7
 8000baa:	0c3a      	lsrs	r2, r7, #16
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000bb6:	0c25      	lsrs	r5, r4, #16
 8000bb8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bc0:	fb0c f308 	mul.w	r3, ip, r8
 8000bc4:	42ab      	cmp	r3, r5
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x134>
 8000bc8:	19ed      	adds	r5, r5, r7
 8000bca:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x132>
 8000bd0:	42ab      	cmp	r3, r5
 8000bd2:	f200 80d1 	bhi.w	8000d78 <__udivmoddi4+0x2d4>
 8000bd6:	4680      	mov	r8, r0
 8000bd8:	1aed      	subs	r5, r5, r3
 8000bda:	b2a3      	uxth	r3, r4
 8000bdc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000be0:	fb02 5510 	mls	r5, r2, r0, r5
 8000be4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000be8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bec:	45a4      	cmp	ip, r4
 8000bee:	d907      	bls.n	8000c00 <__udivmoddi4+0x15c>
 8000bf0:	19e4      	adds	r4, r4, r7
 8000bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x15a>
 8000bf8:	45a4      	cmp	ip, r4
 8000bfa:	f200 80b8 	bhi.w	8000d6e <__udivmoddi4+0x2ca>
 8000bfe:	4618      	mov	r0, r3
 8000c00:	eba4 040c 	sub.w	r4, r4, ip
 8000c04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c08:	e79d      	b.n	8000b46 <__udivmoddi4+0xa2>
 8000c0a:	4631      	mov	r1, r6
 8000c0c:	4630      	mov	r0, r6
 8000c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c12:	f1ce 0420 	rsb	r4, lr, #32
 8000c16:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c1a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c1e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c22:	0c3a      	lsrs	r2, r7, #16
 8000c24:	fa25 f404 	lsr.w	r4, r5, r4
 8000c28:	ea48 0803 	orr.w	r8, r8, r3
 8000c2c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c30:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c34:	fb02 4411 	mls	r4, r2, r1, r4
 8000c38:	fa1f fc87 	uxth.w	ip, r7
 8000c3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c40:	fb01 f30c 	mul.w	r3, r1, ip
 8000c44:	42ab      	cmp	r3, r5
 8000c46:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x1bc>
 8000c4c:	19ed      	adds	r5, r5, r7
 8000c4e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c52:	f080 808a 	bcs.w	8000d6a <__udivmoddi4+0x2c6>
 8000c56:	42ab      	cmp	r3, r5
 8000c58:	f240 8087 	bls.w	8000d6a <__udivmoddi4+0x2c6>
 8000c5c:	3902      	subs	r1, #2
 8000c5e:	443d      	add	r5, r7
 8000c60:	1aeb      	subs	r3, r5, r3
 8000c62:	fa1f f588 	uxth.w	r5, r8
 8000c66:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c6a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c72:	fb00 f30c 	mul.w	r3, r0, ip
 8000c76:	42ab      	cmp	r3, r5
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x1e6>
 8000c7a:	19ed      	adds	r5, r5, r7
 8000c7c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c80:	d26f      	bcs.n	8000d62 <__udivmoddi4+0x2be>
 8000c82:	42ab      	cmp	r3, r5
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0x2be>
 8000c86:	3802      	subs	r0, #2
 8000c88:	443d      	add	r5, r7
 8000c8a:	1aeb      	subs	r3, r5, r3
 8000c8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c90:	e78f      	b.n	8000bb2 <__udivmoddi4+0x10e>
 8000c92:	f1c1 0720 	rsb	r7, r1, #32
 8000c96:	fa22 f807 	lsr.w	r8, r2, r7
 8000c9a:	408b      	lsls	r3, r1
 8000c9c:	fa05 f401 	lsl.w	r4, r5, r1
 8000ca0:	ea48 0303 	orr.w	r3, r8, r3
 8000ca4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ca8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cac:	40fd      	lsrs	r5, r7
 8000cae:	ea4e 0e04 	orr.w	lr, lr, r4
 8000cb2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000cb6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000cba:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cbe:	fa1f f883 	uxth.w	r8, r3
 8000cc2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000cc6:	fb09 f408 	mul.w	r4, r9, r8
 8000cca:	42ac      	cmp	r4, r5
 8000ccc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x244>
 8000cd6:	18ed      	adds	r5, r5, r3
 8000cd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cdc:	d243      	bcs.n	8000d66 <__udivmoddi4+0x2c2>
 8000cde:	42ac      	cmp	r4, r5
 8000ce0:	d941      	bls.n	8000d66 <__udivmoddi4+0x2c2>
 8000ce2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ce6:	441d      	add	r5, r3
 8000ce8:	1b2d      	subs	r5, r5, r4
 8000cea:	fa1f fe8e 	uxth.w	lr, lr
 8000cee:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cf2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cf6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cfa:	fb00 f808 	mul.w	r8, r0, r8
 8000cfe:	45a0      	cmp	r8, r4
 8000d00:	d907      	bls.n	8000d12 <__udivmoddi4+0x26e>
 8000d02:	18e4      	adds	r4, r4, r3
 8000d04:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d08:	d229      	bcs.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0a:	45a0      	cmp	r8, r4
 8000d0c:	d927      	bls.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0e:	3802      	subs	r0, #2
 8000d10:	441c      	add	r4, r3
 8000d12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d16:	eba4 0408 	sub.w	r4, r4, r8
 8000d1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1e:	454c      	cmp	r4, r9
 8000d20:	46c6      	mov	lr, r8
 8000d22:	464d      	mov	r5, r9
 8000d24:	d315      	bcc.n	8000d52 <__udivmoddi4+0x2ae>
 8000d26:	d012      	beq.n	8000d4e <__udivmoddi4+0x2aa>
 8000d28:	b156      	cbz	r6, 8000d40 <__udivmoddi4+0x29c>
 8000d2a:	ebba 030e 	subs.w	r3, sl, lr
 8000d2e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d32:	fa04 f707 	lsl.w	r7, r4, r7
 8000d36:	40cb      	lsrs	r3, r1
 8000d38:	431f      	orrs	r7, r3
 8000d3a:	40cc      	lsrs	r4, r1
 8000d3c:	6037      	str	r7, [r6, #0]
 8000d3e:	6074      	str	r4, [r6, #4]
 8000d40:	2100      	movs	r1, #0
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	4618      	mov	r0, r3
 8000d48:	e6f8      	b.n	8000b3c <__udivmoddi4+0x98>
 8000d4a:	4690      	mov	r8, r2
 8000d4c:	e6e0      	b.n	8000b10 <__udivmoddi4+0x6c>
 8000d4e:	45c2      	cmp	sl, r8
 8000d50:	d2ea      	bcs.n	8000d28 <__udivmoddi4+0x284>
 8000d52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d56:	eb69 0503 	sbc.w	r5, r9, r3
 8000d5a:	3801      	subs	r0, #1
 8000d5c:	e7e4      	b.n	8000d28 <__udivmoddi4+0x284>
 8000d5e:	4628      	mov	r0, r5
 8000d60:	e7d7      	b.n	8000d12 <__udivmoddi4+0x26e>
 8000d62:	4640      	mov	r0, r8
 8000d64:	e791      	b.n	8000c8a <__udivmoddi4+0x1e6>
 8000d66:	4681      	mov	r9, r0
 8000d68:	e7be      	b.n	8000ce8 <__udivmoddi4+0x244>
 8000d6a:	4601      	mov	r1, r0
 8000d6c:	e778      	b.n	8000c60 <__udivmoddi4+0x1bc>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	443c      	add	r4, r7
 8000d72:	e745      	b.n	8000c00 <__udivmoddi4+0x15c>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e708      	b.n	8000b8a <__udivmoddi4+0xe6>
 8000d78:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7c:	443d      	add	r5, r7
 8000d7e:	e72b      	b.n	8000bd8 <__udivmoddi4+0x134>

08000d80 <__aeabi_idiv0>:
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000d88:	f000 fc76 	bl	8001678 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8000d8c:	20ca      	movs	r0, #202	; 0xca
 8000d8e:	f000 f95d 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8000d92:	20c3      	movs	r0, #195	; 0xc3
 8000d94:	f000 f967 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8000d98:	2008      	movs	r0, #8
 8000d9a:	f000 f964 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8000d9e:	2050      	movs	r0, #80	; 0x50
 8000da0:	f000 f961 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8000da4:	20cf      	movs	r0, #207	; 0xcf
 8000da6:	f000 f951 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000daa:	2000      	movs	r0, #0
 8000dac:	f000 f95b 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8000db0:	20c1      	movs	r0, #193	; 0xc1
 8000db2:	f000 f958 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8000db6:	2030      	movs	r0, #48	; 0x30
 8000db8:	f000 f955 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8000dbc:	20ed      	movs	r0, #237	; 0xed
 8000dbe:	f000 f945 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8000dc2:	2064      	movs	r0, #100	; 0x64
 8000dc4:	f000 f94f 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8000dc8:	2003      	movs	r0, #3
 8000dca:	f000 f94c 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8000dce:	2012      	movs	r0, #18
 8000dd0:	f000 f949 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8000dd4:	2081      	movs	r0, #129	; 0x81
 8000dd6:	f000 f946 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8000dda:	20e8      	movs	r0, #232	; 0xe8
 8000ddc:	f000 f936 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8000de0:	2085      	movs	r0, #133	; 0x85
 8000de2:	f000 f940 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000de6:	2000      	movs	r0, #0
 8000de8:	f000 f93d 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8000dec:	2078      	movs	r0, #120	; 0x78
 8000dee:	f000 f93a 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8000df2:	20cb      	movs	r0, #203	; 0xcb
 8000df4:	f000 f92a 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8000df8:	2039      	movs	r0, #57	; 0x39
 8000dfa:	f000 f934 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8000dfe:	202c      	movs	r0, #44	; 0x2c
 8000e00:	f000 f931 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000e04:	2000      	movs	r0, #0
 8000e06:	f000 f92e 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8000e0a:	2034      	movs	r0, #52	; 0x34
 8000e0c:	f000 f92b 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8000e10:	2002      	movs	r0, #2
 8000e12:	f000 f928 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8000e16:	20f7      	movs	r0, #247	; 0xf7
 8000e18:	f000 f918 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8000e1c:	2020      	movs	r0, #32
 8000e1e:	f000 f922 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8000e22:	20ea      	movs	r0, #234	; 0xea
 8000e24:	f000 f912 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000e28:	2000      	movs	r0, #0
 8000e2a:	f000 f91c 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000e2e:	2000      	movs	r0, #0
 8000e30:	f000 f919 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8000e34:	20b1      	movs	r0, #177	; 0xb1
 8000e36:	f000 f909 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f000 f913 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8000e40:	201b      	movs	r0, #27
 8000e42:	f000 f910 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8000e46:	20b6      	movs	r0, #182	; 0xb6
 8000e48:	f000 f900 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8000e4c:	200a      	movs	r0, #10
 8000e4e:	f000 f90a 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8000e52:	20a2      	movs	r0, #162	; 0xa2
 8000e54:	f000 f907 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8000e58:	20c0      	movs	r0, #192	; 0xc0
 8000e5a:	f000 f8f7 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8000e5e:	2010      	movs	r0, #16
 8000e60:	f000 f901 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8000e64:	20c1      	movs	r0, #193	; 0xc1
 8000e66:	f000 f8f1 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8000e6a:	2010      	movs	r0, #16
 8000e6c:	f000 f8fb 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8000e70:	20c5      	movs	r0, #197	; 0xc5
 8000e72:	f000 f8eb 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8000e76:	2045      	movs	r0, #69	; 0x45
 8000e78:	f000 f8f5 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8000e7c:	2015      	movs	r0, #21
 8000e7e:	f000 f8f2 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8000e82:	20c7      	movs	r0, #199	; 0xc7
 8000e84:	f000 f8e2 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8000e88:	2090      	movs	r0, #144	; 0x90
 8000e8a:	f000 f8ec 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8000e8e:	2036      	movs	r0, #54	; 0x36
 8000e90:	f000 f8dc 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8000e94:	20c8      	movs	r0, #200	; 0xc8
 8000e96:	f000 f8e6 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8000e9a:	20f2      	movs	r0, #242	; 0xf2
 8000e9c:	f000 f8d6 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	f000 f8e0 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8000ea6:	20b0      	movs	r0, #176	; 0xb0
 8000ea8:	f000 f8d0 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8000eac:	20c2      	movs	r0, #194	; 0xc2
 8000eae:	f000 f8da 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8000eb2:	20b6      	movs	r0, #182	; 0xb6
 8000eb4:	f000 f8ca 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8000eb8:	200a      	movs	r0, #10
 8000eba:	f000 f8d4 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8000ebe:	20a7      	movs	r0, #167	; 0xa7
 8000ec0:	f000 f8d1 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8000ec4:	2027      	movs	r0, #39	; 0x27
 8000ec6:	f000 f8ce 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8000eca:	2004      	movs	r0, #4
 8000ecc:	f000 f8cb 	bl	8001066 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8000ed0:	202a      	movs	r0, #42	; 0x2a
 8000ed2:	f000 f8bb 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f000 f8c5 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000edc:	2000      	movs	r0, #0
 8000ede:	f000 f8c2 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f000 f8bf 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8000ee8:	20ef      	movs	r0, #239	; 0xef
 8000eea:	f000 f8bc 	bl	8001066 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8000eee:	202b      	movs	r0, #43	; 0x2b
 8000ef0:	f000 f8ac 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f000 f8b6 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000efa:	2000      	movs	r0, #0
 8000efc:	f000 f8b3 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8000f00:	2001      	movs	r0, #1
 8000f02:	f000 f8b0 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8000f06:	203f      	movs	r0, #63	; 0x3f
 8000f08:	f000 f8ad 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8000f0c:	20f6      	movs	r0, #246	; 0xf6
 8000f0e:	f000 f89d 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8000f12:	2001      	movs	r0, #1
 8000f14:	f000 f8a7 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f000 f8a4 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8000f1e:	2006      	movs	r0, #6
 8000f20:	f000 f8a1 	bl	8001066 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8000f24:	202c      	movs	r0, #44	; 0x2c
 8000f26:	f000 f891 	bl	800104c <ili9341_WriteReg>
  LCD_Delay(200);
 8000f2a:	20c8      	movs	r0, #200	; 0xc8
 8000f2c:	f000 fc92 	bl	8001854 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8000f30:	2026      	movs	r0, #38	; 0x26
 8000f32:	f000 f88b 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8000f36:	2001      	movs	r0, #1
 8000f38:	f000 f895 	bl	8001066 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8000f3c:	20e0      	movs	r0, #224	; 0xe0
 8000f3e:	f000 f885 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8000f42:	200f      	movs	r0, #15
 8000f44:	f000 f88f 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8000f48:	2029      	movs	r0, #41	; 0x29
 8000f4a:	f000 f88c 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8000f4e:	2024      	movs	r0, #36	; 0x24
 8000f50:	f000 f889 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8000f54:	200c      	movs	r0, #12
 8000f56:	f000 f886 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8000f5a:	200e      	movs	r0, #14
 8000f5c:	f000 f883 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8000f60:	2009      	movs	r0, #9
 8000f62:	f000 f880 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8000f66:	204e      	movs	r0, #78	; 0x4e
 8000f68:	f000 f87d 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8000f6c:	2078      	movs	r0, #120	; 0x78
 8000f6e:	f000 f87a 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8000f72:	203c      	movs	r0, #60	; 0x3c
 8000f74:	f000 f877 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8000f78:	2009      	movs	r0, #9
 8000f7a:	f000 f874 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8000f7e:	2013      	movs	r0, #19
 8000f80:	f000 f871 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8000f84:	2005      	movs	r0, #5
 8000f86:	f000 f86e 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8000f8a:	2017      	movs	r0, #23
 8000f8c:	f000 f86b 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8000f90:	2011      	movs	r0, #17
 8000f92:	f000 f868 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f000 f865 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8000f9c:	20e1      	movs	r0, #225	; 0xe1
 8000f9e:	f000 f855 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 f85f 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8000fa8:	2016      	movs	r0, #22
 8000faa:	f000 f85c 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8000fae:	201b      	movs	r0, #27
 8000fb0:	f000 f859 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8000fb4:	2004      	movs	r0, #4
 8000fb6:	f000 f856 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8000fba:	2011      	movs	r0, #17
 8000fbc:	f000 f853 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8000fc0:	2007      	movs	r0, #7
 8000fc2:	f000 f850 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8000fc6:	2031      	movs	r0, #49	; 0x31
 8000fc8:	f000 f84d 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8000fcc:	2033      	movs	r0, #51	; 0x33
 8000fce:	f000 f84a 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8000fd2:	2042      	movs	r0, #66	; 0x42
 8000fd4:	f000 f847 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8000fd8:	2005      	movs	r0, #5
 8000fda:	f000 f844 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8000fde:	200c      	movs	r0, #12
 8000fe0:	f000 f841 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8000fe4:	200a      	movs	r0, #10
 8000fe6:	f000 f83e 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8000fea:	2028      	movs	r0, #40	; 0x28
 8000fec:	f000 f83b 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8000ff0:	202f      	movs	r0, #47	; 0x2f
 8000ff2:	f000 f838 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8000ff6:	200f      	movs	r0, #15
 8000ff8:	f000 f835 	bl	8001066 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8000ffc:	2011      	movs	r0, #17
 8000ffe:	f000 f825 	bl	800104c <ili9341_WriteReg>
  LCD_Delay(200);
 8001002:	20c8      	movs	r0, #200	; 0xc8
 8001004:	f000 fc26 	bl	8001854 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001008:	2029      	movs	r0, #41	; 0x29
 800100a:	f000 f81f 	bl	800104c <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 800100e:	202c      	movs	r0, #44	; 0x2c
 8001010:	f000 f81c 	bl	800104c <ili9341_WriteReg>
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}

08001018 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800101c:	f000 fb2c 	bl	8001678 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001020:	2103      	movs	r1, #3
 8001022:	20d3      	movs	r0, #211	; 0xd3
 8001024:	f000 f82c 	bl	8001080 <ili9341_ReadData>
 8001028:	4603      	mov	r3, r0
 800102a:	b29b      	uxth	r3, r3
}
 800102c:	4618      	mov	r0, r3
 800102e:	bd80      	pop	{r7, pc}

08001030 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001034:	2029      	movs	r0, #41	; 0x29
 8001036:	f000 f809 	bl	800104c <ili9341_WriteReg>
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}

0800103e <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001042:	2028      	movs	r0, #40	; 0x28
 8001044:	f000 f802 	bl	800104c <ili9341_WriteReg>
}
 8001048:	bf00      	nop
 800104a:	bd80      	pop	{r7, pc}

0800104c <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	4618      	mov	r0, r3
 800105a:	f000 fba7 	bl	80017ac <LCD_IO_WriteReg>
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	4603      	mov	r3, r0
 800106e:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001070:	88fb      	ldrh	r3, [r7, #6]
 8001072:	4618      	mov	r0, r3
 8001074:	f000 fb78 	bl	8001768 <LCD_IO_WriteData>
}
 8001078:	bf00      	nop
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	460a      	mov	r2, r1
 800108a:	80fb      	strh	r3, [r7, #6]
 800108c:	4613      	mov	r3, r2
 800108e:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001090:	797a      	ldrb	r2, [r7, #5]
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	4611      	mov	r1, r2
 8001096:	4618      	mov	r0, r3
 8001098:	f000 fbaa 	bl	80017f0 <LCD_IO_ReadData>
 800109c:	4603      	mov	r3, r0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 80010a6:	b480      	push	{r7}
 80010a8:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 80010aa:	23f0      	movs	r3, #240	; 0xf0
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80010b6:	b480      	push	{r7}
 80010b8:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80010ba:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80010be:	4618      	mov	r0, r3
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 80010d6:	f000 fbc9 	bl	800186c <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 80010e0:	f107 030f 	add.w	r3, r7, #15
 80010e4:	2201      	movs	r2, #1
 80010e6:	2120      	movs	r1, #32
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 fc0b 	bl	8001904 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 80010ee:	88fb      	ldrh	r3, [r7, #6]
 80010f0:	0a1b      	lsrs	r3, r3, #8
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 80010f8:	f107 030f 	add.w	r3, r7, #15
 80010fc:	2201      	movs	r2, #1
 80010fe:	2123      	movs	r1, #35	; 0x23
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fbff 	bl	8001904 <GYRO_IO_Write>
}
 8001106:	bf00      	nop
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 800110e:	b480      	push	{r7}
 8001110:	af00      	add	r7, sp, #0
}
 8001112:	bf00      	nop
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001122:	f000 fba3 	bl	800186c <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8001126:	1dfb      	adds	r3, r7, #7
 8001128:	2201      	movs	r2, #1
 800112a:	210f      	movs	r1, #15
 800112c:	4618      	mov	r0, r3
 800112e:	f000 fc1b 	bl	8001968 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 8001132:	79fb      	ldrb	r3, [r7, #7]
}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001142:	1dfb      	adds	r3, r7, #7
 8001144:	2201      	movs	r2, #1
 8001146:	2124      	movs	r1, #36	; 0x24
 8001148:	4618      	mov	r0, r3
 800114a:	f000 fc0d 	bl	8001968 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001154:	b2db      	uxtb	r3, r3
 8001156:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001158:	1dfb      	adds	r3, r7, #7
 800115a:	2201      	movs	r2, #1
 800115c:	2124      	movs	r1, #36	; 0x24
 800115e:	4618      	mov	r0, r3
 8001160:	f000 fbd0 	bl	8001904 <GYRO_IO_Write>
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001176:	2300      	movs	r3, #0
 8001178:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	b2db      	uxtb	r3, r3
 800117e:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001180:	f107 030f 	add.w	r3, r7, #15
 8001184:	2201      	movs	r2, #1
 8001186:	2120      	movs	r1, #32
 8001188:	4618      	mov	r0, r3
 800118a:	f000 fbbb 	bl	8001904 <GYRO_IO_Write>
}
 800118e:	bf00      	nop
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b084      	sub	sp, #16
 800119a:	af00      	add	r7, sp, #0
 800119c:	4603      	mov	r3, r0
 800119e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 80011a0:	2300      	movs	r3, #0
 80011a2:	73fb      	strb	r3, [r7, #15]
 80011a4:	2300      	movs	r3, #0
 80011a6:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80011a8:	f107 030f 	add.w	r3, r7, #15
 80011ac:	2201      	movs	r2, #1
 80011ae:	2130      	movs	r1, #48	; 0x30
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 fbd9 	bl	8001968 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 80011b6:	f107 030e 	add.w	r3, r7, #14
 80011ba:	2201      	movs	r2, #1
 80011bc:	2122      	movs	r1, #34	; 0x22
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 fbd2 	bl	8001968 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	121b      	asrs	r3, r3, #8
 80011d4:	b25a      	sxtb	r2, r3
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	4313      	orrs	r3, r2
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 80011e2:	7bbb      	ldrb	r3, [r7, #14]
 80011e4:	f023 0320 	bic.w	r3, r3, #32
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 80011ec:	88fb      	ldrh	r3, [r7, #6]
 80011ee:	b2da      	uxtb	r2, r3
 80011f0:	7bbb      	ldrb	r3, [r7, #14]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80011f8:	f107 030f 	add.w	r3, r7, #15
 80011fc:	2201      	movs	r2, #1
 80011fe:	2130      	movs	r1, #48	; 0x30
 8001200:	4618      	mov	r0, r3
 8001202:	f000 fb7f 	bl	8001904 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001206:	f107 030e 	add.w	r3, r7, #14
 800120a:	2201      	movs	r2, #1
 800120c:	2122      	movs	r1, #34	; 0x22
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fb78 	bl	8001904 <GYRO_IO_Write>
}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001226:	f107 030f 	add.w	r3, r7, #15
 800122a:	2201      	movs	r2, #1
 800122c:	2122      	movs	r1, #34	; 0x22
 800122e:	4618      	mov	r0, r3
 8001230:	f000 fb9a 	bl	8001968 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d10a      	bne.n	8001250 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001240:	b2db      	uxtb	r3, r3
 8001242:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800124a:	b2db      	uxtb	r3, r3
 800124c:	73fb      	strb	r3, [r7, #15]
 800124e:	e00c      	b.n	800126a <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d109      	bne.n	800126a <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8001256:	7bfb      	ldrb	r3, [r7, #15]
 8001258:	f023 0308 	bic.w	r3, r3, #8
 800125c:	b2db      	uxtb	r3, r3
 800125e:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	f043 0308 	orr.w	r3, r3, #8
 8001266:	b2db      	uxtb	r3, r3
 8001268:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800126a:	f107 030f 	add.w	r3, r7, #15
 800126e:	2201      	movs	r2, #1
 8001270:	2122      	movs	r1, #34	; 0x22
 8001272:	4618      	mov	r0, r3
 8001274:	f000 fb46 	bl	8001904 <GYRO_IO_Write>
}
 8001278:	bf00      	nop
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800128a:	f107 030f 	add.w	r3, r7, #15
 800128e:	2201      	movs	r2, #1
 8001290:	2122      	movs	r1, #34	; 0x22
 8001292:	4618      	mov	r0, r3
 8001294:	f000 fb68 	bl	8001968 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d107      	bne.n	80012ae <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 80012a8:	7bfb      	ldrb	r3, [r7, #15]
 80012aa:	73fb      	strb	r3, [r7, #15]
 80012ac:	e009      	b.n	80012c2 <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d106      	bne.n	80012c2 <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
 80012b6:	f023 0308 	bic.w	r3, r3, #8
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 80012be:	7bfb      	ldrb	r3, [r7, #15]
 80012c0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80012c2:	f107 030f 	add.w	r3, r7, #15
 80012c6:	2201      	movs	r2, #1
 80012c8:	2122      	movs	r1, #34	; 0x22
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fb1a 	bl	8001904 <GYRO_IO_Write>
}
 80012d0:	bf00      	nop
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 80012e2:	f107 030f 	add.w	r3, r7, #15
 80012e6:	2201      	movs	r2, #1
 80012e8:	2121      	movs	r1, #33	; 0x21
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 fb3c 	bl	8001968 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 80012fa:	7bfa      	ldrb	r2, [r7, #15]
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	4313      	orrs	r3, r2
 8001300:	b2db      	uxtb	r3, r3
 8001302:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001304:	f107 030f 	add.w	r3, r7, #15
 8001308:	2201      	movs	r2, #1
 800130a:	2121      	movs	r1, #33	; 0x21
 800130c:	4618      	mov	r0, r3
 800130e:	f000 faf9 	bl	8001904 <GYRO_IO_Write>
}
 8001312:	bf00      	nop
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b084      	sub	sp, #16
 800131e:	af00      	add	r7, sp, #0
 8001320:	4603      	mov	r3, r0
 8001322:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001324:	f107 030f 	add.w	r3, r7, #15
 8001328:	2201      	movs	r2, #1
 800132a:	2124      	movs	r1, #36	; 0x24
 800132c:	4618      	mov	r0, r3
 800132e:	f000 fb1b 	bl	8001968 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	f023 0310 	bic.w	r3, r3, #16
 8001338:	b2db      	uxtb	r3, r3
 800133a:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 800133c:	7bfa      	ldrb	r2, [r7, #15]
 800133e:	79fb      	ldrb	r3, [r7, #7]
 8001340:	4313      	orrs	r3, r2
 8001342:	b2db      	uxtb	r3, r3
 8001344:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001346:	f107 030f 	add.w	r3, r7, #15
 800134a:	2201      	movs	r2, #1
 800134c:	2124      	movs	r1, #36	; 0x24
 800134e:	4618      	mov	r0, r3
 8001350:	f000 fad8 	bl	8001904 <GYRO_IO_Write>
}
 8001354:	bf00      	nop
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	; 0x28
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8001364:	f107 0318 	add.w	r3, r7, #24
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	809a      	strh	r2, [r3, #4]
  int16_t RawData[3] = {0};
 800136e:	f107 0310 	add.w	r3, r7, #16
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8001378:	2300      	movs	r3, #0
 800137a:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 800137c:	f04f 0300 	mov.w	r3, #0
 8001380:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8001382:	2300      	movs	r3, #0
 8001384:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8001386:	f107 030f 	add.w	r3, r7, #15
 800138a:	2201      	movs	r2, #1
 800138c:	2123      	movs	r1, #35	; 0x23
 800138e:	4618      	mov	r0, r3
 8001390:	f000 faea 	bl	8001968 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8001394:	f107 0318 	add.w	r3, r7, #24
 8001398:	2206      	movs	r2, #6
 800139a:	2128      	movs	r1, #40	; 0x28
 800139c:	4618      	mov	r0, r3
 800139e:	f000 fae3 	bl	8001968 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d126      	bne.n	80013fa <L3GD20_ReadXYZAngRate+0x9e>
  {
    for(i=0; i<3; i++)
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
 80013b0:	e01f      	b.n	80013f2 <L3GD20_ReadXYZAngRate+0x96>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 80013b2:	6a3b      	ldr	r3, [r7, #32]
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	3301      	adds	r3, #1
 80013b8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013bc:	4413      	add	r3, r2
 80013be:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	021b      	lsls	r3, r3, #8
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	6a3b      	ldr	r3, [r7, #32]
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80013d0:	440b      	add	r3, r1
 80013d2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	4413      	add	r3, r2
 80013da:	b29b      	uxth	r3, r3
 80013dc:	b21a      	sxth	r2, r3
 80013de:	6a3b      	ldr	r3, [r7, #32]
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80013e6:	440b      	add	r3, r1
 80013e8:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 80013ec:	6a3b      	ldr	r3, [r7, #32]
 80013ee:	3301      	adds	r3, #1
 80013f0:	623b      	str	r3, [r7, #32]
 80013f2:	6a3b      	ldr	r3, [r7, #32]
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	dddc      	ble.n	80013b2 <L3GD20_ReadXYZAngRate+0x56>
 80013f8:	e025      	b.n	8001446 <L3GD20_ReadXYZAngRate+0xea>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 80013fa:	2300      	movs	r3, #0
 80013fc:	623b      	str	r3, [r7, #32]
 80013fe:	e01f      	b.n	8001440 <L3GD20_ReadXYZAngRate+0xe4>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8001400:	6a3b      	ldr	r3, [r7, #32]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001408:	4413      	add	r3, r2
 800140a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800140e:	b29b      	uxth	r3, r3
 8001410:	021b      	lsls	r3, r3, #8
 8001412:	b29a      	uxth	r2, r3
 8001414:	6a3b      	ldr	r3, [r7, #32]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	3301      	adds	r3, #1
 800141a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800141e:	440b      	add	r3, r1
 8001420:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001424:	b29b      	uxth	r3, r3
 8001426:	4413      	add	r3, r2
 8001428:	b29b      	uxth	r3, r3
 800142a:	b21a      	sxth	r2, r3
 800142c:	6a3b      	ldr	r3, [r7, #32]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001434:	440b      	add	r3, r1
 8001436:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 800143a:	6a3b      	ldr	r3, [r7, #32]
 800143c:	3301      	adds	r3, #1
 800143e:	623b      	str	r3, [r7, #32]
 8001440:	6a3b      	ldr	r3, [r7, #32]
 8001442:	2b02      	cmp	r3, #2
 8001444:	dddc      	ble.n	8001400 <L3GD20_ReadXYZAngRate+0xa4>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8001446:	7bfb      	ldrb	r3, [r7, #15]
 8001448:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800144c:	2b10      	cmp	r3, #16
 800144e:	d006      	beq.n	800145e <L3GD20_ReadXYZAngRate+0x102>
 8001450:	2b20      	cmp	r3, #32
 8001452:	d007      	beq.n	8001464 <L3GD20_ReadXYZAngRate+0x108>
 8001454:	2b00      	cmp	r3, #0
 8001456:	d108      	bne.n	800146a <L3GD20_ReadXYZAngRate+0x10e>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8001458:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <L3GD20_ReadXYZAngRate+0x154>)
 800145a:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 800145c:	e005      	b.n	800146a <L3GD20_ReadXYZAngRate+0x10e>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 800145e:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <L3GD20_ReadXYZAngRate+0x158>)
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001462:	e002      	b.n	800146a <L3GD20_ReadXYZAngRate+0x10e>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8001464:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <L3GD20_ReadXYZAngRate+0x15c>)
 8001466:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001468:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
 800146e:	e017      	b.n	80014a0 <L3GD20_ReadXYZAngRate+0x144>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8001470:	6a3b      	ldr	r3, [r7, #32]
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	441a      	add	r2, r3
 8001478:	6a3b      	ldr	r3, [r7, #32]
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001480:	440b      	add	r3, r1
 8001482:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8001486:	ee07 3a90 	vmov	s15, r3
 800148a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800148e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001496:	edc2 7a00 	vstr	s15, [r2]
  for(i=0; i<3; i++)
 800149a:	6a3b      	ldr	r3, [r7, #32]
 800149c:	3301      	adds	r3, #1
 800149e:	623b      	str	r3, [r7, #32]
 80014a0:	6a3b      	ldr	r3, [r7, #32]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	dde4      	ble.n	8001470 <L3GD20_ReadXYZAngRate+0x114>
  }
}
 80014a6:	bf00      	nop
 80014a8:	3728      	adds	r7, #40	; 0x28
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	410c0000 	.word	0x410c0000
 80014b4:	418c0000 	.word	0x418c0000
 80014b8:	428c0000 	.word	0x428c0000

080014bc <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80014c0:	4819      	ldr	r0, [pc, #100]	; (8001528 <SPIx_Init+0x6c>)
 80014c2:	f004 fdcf 	bl	8006064 <HAL_SPI_GetState>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d12b      	bne.n	8001524 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80014cc:	4b16      	ldr	r3, [pc, #88]	; (8001528 <SPIx_Init+0x6c>)
 80014ce:	4a17      	ldr	r2, [pc, #92]	; (800152c <SPIx_Init+0x70>)
 80014d0:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80014d2:	4b15      	ldr	r3, [pc, #84]	; (8001528 <SPIx_Init+0x6c>)
 80014d4:	2218      	movs	r2, #24
 80014d6:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80014d8:	4b13      	ldr	r3, [pc, #76]	; (8001528 <SPIx_Init+0x6c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80014de:	4b12      	ldr	r3, [pc, #72]	; (8001528 <SPIx_Init+0x6c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80014e4:	4b10      	ldr	r3, [pc, #64]	; (8001528 <SPIx_Init+0x6c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80014ea:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <SPIx_Init+0x6c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80014f0:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <SPIx_Init+0x6c>)
 80014f2:	2207      	movs	r2, #7
 80014f4:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80014f6:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <SPIx_Init+0x6c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80014fc:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <SPIx_Init+0x6c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001502:	4b09      	ldr	r3, [pc, #36]	; (8001528 <SPIx_Init+0x6c>)
 8001504:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001508:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800150a:	4b07      	ldr	r3, [pc, #28]	; (8001528 <SPIx_Init+0x6c>)
 800150c:	2200      	movs	r2, #0
 800150e:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001510:	4b05      	ldr	r3, [pc, #20]	; (8001528 <SPIx_Init+0x6c>)
 8001512:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001516:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8001518:	4803      	ldr	r0, [pc, #12]	; (8001528 <SPIx_Init+0x6c>)
 800151a:	f000 f873 	bl	8001604 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800151e:	4802      	ldr	r0, [pc, #8]	; (8001528 <SPIx_Init+0x6c>)
 8001520:	f004 f93d 	bl	800579e <HAL_SPI_Init>
  } 
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000100 	.word	0x20000100
 800152c:	40015000 	.word	0x40015000

08001530 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800153a:	2300      	movs	r3, #0
 800153c:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	b29a      	uxth	r2, r3
 8001542:	4b09      	ldr	r3, [pc, #36]	; (8001568 <SPIx_Read+0x38>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f107 0108 	add.w	r1, r7, #8
 800154a:	4808      	ldr	r0, [pc, #32]	; (800156c <SPIx_Read+0x3c>)
 800154c:	f004 fae4 	bl	8005b18 <HAL_SPI_Receive>
 8001550:	4603      	mov	r3, r0
 8001552:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800155a:	f000 f847 	bl	80015ec <SPIx_Error>
  }
  
  return readvalue;
 800155e:	68bb      	ldr	r3, [r7, #8]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000074 	.word	0x20000074
 800156c:	20000100 	.word	0x20000100

08001570 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800157a:	2300      	movs	r3, #0
 800157c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 800157e:	4b09      	ldr	r3, [pc, #36]	; (80015a4 <SPIx_Write+0x34>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	1db9      	adds	r1, r7, #6
 8001584:	2201      	movs	r2, #1
 8001586:	4808      	ldr	r0, [pc, #32]	; (80015a8 <SPIx_Write+0x38>)
 8001588:	f004 f994 	bl	80058b4 <HAL_SPI_Transmit>
 800158c:	4603      	mov	r3, r0
 800158e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001590:	7bfb      	ldrb	r3, [r7, #15]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001596:	f000 f829 	bl	80015ec <SPIx_Error>
  }
}
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000074 	.word	0x20000074
 80015a8:	20000100 	.word	0x20000100

080015ac <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af02      	add	r7, sp, #8
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 80015ba:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <SPIx_WriteRead+0x38>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f107 020f 	add.w	r2, r7, #15
 80015c2:	1df9      	adds	r1, r7, #7
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2301      	movs	r3, #1
 80015c8:	4807      	ldr	r0, [pc, #28]	; (80015e8 <SPIx_WriteRead+0x3c>)
 80015ca:	f004 fbab 	bl	8005d24 <HAL_SPI_TransmitReceive>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 80015d4:	f000 f80a 	bl	80015ec <SPIx_Error>
  }
  
  return receivedbyte;
 80015d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000074 	.word	0x20000074
 80015e8:	20000100 	.word	0x20000100

080015ec <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80015f0:	4803      	ldr	r0, [pc, #12]	; (8001600 <SPIx_Error+0x14>)
 80015f2:	f004 f937 	bl	8005864 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80015f6:	f7ff ff61 	bl	80014bc <SPIx_Init>
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20000100 	.word	0x20000100

08001604 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08a      	sub	sp, #40	; 0x28
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 800160c:	2300      	movs	r3, #0
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	4a17      	ldr	r2, [pc, #92]	; (8001670 <SPIx_MspInit+0x6c>)
 8001612:	4b17      	ldr	r3, [pc, #92]	; (8001670 <SPIx_MspInit+0x6c>)
 8001614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001616:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800161a:	6453      	str	r3, [r2, #68]	; 0x44
 800161c:	4b14      	ldr	r3, [pc, #80]	; (8001670 <SPIx_MspInit+0x6c>)
 800161e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001620:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001624:	613b      	str	r3, [r7, #16]
 8001626:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001628:	2300      	movs	r3, #0
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	4a10      	ldr	r2, [pc, #64]	; (8001670 <SPIx_MspInit+0x6c>)
 800162e:	4b10      	ldr	r3, [pc, #64]	; (8001670 <SPIx_MspInit+0x6c>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	f043 0320 	orr.w	r3, r3, #32
 8001636:	6313      	str	r3, [r2, #48]	; 0x30
 8001638:	4b0d      	ldr	r3, [pc, #52]	; (8001670 <SPIx_MspInit+0x6c>)
 800163a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163c:	f003 0320 	and.w	r3, r3, #32
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001644:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001648:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800164a:	2302      	movs	r3, #2
 800164c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800164e:	2302      	movs	r3, #2
 8001650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001652:	2301      	movs	r3, #1
 8001654:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001656:	2305      	movs	r3, #5
 8001658:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800165a:	f107 0314 	add.w	r3, r7, #20
 800165e:	4619      	mov	r1, r3
 8001660:	4804      	ldr	r0, [pc, #16]	; (8001674 <SPIx_MspInit+0x70>)
 8001662:	f002 f99f 	bl	80039a4 <HAL_GPIO_Init>
}
 8001666:	bf00      	nop
 8001668:	3728      	adds	r7, #40	; 0x28
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40023800 	.word	0x40023800
 8001674:	40021400 	.word	0x40021400

08001678 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 800167e:	4b36      	ldr	r3, [pc, #216]	; (8001758 <LCD_IO_Init+0xe0>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d164      	bne.n	8001750 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8001686:	4b34      	ldr	r3, [pc, #208]	; (8001758 <LCD_IO_Init+0xe0>)
 8001688:	2201      	movs	r2, #1
 800168a:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 800168c:	2300      	movs	r3, #0
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	4a32      	ldr	r2, [pc, #200]	; (800175c <LCD_IO_Init+0xe4>)
 8001692:	4b32      	ldr	r3, [pc, #200]	; (800175c <LCD_IO_Init+0xe4>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	f043 0308 	orr.w	r3, r3, #8
 800169a:	6313      	str	r3, [r2, #48]	; 0x30
 800169c:	4b2f      	ldr	r3, [pc, #188]	; (800175c <LCD_IO_Init+0xe4>)
 800169e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a0:	f003 0308 	and.w	r3, r3, #8
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80016a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80016ae:	2301      	movs	r3, #1
 80016b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80016b6:	2302      	movs	r3, #2
 80016b8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80016ba:	f107 030c 	add.w	r3, r7, #12
 80016be:	4619      	mov	r1, r3
 80016c0:	4827      	ldr	r0, [pc, #156]	; (8001760 <LCD_IO_Init+0xe8>)
 80016c2:	f002 f96f 	bl	80039a4 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	4a24      	ldr	r2, [pc, #144]	; (800175c <LCD_IO_Init+0xe4>)
 80016cc:	4b23      	ldr	r3, [pc, #140]	; (800175c <LCD_IO_Init+0xe4>)
 80016ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d0:	f043 0308 	orr.w	r3, r3, #8
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b21      	ldr	r3, [pc, #132]	; (800175c <LCD_IO_Init+0xe4>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0308 	and.w	r3, r3, #8
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80016e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80016e8:	2301      	movs	r3, #1
 80016ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80016f0:	2302      	movs	r3, #2
 80016f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	4619      	mov	r1, r3
 80016fa:	4819      	ldr	r0, [pc, #100]	; (8001760 <LCD_IO_Init+0xe8>)
 80016fc:	f002 f952 	bl	80039a4 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001700:	2300      	movs	r3, #0
 8001702:	603b      	str	r3, [r7, #0]
 8001704:	4a15      	ldr	r2, [pc, #84]	; (800175c <LCD_IO_Init+0xe4>)
 8001706:	4b15      	ldr	r3, [pc, #84]	; (800175c <LCD_IO_Init+0xe4>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	f043 0304 	orr.w	r3, r3, #4
 800170e:	6313      	str	r3, [r2, #48]	; 0x30
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <LCD_IO_Init+0xe4>)
 8001712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	603b      	str	r3, [r7, #0]
 800171a:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800171c:	2304      	movs	r3, #4
 800171e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001720:	2301      	movs	r3, #1
 8001722:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001728:	2302      	movs	r3, #2
 800172a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	4619      	mov	r1, r3
 8001732:	480c      	ldr	r0, [pc, #48]	; (8001764 <LCD_IO_Init+0xec>)
 8001734:	f002 f936 	bl	80039a4 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001738:	2200      	movs	r2, #0
 800173a:	2104      	movs	r1, #4
 800173c:	4809      	ldr	r0, [pc, #36]	; (8001764 <LCD_IO_Init+0xec>)
 800173e:	f002 fbff 	bl	8003f40 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001742:	2201      	movs	r2, #1
 8001744:	2104      	movs	r1, #4
 8001746:	4807      	ldr	r0, [pc, #28]	; (8001764 <LCD_IO_Init+0xec>)
 8001748:	f002 fbfa 	bl	8003f40 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 800174c:	f7ff feb6 	bl	80014bc <SPIx_Init>
  }
}
 8001750:	bf00      	nop
 8001752:	3720      	adds	r7, #32
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20000158 	.word	0x20000158
 800175c:	40023800 	.word	0x40023800
 8001760:	40020c00 	.word	0x40020c00
 8001764:	40020800 	.word	0x40020800

08001768 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001772:	2201      	movs	r2, #1
 8001774:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001778:	480a      	ldr	r0, [pc, #40]	; (80017a4 <LCD_IO_WriteData+0x3c>)
 800177a:	f002 fbe1 	bl	8003f40 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 800177e:	2200      	movs	r2, #0
 8001780:	2104      	movs	r1, #4
 8001782:	4809      	ldr	r0, [pc, #36]	; (80017a8 <LCD_IO_WriteData+0x40>)
 8001784:	f002 fbdc 	bl	8003f40 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001788:	88fb      	ldrh	r3, [r7, #6]
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff fef0 	bl	8001570 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001790:	2201      	movs	r2, #1
 8001792:	2104      	movs	r1, #4
 8001794:	4804      	ldr	r0, [pc, #16]	; (80017a8 <LCD_IO_WriteData+0x40>)
 8001796:	f002 fbd3 	bl	8003f40 <HAL_GPIO_WritePin>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40020c00 	.word	0x40020c00
 80017a8:	40020800 	.word	0x40020800

080017ac <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80017b6:	2200      	movs	r2, #0
 80017b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017bc:	480a      	ldr	r0, [pc, #40]	; (80017e8 <LCD_IO_WriteReg+0x3c>)
 80017be:	f002 fbbf 	bl	8003f40 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80017c2:	2200      	movs	r2, #0
 80017c4:	2104      	movs	r1, #4
 80017c6:	4809      	ldr	r0, [pc, #36]	; (80017ec <LCD_IO_WriteReg+0x40>)
 80017c8:	f002 fbba 	bl	8003f40 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fecd 	bl	8001570 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80017d6:	2201      	movs	r2, #1
 80017d8:	2104      	movs	r1, #4
 80017da:	4804      	ldr	r0, [pc, #16]	; (80017ec <LCD_IO_WriteReg+0x40>)
 80017dc:	f002 fbb0 	bl	8003f40 <HAL_GPIO_WritePin>
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40020c00 	.word	0x40020c00
 80017ec:	40020800 	.word	0x40020800

080017f0 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	460a      	mov	r2, r1
 80017fa:	80fb      	strh	r3, [r7, #6]
 80017fc:	4613      	mov	r3, r2
 80017fe:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8001804:	2200      	movs	r2, #0
 8001806:	2104      	movs	r1, #4
 8001808:	4810      	ldr	r0, [pc, #64]	; (800184c <LCD_IO_ReadData+0x5c>)
 800180a:	f002 fb99 	bl	8003f40 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800180e:	2200      	movs	r2, #0
 8001810:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001814:	480e      	ldr	r0, [pc, #56]	; (8001850 <LCD_IO_ReadData+0x60>)
 8001816:	f002 fb93 	bl	8003f40 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fea7 	bl	8001570 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8001822:	797b      	ldrb	r3, [r7, #5]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fe83 	bl	8001530 <SPIx_Read>
 800182a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800182c:	2201      	movs	r2, #1
 800182e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001832:	4807      	ldr	r0, [pc, #28]	; (8001850 <LCD_IO_ReadData+0x60>)
 8001834:	f002 fb84 	bl	8003f40 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001838:	2201      	movs	r2, #1
 800183a:	2104      	movs	r1, #4
 800183c:	4803      	ldr	r0, [pc, #12]	; (800184c <LCD_IO_ReadData+0x5c>)
 800183e:	f002 fb7f 	bl	8003f40 <HAL_GPIO_WritePin>
  
  return readvalue;
 8001842:	68fb      	ldr	r3, [r7, #12]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40020800 	.word	0x40020800
 8001850:	40020c00 	.word	0x40020c00

08001854 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f001 fa29 	bl	8002cb4 <HAL_Delay>
  //wait_ms(Delay);
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
	...

0800186c <GYRO_IO_Init>:

/**
  * @brief  Configures the Gyroscope SPI interface.
  */
void GYRO_IO_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8001872:	2300      	movs	r3, #0
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	4a20      	ldr	r2, [pc, #128]	; (80018f8 <GYRO_IO_Init+0x8c>)
 8001878:	4b1f      	ldr	r3, [pc, #124]	; (80018f8 <GYRO_IO_Init+0x8c>)
 800187a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187c:	f043 0304 	orr.w	r3, r3, #4
 8001880:	6313      	str	r3, [r2, #48]	; 0x30
 8001882:	4b1d      	ldr	r3, [pc, #116]	; (80018f8 <GYRO_IO_Init+0x8c>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	f003 0304 	and.w	r3, r3, #4
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 800188e:	2302      	movs	r3, #2
 8001890:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001892:	2301      	movs	r3, #1
 8001894:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 800189a:	2301      	movs	r3, #1
 800189c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 800189e:	f107 030c 	add.w	r3, r7, #12
 80018a2:	4619      	mov	r1, r3
 80018a4:	4815      	ldr	r0, [pc, #84]	; (80018fc <GYRO_IO_Init+0x90>)
 80018a6:	f002 f87d 	bl	80039a4 <HAL_GPIO_Init>
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
 80018aa:	2201      	movs	r2, #1
 80018ac:	2102      	movs	r1, #2
 80018ae:	4813      	ldr	r0, [pc, #76]	; (80018fc <GYRO_IO_Init+0x90>)
 80018b0:	f002 fb46 	bl	8003f40 <HAL_GPIO_WritePin>
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 80018b4:	2300      	movs	r3, #0
 80018b6:	607b      	str	r3, [r7, #4]
 80018b8:	4a0f      	ldr	r2, [pc, #60]	; (80018f8 <GYRO_IO_Init+0x8c>)
 80018ba:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <GYRO_IO_Init+0x8c>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f043 0301 	orr.w	r3, r3, #1
 80018c2:	6313      	str	r3, [r2, #48]	; 0x30
 80018c4:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <GYRO_IO_Init+0x8c>)
 80018c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	607b      	str	r3, [r7, #4]
 80018ce:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 80018d0:	2306      	movs	r3, #6
 80018d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80018d4:	2300      	movs	r3, #0
 80018d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80018d8:	2302      	movs	r3, #2
 80018da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 80018e0:	f107 030c 	add.w	r3, r7, #12
 80018e4:	4619      	mov	r1, r3
 80018e6:	4806      	ldr	r0, [pc, #24]	; (8001900 <GYRO_IO_Init+0x94>)
 80018e8:	f002 f85c 	bl	80039a4 <HAL_GPIO_Init>

  SPIx_Init();
 80018ec:	f7ff fde6 	bl	80014bc <SPIx_Init>
}
 80018f0:	bf00      	nop
 80018f2:	3720      	adds	r7, #32
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40020800 	.word	0x40020800
 8001900:	40020000 	.word	0x40020000

08001904 <GYRO_IO_Write>:
  * @param  pBuffer: Pointer to the buffer containing the data to be written to the Gyroscope.
  * @param  WriteAddr: Gyroscope's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	70fb      	strb	r3, [r7, #3]
 8001910:	4613      	mov	r3, r2
 8001912:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8001914:	883b      	ldrh	r3, [r7, #0]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d903      	bls.n	8001922 <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 800191a:	78fb      	ldrb	r3, [r7, #3]
 800191c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001920:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8001922:	2200      	movs	r2, #0
 8001924:	2102      	movs	r1, #2
 8001926:	480f      	ldr	r0, [pc, #60]	; (8001964 <GYRO_IO_Write+0x60>)
 8001928:	f002 fb0a 	bl	8003f40 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fe3c 	bl	80015ac <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8001934:	e00a      	b.n	800194c <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fe36 	bl	80015ac <SPIx_WriteRead>
    NumByteToWrite--;
 8001940:	883b      	ldrh	r3, [r7, #0]
 8001942:	3b01      	subs	r3, #1
 8001944:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	3301      	adds	r3, #1
 800194a:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 800194c:	883b      	ldrh	r3, [r7, #0]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1f1      	bne.n	8001936 <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8001952:	2201      	movs	r2, #1
 8001954:	2102      	movs	r1, #2
 8001956:	4803      	ldr	r0, [pc, #12]	; (8001964 <GYRO_IO_Write+0x60>)
 8001958:	f002 faf2 	bl	8003f40 <HAL_GPIO_WritePin>
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40020800 	.word	0x40020800

08001968 <GYRO_IO_Read>:
  * @param  pBuffer: Pointer to the buffer that receives the data read from the Gyroscope.
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	460b      	mov	r3, r1
 8001972:	70fb      	strb	r3, [r7, #3]
 8001974:	4613      	mov	r3, r2
 8001976:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8001978:	883b      	ldrh	r3, [r7, #0]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d904      	bls.n	8001988 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 800197e:	78fb      	ldrb	r3, [r7, #3]
 8001980:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001984:	70fb      	strb	r3, [r7, #3]
 8001986:	e003      	b.n	8001990 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8001988:	78fb      	ldrb	r3, [r7, #3]
 800198a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800198e:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8001990:	2200      	movs	r2, #0
 8001992:	2102      	movs	r1, #2
 8001994:	4810      	ldr	r0, [pc, #64]	; (80019d8 <GYRO_IO_Read+0x70>)
 8001996:	f002 fad3 	bl	8003f40 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 800199a:	78fb      	ldrb	r3, [r7, #3]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fe05 	bl	80015ac <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 80019a2:	e00c      	b.n	80019be <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to Gyroscope (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 80019a4:	2000      	movs	r0, #0
 80019a6:	f7ff fe01 	bl	80015ac <SPIx_WriteRead>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461a      	mov	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 80019b2:	883b      	ldrh	r3, [r7, #0]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3301      	adds	r3, #1
 80019bc:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 80019be:	883b      	ldrh	r3, [r7, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1ef      	bne.n	80019a4 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80019c4:	2201      	movs	r2, #1
 80019c6:	2102      	movs	r1, #2
 80019c8:	4803      	ldr	r0, [pc, #12]	; (80019d8 <GYRO_IO_Read+0x70>)
 80019ca:	f002 fab9 	bl	8003f40 <HAL_GPIO_WritePin>
}  
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40020800 	.word	0x40020800

080019dc <BSP_GYRO_Init>:
/**
  * @brief  Set Gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80019e6:	2300      	movs	r3, #0
 80019e8:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure={0,0};
 80019ea:	2300      	movs	r3, #0
 80019ec:	703b      	strb	r3, [r7, #0]
 80019ee:	2300      	movs	r3, #0
 80019f0:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 80019f2:	4b2d      	ldr	r3, [pc, #180]	; (8001aa8 <BSP_GYRO_Init+0xcc>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	4798      	blx	r3
 80019f8:	4603      	mov	r3, r0
 80019fa:	2bd4      	cmp	r3, #212	; 0xd4
 80019fc:	d005      	beq.n	8001a0a <BSP_GYRO_Init+0x2e>
 80019fe:	4b2a      	ldr	r3, [pc, #168]	; (8001aa8 <BSP_GYRO_Init+0xcc>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	4798      	blx	r3
 8001a04:	4603      	mov	r3, r0
 8001a06:	2bd5      	cmp	r3, #213	; 0xd5
 8001a08:	d146      	bne.n	8001a98 <BSP_GYRO_Init+0xbc>
  {	
    /* Initialize the Gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8001a0a:	4b28      	ldr	r3, [pc, #160]	; (8001aac <BSP_GYRO_Init+0xd0>)
 8001a0c:	4a26      	ldr	r2, [pc, #152]	; (8001aa8 <BSP_GYRO_Init+0xcc>)
 8001a0e:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the Gyroscope structure */
    L3GD20_InitStructure.Power_Mode = L3GD20_MODE_ACTIVE;
 8001a10:	2308      	movs	r3, #8
 8001a12:	713b      	strb	r3, [r7, #4]
    L3GD20_InitStructure.Output_DataRate = L3GD20_OUTPUT_DATARATE_1;
 8001a14:	2300      	movs	r3, #0
 8001a16:	717b      	strb	r3, [r7, #5]
    L3GD20_InitStructure.Axes_Enable = L3GD20_AXES_ENABLE;
 8001a18:	2307      	movs	r3, #7
 8001a1a:	71bb      	strb	r3, [r7, #6]
    L3GD20_InitStructure.Band_Width = L3GD20_BANDWIDTH_4;
 8001a1c:	2330      	movs	r3, #48	; 0x30
 8001a1e:	71fb      	strb	r3, [r7, #7]
    L3GD20_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8001a20:	2300      	movs	r3, #0
 8001a22:	723b      	strb	r3, [r7, #8]
    L3GD20_InitStructure.Endianness = L3GD20_BLE_LSB;
 8001a24:	2300      	movs	r3, #0
 8001a26:	727b      	strb	r3, [r7, #9]
    L3GD20_InitStructure.Full_Scale = L3GD20_FULLSCALE_500;
 8001a28:	2310      	movs	r3, #16
 8001a2a:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8001a2c:	793a      	ldrb	r2, [r7, #4]
 8001a2e:	797b      	ldrb	r3, [r7, #5]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	b2da      	uxtb	r2, r3
                       L3GD20_InitStructure.Axes_Enable | L3GD20_InitStructure.Band_Width);
 8001a34:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8001a36:	4313      	orrs	r3, r2
 8001a38:	b2da      	uxtb	r2, r3
                       L3GD20_InitStructure.Axes_Enable | L3GD20_InitStructure.Band_Width);
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
 8001a42:	7a3a      	ldrb	r2, [r7, #8]
 8001a44:	7a7b      	ldrb	r3, [r7, #9]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	b2da      	uxtb	r2, r3
                         L3GD20_InitStructure.Full_Scale) << 8);
 8001a4a:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	89bb      	ldrh	r3, [r7, #12]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure the Gyroscope main parameters */	 
    GyroscopeDrv->Init(ctrl);
 8001a5c:	4b13      	ldr	r3, [pc, #76]	; (8001aac <BSP_GYRO_Init+0xd0>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	89ba      	ldrh	r2, [r7, #12]
 8001a64:	4610      	mov	r0, r2
 8001a66:	4798      	blx	r3

    L3GD20_FilterStructure.HighPassFilter_Mode_Selection = L3GD20_HPM_NORMAL_MODE_RES;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	703b      	strb	r3, [r7, #0]
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((L3GD20_FilterStructure.HighPassFilter_Mode_Selection |\
 8001a70:	783a      	ldrb	r2, [r7, #0]
                       L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency));
 8001a72:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((L3GD20_FilterStructure.HighPassFilter_Mode_Selection |\
 8001a74:	4313      	orrs	r3, r2
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	81bb      	strh	r3, [r7, #12]

    /* Configure the Gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <BSP_GYRO_Init+0xd0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a80:	89ba      	ldrh	r2, [r7, #12]
 8001a82:	b2d2      	uxtb	r2, r2
 8001a84:	4610      	mov	r0, r2
 8001a86:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8001a88:	4b08      	ldr	r3, [pc, #32]	; (8001aac <BSP_GYRO_Init+0xd0>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a8e:	2010      	movs	r0, #16
 8001a90:	4798      	blx	r3

    ret = GYRO_OK;
 8001a92:	2300      	movs	r3, #0
 8001a94:	73fb      	strb	r3, [r7, #15]
 8001a96:	e001      	b.n	8001a9c <BSP_GYRO_Init+0xc0>
  }
  else
  {
    ret = GYRO_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	20000038 	.word	0x20000038
 8001aac:	2000015c 	.word	0x2000015c

08001ab0 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8001ab4:	4b2d      	ldr	r3, [pc, #180]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001ab6:	4a2e      	ldr	r2, [pc, #184]	; (8001b70 <BSP_LCD_Init+0xc0>)
 8001ab8:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8001aba:	4b2c      	ldr	r3, [pc, #176]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001abc:	2209      	movs	r2, #9
 8001abe:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8001ac0:	4b2a      	ldr	r3, [pc, #168]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8001ac6:	4b29      	ldr	r3, [pc, #164]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001ac8:	221d      	movs	r2, #29
 8001aca:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8001acc:	4b27      	ldr	r3, [pc, #156]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001ace:	2203      	movs	r2, #3
 8001ad0:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8001ad2:	4b26      	ldr	r3, [pc, #152]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001ad4:	f240 120d 	movw	r2, #269	; 0x10d
 8001ad8:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8001ada:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001adc:	f240 1243 	movw	r2, #323	; 0x143
 8001ae0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8001ae2:	4b22      	ldr	r3, [pc, #136]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001ae4:	f240 1217 	movw	r2, #279	; 0x117
 8001ae8:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8001aea:	4b20      	ldr	r3, [pc, #128]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001aec:	f240 1247 	movw	r2, #327	; 0x147
 8001af0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8001af2:	4b1e      	ldr	r3, [pc, #120]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8001afa:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8001b02:	4b1a      	ldr	r3, [pc, #104]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001b0a:	4b1a      	ldr	r3, [pc, #104]	; (8001b74 <BSP_LCD_Init+0xc4>)
 8001b0c:	2208      	movs	r2, #8
 8001b0e:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001b10:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <BSP_LCD_Init+0xc4>)
 8001b12:	22c0      	movs	r2, #192	; 0xc0
 8001b14:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001b16:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <BSP_LCD_Init+0xc4>)
 8001b18:	2204      	movs	r2, #4
 8001b1a:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001b1c:	4b15      	ldr	r3, [pc, #84]	; (8001b74 <BSP_LCD_Init+0xc4>)
 8001b1e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b22:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8001b24:	4813      	ldr	r0, [pc, #76]	; (8001b74 <BSP_LCD_Init+0xc4>)
 8001b26:	f003 fc17 	bl	8005358 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001b2a:	4b10      	ldr	r3, [pc, #64]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001b30:	4b0e      	ldr	r3, [pc, #56]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001b36:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8001b42:	f000 fc79 	bl	8002438 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8001b46:	4809      	ldr	r0, [pc, #36]	; (8001b6c <BSP_LCD_Init+0xbc>)
 8001b48:	f002 fbb8 	bl	80042bc <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8001b4c:	4b0a      	ldr	r3, [pc, #40]	; (8001b78 <BSP_LCD_Init+0xc8>)
 8001b4e:	4a0b      	ldr	r2, [pc, #44]	; (8001b7c <BSP_LCD_Init+0xcc>)
 8001b50:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8001b52:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <BSP_LCD_Init+0xc8>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8001b5a:	f000 fe9f 	bl	800289c <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001b5e:	4808      	ldr	r0, [pc, #32]	; (8001b80 <BSP_LCD_Init+0xd0>)
 8001b60:	f000 f8b4 	bl	8001ccc <BSP_LCD_SetFont>

  return LCD_OK;
 8001b64:	2300      	movs	r3, #0
}  
 8001b66:	4618      	mov	r0, r3
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200002c0 	.word	0x200002c0
 8001b70:	40016800 	.word	0x40016800
 8001b74:	200001a0 	.word	0x200001a0
 8001b78:	20000368 	.word	0x20000368
 8001b7c:	20000000 	.word	0x20000000
 8001b80:	2000006c 	.word	0x2000006c

08001b84 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <BSP_LCD_GetXSize+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8e:	4798      	blx	r3
 8001b90:	4603      	mov	r3, r0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000368 	.word	0x20000368

08001b9c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8001ba0:	4b03      	ldr	r3, [pc, #12]	; (8001bb0 <BSP_LCD_GetYSize+0x14>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba6:	4798      	blx	r3
 8001ba8:	4603      	mov	r3, r0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000368 	.word	0x20000368

08001bb4 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b090      	sub	sp, #64	; 0x40
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	6039      	str	r1, [r7, #0]
 8001bbe:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001bc4:	f7ff ffde 	bl	8001b84 <BSP_LCD_GetXSize>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001bd0:	f7ff ffe4 	bl	8001b9c <BSP_LCD_GetYSize>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001be0:	23ff      	movs	r3, #255	; 0xff
 8001be2:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8001be8:	2300      	movs	r3, #0
 8001bea:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001bfa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001c00:	2307      	movs	r3, #7
 8001c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001c04:	f7ff ffbe 	bl	8001b84 <BSP_LCD_GetXSize>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001c0c:	f7ff ffc6 	bl	8001b9c <BSP_LCD_GetYSize>
 8001c10:	4603      	mov	r3, r0
 8001c12:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8001c14:	88fa      	ldrh	r2, [r7, #6]
 8001c16:	f107 030c 	add.w	r3, r7, #12
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4814      	ldr	r0, [pc, #80]	; (8001c70 <BSP_LCD_LayerDefaultInit+0xbc>)
 8001c1e:	f002 fcdf 	bl	80045e0 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001c22:	88fa      	ldrh	r2, [r7, #6]
 8001c24:	4913      	ldr	r1, [pc, #76]	; (8001c74 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001c26:	4613      	mov	r3, r2
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	4413      	add	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	440b      	add	r3, r1
 8001c30:	3304      	adds	r3, #4
 8001c32:	f04f 32ff 	mov.w	r2, #4294967295
 8001c36:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001c38:	88fa      	ldrh	r2, [r7, #6]
 8001c3a:	490e      	ldr	r1, [pc, #56]	; (8001c74 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4413      	add	r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	440b      	add	r3, r1
 8001c46:	3308      	adds	r3, #8
 8001c48:	4a0b      	ldr	r2, [pc, #44]	; (8001c78 <BSP_LCD_LayerDefaultInit+0xc4>)
 8001c4a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8001c4c:	88fa      	ldrh	r2, [r7, #6]
 8001c4e:	4909      	ldr	r1, [pc, #36]	; (8001c74 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001c50:	4613      	mov	r3, r2
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	4413      	add	r3, r2
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	440b      	add	r3, r1
 8001c5a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8001c5e:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8001c60:	4803      	ldr	r0, [pc, #12]	; (8001c70 <BSP_LCD_LayerDefaultInit+0xbc>)
 8001c62:	f002 fcfb 	bl	800465c <HAL_LTDC_EnableDither>
}
 8001c66:	bf00      	nop
 8001c68:	3740      	adds	r7, #64	; 0x40
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200002c0 	.word	0x200002c0
 8001c74:	200001d4 	.word	0x200001d4
 8001c78:	2000006c 	.word	0x2000006c

08001c7c <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8001c84:	4a04      	ldr	r2, [pc, #16]	; (8001c98 <BSP_LCD_SelectLayer+0x1c>)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6013      	str	r3, [r2, #0]
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	200001d0 	.word	0x200001d0

08001c9c <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001ca4:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <BSP_LCD_SetTextColor+0x28>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4907      	ldr	r1, [pc, #28]	; (8001cc8 <BSP_LCD_SetTextColor+0x2c>)
 8001caa:	4613      	mov	r3, r2
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	4413      	add	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	601a      	str	r2, [r3, #0]
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr
 8001cc4:	200001d0 	.word	0x200001d0
 8001cc8:	200001d4 	.word	0x200001d4

08001ccc <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8001cd4:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <BSP_LCD_SetFont+0x2c>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4908      	ldr	r1, [pc, #32]	; (8001cfc <BSP_LCD_SetFont+0x30>)
 8001cda:	4613      	mov	r3, r2
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	4413      	add	r3, r2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	440b      	add	r3, r1
 8001ce4:	3308      	adds	r3, #8
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	601a      	str	r2, [r3, #0]
}
 8001cea:	bf00      	nop
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	200001d0 	.word	0x200001d0
 8001cfc:	200001d4 	.word	0x200001d4

08001d00 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8001d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af02      	add	r7, sp, #8
 8001d06:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001d08:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <BSP_LCD_Clear+0x48>)
 8001d0a:	681c      	ldr	r4, [r3, #0]
 8001d0c:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <BSP_LCD_Clear+0x48>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0e      	ldr	r2, [pc, #56]	; (8001d4c <BSP_LCD_Clear+0x4c>)
 8001d12:	2134      	movs	r1, #52	; 0x34
 8001d14:	fb01 f303 	mul.w	r3, r1, r3
 8001d18:	4413      	add	r3, r2
 8001d1a:	335c      	adds	r3, #92	; 0x5c
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	461d      	mov	r5, r3
 8001d20:	f7ff ff30 	bl	8001b84 <BSP_LCD_GetXSize>
 8001d24:	4606      	mov	r6, r0
 8001d26:	f7ff ff39 	bl	8001b9c <BSP_LCD_GetYSize>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	9301      	str	r3, [sp, #4]
 8001d30:	2300      	movs	r3, #0
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	4613      	mov	r3, r2
 8001d36:	4632      	mov	r2, r6
 8001d38:	4629      	mov	r1, r5
 8001d3a:	4620      	mov	r0, r4
 8001d3c:	f000 fd32 	bl	80027a4 <FillBuffer>
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d48:	200001d0 	.word	0x200001d0
 8001d4c:	200002c0 	.word	0x200002c0

08001d50 <BSP_LCD_ClearStringLine>:
/**
  * @brief  Clears the selected line.
  * @param  Line: the line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
 8001d50:	b590      	push	{r4, r7, lr}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t colorbackup = DrawProp[ActiveLayer].TextColor;
 8001d58:	4b2d      	ldr	r3, [pc, #180]	; (8001e10 <BSP_LCD_ClearStringLine+0xc0>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	492d      	ldr	r1, [pc, #180]	; (8001e14 <BSP_LCD_ClearStringLine+0xc4>)
 8001d5e:	4613      	mov	r3, r2
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	4413      	add	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	440b      	add	r3, r1
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	60fb      	str	r3, [r7, #12]
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;
 8001d6c:	4b28      	ldr	r3, [pc, #160]	; (8001e10 <BSP_LCD_ClearStringLine+0xc0>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	4b27      	ldr	r3, [pc, #156]	; (8001e10 <BSP_LCD_ClearStringLine+0xc0>)
 8001d72:	6819      	ldr	r1, [r3, #0]
 8001d74:	4827      	ldr	r0, [pc, #156]	; (8001e14 <BSP_LCD_ClearStringLine+0xc4>)
 8001d76:	460b      	mov	r3, r1
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	440b      	add	r3, r1
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4403      	add	r3, r0
 8001d80:	3304      	adds	r3, #4
 8001d82:	6819      	ldr	r1, [r3, #0]
 8001d84:	4823      	ldr	r0, [pc, #140]	; (8001e14 <BSP_LCD_ClearStringLine+0xc4>)
 8001d86:	4613      	mov	r3, r2
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	4413      	add	r3, r2
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	4403      	add	r3, r0
 8001d90:	6019      	str	r1, [r3, #0]

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 8001d92:	4b1f      	ldr	r3, [pc, #124]	; (8001e10 <BSP_LCD_ClearStringLine+0xc0>)
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	491f      	ldr	r1, [pc, #124]	; (8001e14 <BSP_LCD_ClearStringLine+0xc4>)
 8001d98:	4613      	mov	r3, r2
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	4413      	add	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	3308      	adds	r3, #8
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	88da      	ldrh	r2, [r3, #6]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	fb12 f303 	smulbb	r3, r2, r3
 8001db0:	b29c      	uxth	r4, r3
 8001db2:	f7ff fee7 	bl	8001b84 <BSP_LCD_GetXSize>
 8001db6:	4603      	mov	r3, r0
 8001db8:	b298      	uxth	r0, r3
 8001dba:	4b15      	ldr	r3, [pc, #84]	; (8001e10 <BSP_LCD_ClearStringLine+0xc0>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	4915      	ldr	r1, [pc, #84]	; (8001e14 <BSP_LCD_ClearStringLine+0xc4>)
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	4413      	add	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	440b      	add	r3, r1
 8001dca:	3308      	adds	r3, #8
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	88db      	ldrh	r3, [r3, #6]
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	4621      	mov	r1, r4
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f000 fa25 	bl	8002224 <BSP_LCD_FillRect>
  
  DrawProp[ActiveLayer].TextColor = colorbackup;
 8001dda:	4b0d      	ldr	r3, [pc, #52]	; (8001e10 <BSP_LCD_ClearStringLine+0xc0>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	490d      	ldr	r1, [pc, #52]	; (8001e14 <BSP_LCD_ClearStringLine+0xc4>)
 8001de0:	4613      	mov	r3, r2
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	4413      	add	r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	440b      	add	r3, r1
 8001dea:	68fa      	ldr	r2, [r7, #12]
 8001dec:	601a      	str	r2, [r3, #0]
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);  
 8001dee:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <BSP_LCD_ClearStringLine+0xc0>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	4908      	ldr	r1, [pc, #32]	; (8001e14 <BSP_LCD_ClearStringLine+0xc4>)
 8001df4:	4613      	mov	r3, r2
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	4413      	add	r3, r2
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	440b      	add	r3, r1
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff4b 	bl	8001c9c <BSP_LCD_SetTextColor>
}
 8001e06:	bf00      	nop
 8001e08:	3714      	adds	r7, #20
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd90      	pop	{r4, r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	200001d0 	.word	0x200001d0
 8001e14:	200001d4 	.word	0x200001d4

08001e18 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001e18:	b590      	push	{r4, r7, lr}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	80fb      	strh	r3, [r7, #6]
 8001e22:	460b      	mov	r3, r1
 8001e24:	80bb      	strh	r3, [r7, #4]
 8001e26:	4613      	mov	r3, r2
 8001e28:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001e2a:	4b1b      	ldr	r3, [pc, #108]	; (8001e98 <BSP_LCD_DisplayChar+0x80>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	491b      	ldr	r1, [pc, #108]	; (8001e9c <BSP_LCD_DisplayChar+0x84>)
 8001e30:	4613      	mov	r3, r2
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	4413      	add	r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	440b      	add	r3, r1
 8001e3a:	3308      	adds	r3, #8
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6819      	ldr	r1, [r3, #0]
 8001e40:	78fb      	ldrb	r3, [r7, #3]
 8001e42:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001e46:	4b14      	ldr	r3, [pc, #80]	; (8001e98 <BSP_LCD_DisplayChar+0x80>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	4c14      	ldr	r4, [pc, #80]	; (8001e9c <BSP_LCD_DisplayChar+0x84>)
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4413      	add	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4423      	add	r3, r4
 8001e56:	3308      	adds	r3, #8
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001e5c:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001e60:	4b0d      	ldr	r3, [pc, #52]	; (8001e98 <BSP_LCD_DisplayChar+0x80>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	4c0d      	ldr	r4, [pc, #52]	; (8001e9c <BSP_LCD_DisplayChar+0x84>)
 8001e66:	4613      	mov	r3, r2
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	4413      	add	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4423      	add	r3, r4
 8001e70:	3308      	adds	r3, #8
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	889b      	ldrh	r3, [r3, #4]
 8001e76:	3307      	adds	r3, #7
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	da00      	bge.n	8001e7e <BSP_LCD_DisplayChar+0x66>
 8001e7c:	3307      	adds	r3, #7
 8001e7e:	10db      	asrs	r3, r3, #3
 8001e80:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001e84:	18ca      	adds	r2, r1, r3
 8001e86:	88b9      	ldrh	r1, [r7, #4]
 8001e88:	88fb      	ldrh	r3, [r7, #6]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f000 fbd0 	bl	8002630 <DrawChar>
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd90      	pop	{r4, r7, pc}
 8001e98:	200001d0 	.word	0x200001d0
 8001e9c:	200001d4 	.word	0x200001d4

08001ea0 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001ea0:	b5b0      	push	{r4, r5, r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af02      	add	r7, sp, #8
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	80fb      	strh	r3, [r7, #6]
 8001eaa:	460b      	mov	r3, r1
 8001eac:	80bb      	strh	r3, [r7, #4]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001eb6:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <BSP_LCD_DrawHLine+0x70>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a16      	ldr	r2, [pc, #88]	; (8001f14 <BSP_LCD_DrawHLine+0x74>)
 8001ebc:	2134      	movs	r1, #52	; 0x34
 8001ebe:	fb01 f303 	mul.w	r3, r1, r3
 8001ec2:	4413      	add	r3, r2
 8001ec4:	335c      	adds	r3, #92	; 0x5c
 8001ec6:	681c      	ldr	r4, [r3, #0]
 8001ec8:	f7ff fe5c 	bl	8001b84 <BSP_LCD_GetXSize>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	88bb      	ldrh	r3, [r7, #4]
 8001ed0:	fb03 f202 	mul.w	r2, r3, r2
 8001ed4:	88fb      	ldrh	r3, [r7, #6]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4423      	add	r3, r4
 8001edc:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8001ede:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <BSP_LCD_DrawHLine+0x70>)
 8001ee0:	6818      	ldr	r0, [r3, #0]
 8001ee2:	68fc      	ldr	r4, [r7, #12]
 8001ee4:	887d      	ldrh	r5, [r7, #2]
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <BSP_LCD_DrawHLine+0x70>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	490b      	ldr	r1, [pc, #44]	; (8001f18 <BSP_LCD_DrawHLine+0x78>)
 8001eec:	4613      	mov	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	9301      	str	r3, [sp, #4]
 8001efa:	2300      	movs	r3, #0
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	2301      	movs	r3, #1
 8001f00:	462a      	mov	r2, r5
 8001f02:	4621      	mov	r1, r4
 8001f04:	f000 fc4e 	bl	80027a4 <FillBuffer>
}
 8001f08:	bf00      	nop
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f10:	200001d0 	.word	0x200001d0
 8001f14:	200002c0 	.word	0x200002c0
 8001f18:	200001d4 	.word	0x200001d4

08001f1c <BSP_LCD_DrawCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8001f1c:	b590      	push	{r4, r7, lr}
 8001f1e:	b087      	sub	sp, #28
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	80fb      	strh	r3, [r7, #6]
 8001f26:	460b      	mov	r3, r1
 8001f28:	80bb      	strh	r3, [r7, #4]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	807b      	strh	r3, [r7, #2]
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8001f2e:	887b      	ldrh	r3, [r7, #2]
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	f1c3 0303 	rsb	r3, r3, #3
 8001f36:	617b      	str	r3, [r7, #20]
  curx = 0;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8001f3c:	887b      	ldrh	r3, [r7, #2]
 8001f3e:	60fb      	str	r3, [r7, #12]
  
  while (curx <= cury)
 8001f40:	e0cf      	b.n	80020e2 <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	88fb      	ldrh	r3, [r7, #6]
 8001f48:	4413      	add	r3, r2
 8001f4a:	b298      	uxth	r0, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	88ba      	ldrh	r2, [r7, #4]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	b29c      	uxth	r4, r3
 8001f56:	4b67      	ldr	r3, [pc, #412]	; (80020f4 <BSP_LCD_DrawCircle+0x1d8>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	4967      	ldr	r1, [pc, #412]	; (80020f8 <BSP_LCD_DrawCircle+0x1dc>)
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	4413      	add	r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	440b      	add	r3, r1
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	461a      	mov	r2, r3
 8001f6a:	4621      	mov	r1, r4
 8001f6c:	f000 fb3a 	bl	80025e4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	88fa      	ldrh	r2, [r7, #6]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	b298      	uxth	r0, r3
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	88ba      	ldrh	r2, [r7, #4]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	b29c      	uxth	r4, r3
 8001f84:	4b5b      	ldr	r3, [pc, #364]	; (80020f4 <BSP_LCD_DrawCircle+0x1d8>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	495b      	ldr	r1, [pc, #364]	; (80020f8 <BSP_LCD_DrawCircle+0x1dc>)
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	4413      	add	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	461a      	mov	r2, r3
 8001f98:	4621      	mov	r1, r4
 8001f9a:	f000 fb23 	bl	80025e4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	88fb      	ldrh	r3, [r7, #6]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	b298      	uxth	r0, r3
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	88ba      	ldrh	r2, [r7, #4]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	b29c      	uxth	r4, r3
 8001fb2:	4b50      	ldr	r3, [pc, #320]	; (80020f4 <BSP_LCD_DrawCircle+0x1d8>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	4950      	ldr	r1, [pc, #320]	; (80020f8 <BSP_LCD_DrawCircle+0x1dc>)
 8001fb8:	4613      	mov	r3, r2
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	4621      	mov	r1, r4
 8001fc8:	f000 fb0c 	bl	80025e4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	88fa      	ldrh	r2, [r7, #6]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	b298      	uxth	r0, r3
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	88ba      	ldrh	r2, [r7, #4]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	b29c      	uxth	r4, r3
 8001fe0:	4b44      	ldr	r3, [pc, #272]	; (80020f4 <BSP_LCD_DrawCircle+0x1d8>)
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	4944      	ldr	r1, [pc, #272]	; (80020f8 <BSP_LCD_DrawCircle+0x1dc>)
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	4413      	add	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	440b      	add	r3, r1
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	4621      	mov	r1, r4
 8001ff6:	f000 faf5 	bl	80025e4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	88fb      	ldrh	r3, [r7, #6]
 8002000:	4413      	add	r3, r2
 8002002:	b298      	uxth	r0, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	b29a      	uxth	r2, r3
 8002008:	88bb      	ldrh	r3, [r7, #4]
 800200a:	4413      	add	r3, r2
 800200c:	b29c      	uxth	r4, r3
 800200e:	4b39      	ldr	r3, [pc, #228]	; (80020f4 <BSP_LCD_DrawCircle+0x1d8>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	4939      	ldr	r1, [pc, #228]	; (80020f8 <BSP_LCD_DrawCircle+0x1dc>)
 8002014:	4613      	mov	r3, r2
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	4413      	add	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	440b      	add	r3, r1
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	461a      	mov	r2, r3
 8002022:	4621      	mov	r1, r4
 8002024:	f000 fade 	bl	80025e4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	b29b      	uxth	r3, r3
 800202c:	88fa      	ldrh	r2, [r7, #6]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	b298      	uxth	r0, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	b29a      	uxth	r2, r3
 8002036:	88bb      	ldrh	r3, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	b29c      	uxth	r4, r3
 800203c:	4b2d      	ldr	r3, [pc, #180]	; (80020f4 <BSP_LCD_DrawCircle+0x1d8>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	492d      	ldr	r1, [pc, #180]	; (80020f8 <BSP_LCD_DrawCircle+0x1dc>)
 8002042:	4613      	mov	r3, r2
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	4413      	add	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	440b      	add	r3, r1
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	461a      	mov	r2, r3
 8002050:	4621      	mov	r1, r4
 8002052:	f000 fac7 	bl	80025e4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	b29a      	uxth	r2, r3
 800205a:	88fb      	ldrh	r3, [r7, #6]
 800205c:	4413      	add	r3, r2
 800205e:	b298      	uxth	r0, r3
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	b29a      	uxth	r2, r3
 8002064:	88bb      	ldrh	r3, [r7, #4]
 8002066:	4413      	add	r3, r2
 8002068:	b29c      	uxth	r4, r3
 800206a:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <BSP_LCD_DrawCircle+0x1d8>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	4922      	ldr	r1, [pc, #136]	; (80020f8 <BSP_LCD_DrawCircle+0x1dc>)
 8002070:	4613      	mov	r3, r2
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	4413      	add	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	440b      	add	r3, r1
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	461a      	mov	r2, r3
 800207e:	4621      	mov	r1, r4
 8002080:	f000 fab0 	bl	80025e4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	b29b      	uxth	r3, r3
 8002088:	88fa      	ldrh	r2, [r7, #6]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	b298      	uxth	r0, r3
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	b29a      	uxth	r2, r3
 8002092:	88bb      	ldrh	r3, [r7, #4]
 8002094:	4413      	add	r3, r2
 8002096:	b29c      	uxth	r4, r3
 8002098:	4b16      	ldr	r3, [pc, #88]	; (80020f4 <BSP_LCD_DrawCircle+0x1d8>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	4916      	ldr	r1, [pc, #88]	; (80020f8 <BSP_LCD_DrawCircle+0x1dc>)
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	440b      	add	r3, r1
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	461a      	mov	r2, r3
 80020ac:	4621      	mov	r1, r4
 80020ae:	f000 fa99 	bl	80025e4 <BSP_LCD_DrawPixel>

    if (d < 0)
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	da06      	bge.n	80020c6 <BSP_LCD_DrawCircle+0x1aa>
    { 
      d += (curx << 2) + 6;
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	009a      	lsls	r2, r3, #2
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	4413      	add	r3, r2
 80020c0:	3306      	adds	r3, #6
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	e00a      	b.n	80020dc <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	009a      	lsls	r2, r3, #2
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	4413      	add	r3, r2
 80020d2:	330a      	adds	r3, #10
 80020d4:	617b      	str	r3, [r7, #20]
      cury--;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	3b01      	subs	r3, #1
 80020da:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	3301      	adds	r3, #1
 80020e0:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 80020e2:	693a      	ldr	r2, [r7, #16]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	f67f af2b 	bls.w	8001f42 <BSP_LCD_DrawCircle+0x26>
  } 
}
 80020ec:	bf00      	nop
 80020ee:	371c      	adds	r7, #28
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd90      	pop	{r4, r7, pc}
 80020f4:	200001d0 	.word	0x200001d0
 80020f8:	200001d4 	.word	0x200001d4

080020fc <BSP_LCD_DrawBitmap>:
  * @param  X: the bmp x position in the LCD
  * @param  Y: the bmp Y position in the LCD
  * @param  pBmp: Bmp picture address in the internal Flash
  */
void BSP_LCD_DrawBitmap(uint32_t X, uint32_t Y, uint8_t *pBmp)
{
 80020fc:	b590      	push	{r4, r7, lr}
 80020fe:	b08b      	sub	sp, #44	; 0x2c
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bitpixel = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	627b      	str	r3, [r7, #36]	; 0x24
 800210c:	2300      	movs	r3, #0
 800210e:	61bb      	str	r3, [r7, #24]
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	2300      	movs	r3, #0
 8002116:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t inputcolormode = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = *(__IO uint16_t *) (pBmp + 10);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	330a      	adds	r3, #10
 8002120:	881b      	ldrh	r3, [r3, #0]
 8002122:	b29b      	uxth	r3, r3
 8002124:	627b      	str	r3, [r7, #36]	; 0x24
  index |= (*(__IO uint16_t *) (pBmp + 12)) << 16;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	330c      	adds	r3, #12
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	b29b      	uxth	r3, r3
 800212e:	041b      	lsls	r3, r3, #16
 8002130:	461a      	mov	r2, r3
 8002132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002134:	4313      	orrs	r3, r2
 8002136:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = *(uint16_t *) (pBmp + 18);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3312      	adds	r3, #18
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	61bb      	str	r3, [r7, #24]
  width |= (*(uint16_t *) (pBmp + 20)) << 16;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3314      	adds	r3, #20
 8002144:	881b      	ldrh	r3, [r3, #0]
 8002146:	041b      	lsls	r3, r3, #16
 8002148:	461a      	mov	r2, r3
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	4313      	orrs	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = *(uint16_t *) (pBmp + 22);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3316      	adds	r3, #22
 8002154:	881b      	ldrh	r3, [r3, #0]
 8002156:	617b      	str	r3, [r7, #20]
  height |= (*(uint16_t *) (pBmp + 24)) << 16; 
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	3318      	adds	r3, #24
 800215c:	881b      	ldrh	r3, [r3, #0]
 800215e:	041b      	lsls	r3, r3, #16
 8002160:	461a      	mov	r2, r3
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	4313      	orrs	r3, r2
 8002166:	617b      	str	r3, [r7, #20]
 
  /* Read bit/pixel */
  bitpixel = *(uint16_t *) (pBmp + 28);   
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	331c      	adds	r3, #28
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	613b      	str	r3, [r7, #16]
 
  /* Set Address */
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));
 8002170:	4b2a      	ldr	r3, [pc, #168]	; (800221c <BSP_LCD_DrawBitmap+0x120>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a2a      	ldr	r2, [pc, #168]	; (8002220 <BSP_LCD_DrawBitmap+0x124>)
 8002176:	2134      	movs	r1, #52	; 0x34
 8002178:	fb01 f303 	mul.w	r3, r1, r3
 800217c:	4413      	add	r3, r2
 800217e:	335c      	adds	r3, #92	; 0x5c
 8002180:	681c      	ldr	r4, [r3, #0]
 8002182:	f7ff fcff 	bl	8001b84 <BSP_LCD_GetXSize>
 8002186:	4602      	mov	r2, r0
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	fb03 f202 	mul.w	r2, r3, r2
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	4413      	add	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4423      	add	r3, r4
 8002196:	623b      	str	r3, [r7, #32]

  /* Get the Layer pixel format */    
  if ((bitpixel/8) == 4)
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	3b20      	subs	r3, #32
 800219c:	2b07      	cmp	r3, #7
 800219e:	d802      	bhi.n	80021a6 <BSP_LCD_DrawBitmap+0xaa>
  {
    inputcolormode = CM_ARGB8888;
 80021a0:	2300      	movs	r3, #0
 80021a2:	61fb      	str	r3, [r7, #28]
 80021a4:	e008      	b.n	80021b8 <BSP_LCD_DrawBitmap+0xbc>
  }
  else if ((bitpixel/8) == 2)
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	3b10      	subs	r3, #16
 80021aa:	2b07      	cmp	r3, #7
 80021ac:	d802      	bhi.n	80021b4 <BSP_LCD_DrawBitmap+0xb8>
  {
    inputcolormode = CM_RGB565;
 80021ae:	2302      	movs	r3, #2
 80021b0:	61fb      	str	r3, [r7, #28]
 80021b2:	e001      	b.n	80021b8 <BSP_LCD_DrawBitmap+0xbc>
  }
  else
  {
    inputcolormode = CM_RGB888;
 80021b4:	2301      	movs	r3, #1
 80021b6:	61fb      	str	r3, [r7, #28]
  }
 
  /* bypass the bitmap header */
  pBmp += (index + (width * (height - 1) * (bitpixel/8)));
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	3b01      	subs	r3, #1
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	fb02 f303 	mul.w	r3, r2, r3
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	08d2      	lsrs	r2, r2, #3
 80021c6:	fb02 f203 	mul.w	r2, r2, r3
 80021ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021cc:	4413      	add	r3, r2
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	607b      	str	r3, [r7, #4]

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 80021d4:	2300      	movs	r3, #0
 80021d6:	627b      	str	r3, [r7, #36]	; 0x24
 80021d8:	e018      	b.n	800220c <BSP_LCD_DrawBitmap+0x110>
  {
  /* Pixel format conversion */
  ConvertLineToARGB8888((uint32_t *)pBmp, (uint32_t *)address, width, inputcolormode);
 80021da:	6a39      	ldr	r1, [r7, #32]
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f000 fb17 	bl	8002814 <ConvertLineToARGB8888>

  /* Increment the source and destination buffers */
  address+=  ((BSP_LCD_GetXSize() - width + width)*4);
 80021e6:	f7ff fccd 	bl	8001b84 <BSP_LCD_GetXSize>
 80021ea:	4603      	mov	r3, r0
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	6a3a      	ldr	r2, [r7, #32]
 80021f0:	4413      	add	r3, r2
 80021f2:	623b      	str	r3, [r7, #32]
  pBmp -= width*(bitpixel/8);
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	08db      	lsrs	r3, r3, #3
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	fb02 f303 	mul.w	r3, r2, r3
 80021fe:	425b      	negs	r3, r3
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	4413      	add	r3, r2
 8002204:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8002206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002208:	3301      	adds	r3, #1
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
 800220c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	429a      	cmp	r2, r3
 8002212:	d3e2      	bcc.n	80021da <BSP_LCD_DrawBitmap+0xde>
  }
}
 8002214:	bf00      	nop
 8002216:	372c      	adds	r7, #44	; 0x2c
 8002218:	46bd      	mov	sp, r7
 800221a:	bd90      	pop	{r4, r7, pc}
 800221c:	200001d0 	.word	0x200001d0
 8002220:	200002c0 	.word	0x200002c0

08002224 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002228:	b086      	sub	sp, #24
 800222a:	af02      	add	r7, sp, #8
 800222c:	4604      	mov	r4, r0
 800222e:	4608      	mov	r0, r1
 8002230:	4611      	mov	r1, r2
 8002232:	461a      	mov	r2, r3
 8002234:	4623      	mov	r3, r4
 8002236:	80fb      	strh	r3, [r7, #6]
 8002238:	4603      	mov	r3, r0
 800223a:	80bb      	strh	r3, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	807b      	strh	r3, [r7, #2]
 8002240:	4613      	mov	r3, r2
 8002242:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002248:	4b20      	ldr	r3, [pc, #128]	; (80022cc <BSP_LCD_FillRect+0xa8>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4920      	ldr	r1, [pc, #128]	; (80022d0 <BSP_LCD_FillRect+0xac>)
 800224e:	4613      	mov	r3, r2
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	4413      	add	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	440b      	add	r3, r1
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff fd1e 	bl	8001c9c <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002260:	4b1a      	ldr	r3, [pc, #104]	; (80022cc <BSP_LCD_FillRect+0xa8>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a1b      	ldr	r2, [pc, #108]	; (80022d4 <BSP_LCD_FillRect+0xb0>)
 8002266:	2134      	movs	r1, #52	; 0x34
 8002268:	fb01 f303 	mul.w	r3, r1, r3
 800226c:	4413      	add	r3, r2
 800226e:	335c      	adds	r3, #92	; 0x5c
 8002270:	681c      	ldr	r4, [r3, #0]
 8002272:	f7ff fc87 	bl	8001b84 <BSP_LCD_GetXSize>
 8002276:	4602      	mov	r2, r0
 8002278:	88bb      	ldrh	r3, [r7, #4]
 800227a:	fb03 f202 	mul.w	r2, r3, r2
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	4413      	add	r3, r2
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	4423      	add	r3, r4
 8002286:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8002288:	4b10      	ldr	r3, [pc, #64]	; (80022cc <BSP_LCD_FillRect+0xa8>)
 800228a:	681c      	ldr	r4, [r3, #0]
 800228c:	68fd      	ldr	r5, [r7, #12]
 800228e:	887e      	ldrh	r6, [r7, #2]
 8002290:	f8b7 8000 	ldrh.w	r8, [r7]
 8002294:	f7ff fc76 	bl	8001b84 <BSP_LCD_GetXSize>
 8002298:	4602      	mov	r2, r0
 800229a:	887b      	ldrh	r3, [r7, #2]
 800229c:	1ad1      	subs	r1, r2, r3
 800229e:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <BSP_LCD_FillRect+0xa8>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	480b      	ldr	r0, [pc, #44]	; (80022d0 <BSP_LCD_FillRect+0xac>)
 80022a4:	4613      	mov	r3, r2
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	4413      	add	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4403      	add	r3, r0
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	9301      	str	r3, [sp, #4]
 80022b2:	9100      	str	r1, [sp, #0]
 80022b4:	4643      	mov	r3, r8
 80022b6:	4632      	mov	r2, r6
 80022b8:	4629      	mov	r1, r5
 80022ba:	4620      	mov	r0, r4
 80022bc:	f000 fa72 	bl	80027a4 <FillBuffer>
}
 80022c0:	bf00      	nop
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022ca:	bf00      	nop
 80022cc:	200001d0 	.word	0x200001d0
 80022d0:	200001d4 	.word	0x200001d4
 80022d4:	200002c0 	.word	0x200002c0

080022d8 <BSP_LCD_FillCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	80fb      	strh	r3, [r7, #6]
 80022e2:	460b      	mov	r3, r1
 80022e4:	80bb      	strh	r3, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	807b      	strh	r3, [r7, #2]
  int32_t  d;    /* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 80022ea:	887b      	ldrh	r3, [r7, #2]
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	f1c3 0303 	rsb	r3, r3, #3
 80022f2:	617b      	str	r3, [r7, #20]

  curx = 0;
 80022f4:	2300      	movs	r3, #0
 80022f6:	613b      	str	r3, [r7, #16]
  cury = Radius;
 80022f8:	887b      	ldrh	r3, [r7, #2]
 80022fa:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80022fc:	4b44      	ldr	r3, [pc, #272]	; (8002410 <BSP_LCD_FillCircle+0x138>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4944      	ldr	r1, [pc, #272]	; (8002414 <BSP_LCD_FillCircle+0x13c>)
 8002302:	4613      	mov	r3, r2
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	4413      	add	r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	440b      	add	r3, r1
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff fcc4 	bl	8001c9c <BSP_LCD_SetTextColor>

  while (curx <= cury)
 8002314:	e061      	b.n	80023da <BSP_LCD_FillCircle+0x102>
  {
    if(cury > 0) 
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d021      	beq.n	8002360 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - cury, Ypos + curx, 2*cury);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	b29b      	uxth	r3, r3
 8002320:	88fa      	ldrh	r2, [r7, #6]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	b298      	uxth	r0, r3
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	b29a      	uxth	r2, r3
 800232a:	88bb      	ldrh	r3, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	b299      	uxth	r1, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	b29b      	uxth	r3, r3
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	b29b      	uxth	r3, r3
 8002338:	461a      	mov	r2, r3
 800233a:	f7ff fdb1 	bl	8001ea0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - cury, Ypos - curx, 2*cury);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	b29b      	uxth	r3, r3
 8002342:	88fa      	ldrh	r2, [r7, #6]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	b298      	uxth	r0, r3
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	b29b      	uxth	r3, r3
 800234c:	88ba      	ldrh	r2, [r7, #4]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	b299      	uxth	r1, r3
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	b29b      	uxth	r3, r3
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	b29b      	uxth	r3, r3
 800235a:	461a      	mov	r2, r3
 800235c:	f7ff fda0 	bl	8001ea0 <BSP_LCD_DrawHLine>
    }

    if(curx > 0) 
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d021      	beq.n	80023aa <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - curx, Ypos - cury, 2*curx);
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	b29b      	uxth	r3, r3
 800236a:	88fa      	ldrh	r2, [r7, #6]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	b298      	uxth	r0, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	b29b      	uxth	r3, r3
 8002374:	88ba      	ldrh	r2, [r7, #4]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	b299      	uxth	r1, r3
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	b29b      	uxth	r3, r3
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	b29b      	uxth	r3, r3
 8002382:	461a      	mov	r2, r3
 8002384:	f7ff fd8c 	bl	8001ea0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - curx, Ypos + cury, 2*curx);
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	b29b      	uxth	r3, r3
 800238c:	88fa      	ldrh	r2, [r7, #6]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	b298      	uxth	r0, r3
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	b29a      	uxth	r2, r3
 8002396:	88bb      	ldrh	r3, [r7, #4]
 8002398:	4413      	add	r3, r2
 800239a:	b299      	uxth	r1, r3
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	b29b      	uxth	r3, r3
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	461a      	mov	r2, r3
 80023a6:	f7ff fd7b 	bl	8001ea0 <BSP_LCD_DrawHLine>
    }
    if (d < 0)
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	da06      	bge.n	80023be <BSP_LCD_FillCircle+0xe6>
    { 
      d += (curx << 2) + 6;
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	009a      	lsls	r2, r3, #2
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	4413      	add	r3, r2
 80023b8:	3306      	adds	r3, #6
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	e00a      	b.n	80023d4 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	009a      	lsls	r2, r3, #2
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	4413      	add	r3, r2
 80023ca:	330a      	adds	r3, #10
 80023cc:	617b      	str	r3, [r7, #20]
      cury--;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	3b01      	subs	r3, #1
 80023d2:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	3301      	adds	r3, #1
 80023d8:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d999      	bls.n	8002316 <BSP_LCD_FillCircle+0x3e>
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80023e2:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <BSP_LCD_FillCircle+0x138>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	490b      	ldr	r1, [pc, #44]	; (8002414 <BSP_LCD_FillCircle+0x13c>)
 80023e8:	4613      	mov	r3, r2
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	4413      	add	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	440b      	add	r3, r1
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff fc51 	bl	8001c9c <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 80023fa:	887a      	ldrh	r2, [r7, #2]
 80023fc:	88b9      	ldrh	r1, [r7, #4]
 80023fe:	88fb      	ldrh	r3, [r7, #6]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fd8b 	bl	8001f1c <BSP_LCD_DrawCircle>
}
 8002406:	bf00      	nop
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	200001d0 	.word	0x200001d0
 8002414:	200001d4 	.word	0x200001d4

08002418 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 800241c:	4b05      	ldr	r3, [pc, #20]	; (8002434 <BSP_LCD_DisplayOn+0x1c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002426:	4b03      	ldr	r3, [pc, #12]	; (8002434 <BSP_LCD_DisplayOn+0x1c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	4798      	blx	r3
  }
}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000368 	.word	0x20000368

08002438 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08e      	sub	sp, #56	; 0x38
 800243c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800243e:	2300      	movs	r3, #0
 8002440:	623b      	str	r3, [r7, #32]
 8002442:	4a61      	ldr	r2, [pc, #388]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 8002444:	4b60      	ldr	r3, [pc, #384]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 8002446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002448:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800244c:	6453      	str	r3, [r2, #68]	; 0x44
 800244e:	4b5e      	ldr	r3, [pc, #376]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002452:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002456:	623b      	str	r3, [r7, #32]
 8002458:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
 800245e:	4a5a      	ldr	r2, [pc, #360]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 8002460:	4b59      	ldr	r3, [pc, #356]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 8002462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002464:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002468:	6313      	str	r3, [r2, #48]	; 0x30
 800246a:	4b57      	ldr	r3, [pc, #348]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002472:	61fb      	str	r3, [r7, #28]
 8002474:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	61bb      	str	r3, [r7, #24]
 800247a:	4a53      	ldr	r2, [pc, #332]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 800247c:	4b52      	ldr	r3, [pc, #328]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 800247e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002480:	f043 0301 	orr.w	r3, r3, #1
 8002484:	6313      	str	r3, [r2, #48]	; 0x30
 8002486:	4b50      	ldr	r3, [pc, #320]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	617b      	str	r3, [r7, #20]
 8002496:	4a4c      	ldr	r2, [pc, #304]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 8002498:	4b4b      	ldr	r3, [pc, #300]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 800249a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249c:	f043 0302 	orr.w	r3, r3, #2
 80024a0:	6313      	str	r3, [r2, #48]	; 0x30
 80024a2:	4b49      	ldr	r3, [pc, #292]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	617b      	str	r3, [r7, #20]
 80024ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	613b      	str	r3, [r7, #16]
 80024b2:	4a45      	ldr	r2, [pc, #276]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024b4:	4b44      	ldr	r3, [pc, #272]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b8:	f043 0304 	orr.w	r3, r3, #4
 80024bc:	6313      	str	r3, [r2, #48]	; 0x30
 80024be:	4b42      	ldr	r3, [pc, #264]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	f003 0304 	and.w	r3, r3, #4
 80024c6:	613b      	str	r3, [r7, #16]
 80024c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	4a3e      	ldr	r2, [pc, #248]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024d0:	4b3d      	ldr	r3, [pc, #244]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d4:	f043 0308 	orr.w	r3, r3, #8
 80024d8:	6313      	str	r3, [r2, #48]	; 0x30
 80024da:	4b3b      	ldr	r3, [pc, #236]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024e6:	2300      	movs	r3, #0
 80024e8:	60bb      	str	r3, [r7, #8]
 80024ea:	4a37      	ldr	r2, [pc, #220]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024ec:	4b36      	ldr	r3, [pc, #216]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f0:	f043 0320 	orr.w	r3, r3, #32
 80024f4:	6313      	str	r3, [r2, #48]	; 0x30
 80024f6:	4b34      	ldr	r3, [pc, #208]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	f003 0320 	and.w	r3, r3, #32
 80024fe:	60bb      	str	r3, [r7, #8]
 8002500:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002502:	2300      	movs	r3, #0
 8002504:	607b      	str	r3, [r7, #4]
 8002506:	4a30      	ldr	r2, [pc, #192]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 8002508:	4b2f      	ldr	r3, [pc, #188]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 800250a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002510:	6313      	str	r3, [r2, #48]	; 0x30
 8002512:	4b2d      	ldr	r3, [pc, #180]	; (80025c8 <BSP_LCD_MspInit+0x190>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800251a:	607b      	str	r3, [r7, #4]
 800251c:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800251e:	f641 0358 	movw	r3, #6232	; 0x1858
 8002522:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002524:	2302      	movs	r3, #2
 8002526:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002528:	2300      	movs	r3, #0
 800252a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800252c:	2302      	movs	r3, #2
 800252e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8002530:	230e      	movs	r3, #14
 8002532:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002534:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002538:	4619      	mov	r1, r3
 800253a:	4824      	ldr	r0, [pc, #144]	; (80025cc <BSP_LCD_MspInit+0x194>)
 800253c:	f001 fa32 	bl	80039a4 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002540:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800254a:	4619      	mov	r1, r3
 800254c:	4820      	ldr	r0, [pc, #128]	; (80025d0 <BSP_LCD_MspInit+0x198>)
 800254e:	f001 fa29 	bl	80039a4 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002552:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8002556:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002558:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800255c:	4619      	mov	r1, r3
 800255e:	481d      	ldr	r0, [pc, #116]	; (80025d4 <BSP_LCD_MspInit+0x19c>)
 8002560:	f001 fa20 	bl	80039a4 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002564:	2348      	movs	r3, #72	; 0x48
 8002566:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800256c:	4619      	mov	r1, r3
 800256e:	481a      	ldr	r0, [pc, #104]	; (80025d8 <BSP_LCD_MspInit+0x1a0>)
 8002570:	f001 fa18 	bl	80039a4 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002574:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 800257a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800257e:	4619      	mov	r1, r3
 8002580:	4816      	ldr	r0, [pc, #88]	; (80025dc <BSP_LCD_MspInit+0x1a4>)
 8002582:	f001 fa0f 	bl	80039a4 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002586:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 800258a:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800258c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002590:	4619      	mov	r1, r3
 8002592:	4813      	ldr	r0, [pc, #76]	; (80025e0 <BSP_LCD_MspInit+0x1a8>)
 8002594:	f001 fa06 	bl	80039a4 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002598:	2303      	movs	r3, #3
 800259a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 800259c:	2309      	movs	r3, #9
 800259e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80025a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025a4:	4619      	mov	r1, r3
 80025a6:	480a      	ldr	r0, [pc, #40]	; (80025d0 <BSP_LCD_MspInit+0x198>)
 80025a8:	f001 f9fc 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80025ac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80025b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80025b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025b6:	4619      	mov	r1, r3
 80025b8:	4809      	ldr	r0, [pc, #36]	; (80025e0 <BSP_LCD_MspInit+0x1a8>)
 80025ba:	f001 f9f3 	bl	80039a4 <HAL_GPIO_Init>
}
 80025be:	bf00      	nop
 80025c0:	3738      	adds	r7, #56	; 0x38
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40020000 	.word	0x40020000
 80025d0:	40020400 	.word	0x40020400
 80025d4:	40020800 	.word	0x40020800
 80025d8:	40020c00 	.word	0x40020c00
 80025dc:	40021400 	.word	0x40021400
 80025e0:	40021800 	.word	0x40021800

080025e4 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80025e4:	b5b0      	push	{r4, r5, r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	603a      	str	r2, [r7, #0]
 80025ee:	80fb      	strh	r3, [r7, #6]
 80025f0:	460b      	mov	r3, r1
 80025f2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80025f4:	4b0c      	ldr	r3, [pc, #48]	; (8002628 <BSP_LCD_DrawPixel+0x44>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a0c      	ldr	r2, [pc, #48]	; (800262c <BSP_LCD_DrawPixel+0x48>)
 80025fa:	2134      	movs	r1, #52	; 0x34
 80025fc:	fb01 f303 	mul.w	r3, r1, r3
 8002600:	4413      	add	r3, r2
 8002602:	335c      	adds	r3, #92	; 0x5c
 8002604:	681c      	ldr	r4, [r3, #0]
 8002606:	88bd      	ldrh	r5, [r7, #4]
 8002608:	f7ff fabc 	bl	8001b84 <BSP_LCD_GetXSize>
 800260c:	4603      	mov	r3, r0
 800260e:	fb03 f205 	mul.w	r2, r3, r5
 8002612:	88fb      	ldrh	r3, [r7, #6]
 8002614:	4413      	add	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4423      	add	r3, r4
 800261a:	461a      	mov	r2, r3
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	6013      	str	r3, [r2, #0]
}
 8002620:	bf00      	nop
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bdb0      	pop	{r4, r5, r7, pc}
 8002628:	200001d0 	.word	0x200001d0
 800262c:	200002c0 	.word	0x200002c0

08002630 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b088      	sub	sp, #32
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	603a      	str	r2, [r7, #0]
 800263a:	80fb      	strh	r3, [r7, #6]
 800263c:	460b      	mov	r3, r1
 800263e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002640:	2300      	movs	r3, #0
 8002642:	61fb      	str	r3, [r7, #28]
 8002644:	2300      	movs	r3, #0
 8002646:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 800264c:	4b53      	ldr	r3, [pc, #332]	; (800279c <DrawChar+0x16c>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4953      	ldr	r1, [pc, #332]	; (80027a0 <DrawChar+0x170>)
 8002652:	4613      	mov	r3, r2
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	4413      	add	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	440b      	add	r3, r1
 800265c:	3308      	adds	r3, #8
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	88db      	ldrh	r3, [r3, #6]
 8002662:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002664:	4b4d      	ldr	r3, [pc, #308]	; (800279c <DrawChar+0x16c>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	494d      	ldr	r1, [pc, #308]	; (80027a0 <DrawChar+0x170>)
 800266a:	4613      	mov	r3, r2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4413      	add	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	3308      	adds	r3, #8
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	889b      	ldrh	r3, [r3, #4]
 800267a:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 800267c:	8a3b      	ldrh	r3, [r7, #16]
 800267e:	3307      	adds	r3, #7
 8002680:	2b00      	cmp	r3, #0
 8002682:	da00      	bge.n	8002686 <DrawChar+0x56>
 8002684:	3307      	adds	r3, #7
 8002686:	10db      	asrs	r3, r3, #3
 8002688:	b2db      	uxtb	r3, r3
 800268a:	00db      	lsls	r3, r3, #3
 800268c:	b2da      	uxtb	r2, r3
 800268e:	8a3b      	ldrh	r3, [r7, #16]
 8002690:	b2db      	uxtb	r3, r3
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8002696:	2300      	movs	r3, #0
 8002698:	61fb      	str	r3, [r7, #28]
 800269a:	e076      	b.n	800278a <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 800269c:	8a3b      	ldrh	r3, [r7, #16]
 800269e:	3307      	adds	r3, #7
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	da00      	bge.n	80026a6 <DrawChar+0x76>
 80026a4:	3307      	adds	r3, #7
 80026a6:	10db      	asrs	r3, r3, #3
 80026a8:	461a      	mov	r2, r3
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fb03 f302 	mul.w	r3, r3, r2
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	4413      	add	r3, r2
 80026b4:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80026b6:	8a3b      	ldrh	r3, [r7, #16]
 80026b8:	3307      	adds	r3, #7
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	da00      	bge.n	80026c0 <DrawChar+0x90>
 80026be:	3307      	adds	r3, #7
 80026c0:	10db      	asrs	r3, r3, #3
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d002      	beq.n	80026cc <DrawChar+0x9c>
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d004      	beq.n	80026d4 <DrawChar+0xa4>
 80026ca:	e00c      	b.n	80026e6 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	617b      	str	r3, [r7, #20]
      break;
 80026d2:	e016      	b.n	8002702 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	021b      	lsls	r3, r3, #8
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	3201      	adds	r2, #1
 80026de:	7812      	ldrb	r2, [r2, #0]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	617b      	str	r3, [r7, #20]
      break;
 80026e4:	e00d      	b.n	8002702 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	041a      	lsls	r2, r3, #16
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	3301      	adds	r3, #1
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	021b      	lsls	r3, r3, #8
 80026f4:	4313      	orrs	r3, r2
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	3202      	adds	r2, #2
 80026fa:	7812      	ldrb	r2, [r2, #0]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	617b      	str	r3, [r7, #20]
      break;
 8002700:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002702:	2300      	movs	r3, #0
 8002704:	61bb      	str	r3, [r7, #24]
 8002706:	e036      	b.n	8002776 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002708:	8a3a      	ldrh	r2, [r7, #16]
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	1ad2      	subs	r2, r2, r3
 800270e:	7bfb      	ldrb	r3, [r7, #15]
 8002710:	4413      	add	r3, r2
 8002712:	3b01      	subs	r3, #1
 8002714:	2201      	movs	r2, #1
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	461a      	mov	r2, r3
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	4013      	ands	r3, r2
 8002720:	2b00      	cmp	r3, #0
 8002722:	d012      	beq.n	800274a <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	b29a      	uxth	r2, r3
 8002728:	88fb      	ldrh	r3, [r7, #6]
 800272a:	4413      	add	r3, r2
 800272c:	b298      	uxth	r0, r3
 800272e:	4b1b      	ldr	r3, [pc, #108]	; (800279c <DrawChar+0x16c>)
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	491b      	ldr	r1, [pc, #108]	; (80027a0 <DrawChar+0x170>)
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	88bb      	ldrh	r3, [r7, #4]
 8002742:	4619      	mov	r1, r3
 8002744:	f7ff ff4e 	bl	80025e4 <BSP_LCD_DrawPixel>
 8002748:	e012      	b.n	8002770 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	b29a      	uxth	r2, r3
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	4413      	add	r3, r2
 8002752:	b298      	uxth	r0, r3
 8002754:	4b11      	ldr	r3, [pc, #68]	; (800279c <DrawChar+0x16c>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4911      	ldr	r1, [pc, #68]	; (80027a0 <DrawChar+0x170>)
 800275a:	4613      	mov	r3, r2
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	4413      	add	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	440b      	add	r3, r1
 8002764:	3304      	adds	r3, #4
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	88bb      	ldrh	r3, [r7, #4]
 800276a:	4619      	mov	r1, r3
 800276c:	f7ff ff3a 	bl	80025e4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	3301      	adds	r3, #1
 8002774:	61bb      	str	r3, [r7, #24]
 8002776:	8a3a      	ldrh	r2, [r7, #16]
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	429a      	cmp	r2, r3
 800277c:	d8c4      	bhi.n	8002708 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 800277e:	88bb      	ldrh	r3, [r7, #4]
 8002780:	3301      	adds	r3, #1
 8002782:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	3301      	adds	r3, #1
 8002788:	61fb      	str	r3, [r7, #28]
 800278a:	8a7a      	ldrh	r2, [r7, #18]
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	429a      	cmp	r2, r3
 8002790:	d884      	bhi.n	800269c <DrawChar+0x6c>
  }
}
 8002792:	bf00      	nop
 8002794:	3720      	adds	r7, #32
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	200001d0 	.word	0x200001d0
 80027a0:	200001d4 	.word	0x200001d4

080027a4 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af02      	add	r7, sp, #8
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80027b2:	4b16      	ldr	r3, [pc, #88]	; (800280c <FillBuffer+0x68>)
 80027b4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80027b8:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80027ba:	4b14      	ldr	r3, [pc, #80]	; (800280c <FillBuffer+0x68>)
 80027bc:	2200      	movs	r2, #0
 80027be:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80027c0:	4a12      	ldr	r2, [pc, #72]	; (800280c <FillBuffer+0x68>)
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80027c6:	4b11      	ldr	r3, [pc, #68]	; (800280c <FillBuffer+0x68>)
 80027c8:	4a11      	ldr	r2, [pc, #68]	; (8002810 <FillBuffer+0x6c>)
 80027ca:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80027cc:	480f      	ldr	r0, [pc, #60]	; (800280c <FillBuffer+0x68>)
 80027ce:	f000 fd4f 	bl	8003270 <HAL_DMA2D_Init>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d115      	bne.n	8002804 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80027d8:	68f9      	ldr	r1, [r7, #12]
 80027da:	480c      	ldr	r0, [pc, #48]	; (800280c <FillBuffer+0x68>)
 80027dc:	f000 ffb6 	bl	800374c <HAL_DMA2D_ConfigLayer>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10e      	bne.n	8002804 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	69f9      	ldr	r1, [r7, #28]
 80027f0:	4806      	ldr	r0, [pc, #24]	; (800280c <FillBuffer+0x68>)
 80027f2:	f000 fd86 	bl	8003302 <HAL_DMA2D_Start>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d103      	bne.n	8002804 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80027fc:	210a      	movs	r1, #10
 80027fe:	4803      	ldr	r0, [pc, #12]	; (800280c <FillBuffer+0x68>)
 8002800:	f000 fdaa 	bl	8003358 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8002804:	bf00      	nop
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	20000160 	.word	0x20000160
 8002810:	4002b000 	.word	0x4002b000

08002814 <ConvertLineToARGB8888>:
  * @param  pDst: output color
  * @param  xSize: buffer width
  * @param  ColorMode: input color mode   
  */
static void ConvertLineToARGB8888(void * pSrc, void * pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af02      	add	r7, sp, #8
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
 8002820:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  Dma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 8002822:	4b1c      	ldr	r3, [pc, #112]	; (8002894 <ConvertLineToARGB8888+0x80>)
 8002824:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002828:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 800282a:	4b1a      	ldr	r3, [pc, #104]	; (8002894 <ConvertLineToARGB8888+0x80>)
 800282c:	2200      	movs	r2, #0
 800282e:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = 0;     
 8002830:	4b18      	ldr	r3, [pc, #96]	; (8002894 <ConvertLineToARGB8888+0x80>)
 8002832:	2200      	movs	r2, #0
 8002834:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  Dma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8002836:	4b17      	ldr	r3, [pc, #92]	; (8002894 <ConvertLineToARGB8888+0x80>)
 8002838:	2200      	movs	r2, #0
 800283a:	631a      	str	r2, [r3, #48]	; 0x30
  Dma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 800283c:	4b15      	ldr	r3, [pc, #84]	; (8002894 <ConvertLineToARGB8888+0x80>)
 800283e:	22ff      	movs	r2, #255	; 0xff
 8002840:	635a      	str	r2, [r3, #52]	; 0x34
  Dma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 8002842:	4a14      	ldr	r2, [pc, #80]	; (8002894 <ConvertLineToARGB8888+0x80>)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	62d3      	str	r3, [r2, #44]	; 0x2c
  Dma2dHandler.LayerCfg[1].InputOffset = 0;
 8002848:	4b12      	ldr	r3, [pc, #72]	; (8002894 <ConvertLineToARGB8888+0x80>)
 800284a:	2200      	movs	r2, #0
 800284c:	629a      	str	r2, [r3, #40]	; 0x28
  
  Dma2dHandler.Instance = DMA2D; 
 800284e:	4b11      	ldr	r3, [pc, #68]	; (8002894 <ConvertLineToARGB8888+0x80>)
 8002850:	4a11      	ldr	r2, [pc, #68]	; (8002898 <ConvertLineToARGB8888+0x84>)
 8002852:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8002854:	480f      	ldr	r0, [pc, #60]	; (8002894 <ConvertLineToARGB8888+0x80>)
 8002856:	f000 fd0b 	bl	8003270 <HAL_DMA2D_Init>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d115      	bne.n	800288c <ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, 1) == HAL_OK) 
 8002860:	2101      	movs	r1, #1
 8002862:	480c      	ldr	r0, [pc, #48]	; (8002894 <ConvertLineToARGB8888+0x80>)
 8002864:	f000 ff72 	bl	800374c <HAL_DMA2D_ConfigLayer>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10e      	bne.n	800288c <ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 800286e:	68f9      	ldr	r1, [r7, #12]
 8002870:	68ba      	ldr	r2, [r7, #8]
 8002872:	2301      	movs	r3, #1
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4806      	ldr	r0, [pc, #24]	; (8002894 <ConvertLineToARGB8888+0x80>)
 800287a:	f000 fd42 	bl	8003302 <HAL_DMA2D_Start>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d103      	bne.n	800288c <ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002884:	210a      	movs	r1, #10
 8002886:	4803      	ldr	r0, [pc, #12]	; (8002894 <ConvertLineToARGB8888+0x80>)
 8002888:	f000 fd66 	bl	8003358 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800288c:	bf00      	nop
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	20000160 	.word	0x20000160
 8002898:	4002b000 	.word	0x4002b000

0800289c <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 80028a0:	4b29      	ldr	r3, [pc, #164]	; (8002948 <BSP_SDRAM_Init+0xac>)
 80028a2:	4a2a      	ldr	r2, [pc, #168]	; (800294c <BSP_SDRAM_Init+0xb0>)
 80028a4:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 80028a6:	4b2a      	ldr	r3, [pc, #168]	; (8002950 <BSP_SDRAM_Init+0xb4>)
 80028a8:	2202      	movs	r2, #2
 80028aa:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 80028ac:	4b28      	ldr	r3, [pc, #160]	; (8002950 <BSP_SDRAM_Init+0xb4>)
 80028ae:	2207      	movs	r2, #7
 80028b0:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 80028b2:	4b27      	ldr	r3, [pc, #156]	; (8002950 <BSP_SDRAM_Init+0xb4>)
 80028b4:	2204      	movs	r2, #4
 80028b6:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 80028b8:	4b25      	ldr	r3, [pc, #148]	; (8002950 <BSP_SDRAM_Init+0xb4>)
 80028ba:	2207      	movs	r2, #7
 80028bc:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 80028be:	4b24      	ldr	r3, [pc, #144]	; (8002950 <BSP_SDRAM_Init+0xb4>)
 80028c0:	2202      	movs	r2, #2
 80028c2:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 80028c4:	4b22      	ldr	r3, [pc, #136]	; (8002950 <BSP_SDRAM_Init+0xb4>)
 80028c6:	2202      	movs	r2, #2
 80028c8:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 80028ca:	4b21      	ldr	r3, [pc, #132]	; (8002950 <BSP_SDRAM_Init+0xb4>)
 80028cc:	2202      	movs	r2, #2
 80028ce:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80028d0:	4b1d      	ldr	r3, [pc, #116]	; (8002948 <BSP_SDRAM_Init+0xac>)
 80028d2:	2201      	movs	r2, #1
 80028d4:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80028d6:	4b1c      	ldr	r3, [pc, #112]	; (8002948 <BSP_SDRAM_Init+0xac>)
 80028d8:	2200      	movs	r2, #0
 80028da:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80028dc:	4b1a      	ldr	r3, [pc, #104]	; (8002948 <BSP_SDRAM_Init+0xac>)
 80028de:	2204      	movs	r2, #4
 80028e0:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80028e2:	4b19      	ldr	r3, [pc, #100]	; (8002948 <BSP_SDRAM_Init+0xac>)
 80028e4:	2210      	movs	r2, #16
 80028e6:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80028e8:	4b17      	ldr	r3, [pc, #92]	; (8002948 <BSP_SDRAM_Init+0xac>)
 80028ea:	2240      	movs	r2, #64	; 0x40
 80028ec:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 80028ee:	4b16      	ldr	r3, [pc, #88]	; (8002948 <BSP_SDRAM_Init+0xac>)
 80028f0:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80028f4:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80028f6:	4b14      	ldr	r3, [pc, #80]	; (8002948 <BSP_SDRAM_Init+0xac>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80028fc:	4b12      	ldr	r3, [pc, #72]	; (8002948 <BSP_SDRAM_Init+0xac>)
 80028fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002902:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002904:	4b10      	ldr	r3, [pc, #64]	; (8002948 <BSP_SDRAM_Init+0xac>)
 8002906:	2200      	movs	r2, #0
 8002908:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800290a:	4b0f      	ldr	r3, [pc, #60]	; (8002948 <BSP_SDRAM_Init+0xac>)
 800290c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002910:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002912:	2100      	movs	r1, #0
 8002914:	480c      	ldr	r0, [pc, #48]	; (8002948 <BSP_SDRAM_Init+0xac>)
 8002916:	f000 f87f 	bl	8002a18 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 800291a:	490d      	ldr	r1, [pc, #52]	; (8002950 <BSP_SDRAM_Init+0xb4>)
 800291c:	480a      	ldr	r0, [pc, #40]	; (8002948 <BSP_SDRAM_Init+0xac>)
 800291e:	f002 febf 	bl	80056a0 <HAL_SDRAM_Init>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d003      	beq.n	8002930 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002928:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <BSP_SDRAM_Init+0xb8>)
 800292a:	2201      	movs	r2, #1
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	e002      	b.n	8002936 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002930:	4b08      	ldr	r3, [pc, #32]	; (8002954 <BSP_SDRAM_Init+0xb8>)
 8002932:	2200      	movs	r2, #0
 8002934:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002936:	f240 506a 	movw	r0, #1386	; 0x56a
 800293a:	f000 f80d 	bl	8002958 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800293e:	4b05      	ldr	r3, [pc, #20]	; (8002954 <BSP_SDRAM_Init+0xb8>)
 8002940:	781b      	ldrb	r3, [r3, #0]
}
 8002942:	4618      	mov	r0, r3
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	200001ec 	.word	0x200001ec
 800294c:	a0000140 	.word	0xa0000140
 8002950:	20000220 	.word	0x20000220
 8002954:	20000078 	.word	0x20000078

08002958 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8002960:	2300      	movs	r3, #0
 8002962:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002964:	4b2a      	ldr	r3, [pc, #168]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002966:	2201      	movs	r2, #1
 8002968:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800296a:	4b29      	ldr	r3, [pc, #164]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800296c:	2208      	movs	r2, #8
 800296e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002970:	4b27      	ldr	r3, [pc, #156]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002972:	2201      	movs	r2, #1
 8002974:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002976:	4b26      	ldr	r3, [pc, #152]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002978:	2200      	movs	r2, #0
 800297a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800297c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002980:	4923      	ldr	r1, [pc, #140]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002982:	4824      	ldr	r0, [pc, #144]	; (8002a14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002984:	f002 fec0 	bl	8005708 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002988:	2001      	movs	r0, #1
 800298a:	f000 f993 	bl	8002cb4 <HAL_Delay>
  //wait_ms(1);
  
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800298e:	4b20      	ldr	r3, [pc, #128]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002990:	2202      	movs	r2, #2
 8002992:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002994:	4b1e      	ldr	r3, [pc, #120]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002996:	2208      	movs	r2, #8
 8002998:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800299a:	4b1d      	ldr	r3, [pc, #116]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800299c:	2201      	movs	r2, #1
 800299e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80029a0:	4b1b      	ldr	r3, [pc, #108]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 80029a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029aa:	4919      	ldr	r1, [pc, #100]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029ac:	4819      	ldr	r0, [pc, #100]	; (8002a14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80029ae:	f002 feab 	bl	8005708 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80029b2:	4b17      	ldr	r3, [pc, #92]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029b4:	2203      	movs	r2, #3
 80029b6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80029b8:	4b15      	ldr	r3, [pc, #84]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029ba:	2208      	movs	r2, #8
 80029bc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 80029be:	4b14      	ldr	r3, [pc, #80]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029c0:	2204      	movs	r2, #4
 80029c2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80029c4:	4b12      	ldr	r3, [pc, #72]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80029ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029ce:	4910      	ldr	r1, [pc, #64]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029d0:	4810      	ldr	r0, [pc, #64]	; (8002a14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80029d2:	f002 fe99 	bl	8005708 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 80029d6:	f44f 730c 	mov.w	r3, #560	; 0x230
 80029da:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 80029dc:	4b0c      	ldr	r3, [pc, #48]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029de:	2204      	movs	r2, #4
 80029e0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80029e2:	4b0b      	ldr	r3, [pc, #44]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029e4:	2208      	movs	r2, #8
 80029e6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80029e8:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029ea:	2201      	movs	r2, #1
 80029ec:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	4a07      	ldr	r2, [pc, #28]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029f2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80029f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029f8:	4905      	ldr	r1, [pc, #20]	; (8002a10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029fa:	4806      	ldr	r0, [pc, #24]	; (8002a14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80029fc:	f002 fe84 	bl	8005708 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	4804      	ldr	r0, [pc, #16]	; (8002a14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a04:	f002 feab 	bl	800575e <HAL_SDRAM_ProgramRefreshRate>
}
 8002a08:	bf00      	nop
 8002a0a:	3710      	adds	r7, #16
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	2000023c 	.word	0x2000023c
 8002a14:	200001ec 	.word	0x200001ec

08002a18 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b090      	sub	sp, #64	; 0x40
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f000 80ec 	beq.w	8002c02 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a2e:	4a77      	ldr	r2, [pc, #476]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a30:	4b76      	ldr	r3, [pc, #472]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a34:	f043 0301 	orr.w	r3, r3, #1
 8002a38:	6393      	str	r3, [r2, #56]	; 0x38
 8002a3a:	4b74      	ldr	r3, [pc, #464]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a44:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002a46:	2300      	movs	r3, #0
 8002a48:	627b      	str	r3, [r7, #36]	; 0x24
 8002a4a:	4a70      	ldr	r2, [pc, #448]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a4c:	4b6f      	ldr	r3, [pc, #444]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a54:	6313      	str	r3, [r2, #48]	; 0x30
 8002a56:	4b6d      	ldr	r3, [pc, #436]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	623b      	str	r3, [r7, #32]
 8002a66:	4a69      	ldr	r2, [pc, #420]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a68:	4b68      	ldr	r3, [pc, #416]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6c:	f043 0302 	orr.w	r3, r3, #2
 8002a70:	6313      	str	r3, [r2, #48]	; 0x30
 8002a72:	4b66      	ldr	r3, [pc, #408]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	623b      	str	r3, [r7, #32]
 8002a7c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	61fb      	str	r3, [r7, #28]
 8002a82:	4a62      	ldr	r2, [pc, #392]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a84:	4b61      	ldr	r3, [pc, #388]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a88:	f043 0304 	orr.w	r3, r3, #4
 8002a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a8e:	4b5f      	ldr	r3, [pc, #380]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a92:	f003 0304 	and.w	r3, r3, #4
 8002a96:	61fb      	str	r3, [r7, #28]
 8002a98:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61bb      	str	r3, [r7, #24]
 8002a9e:	4a5b      	ldr	r2, [pc, #364]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002aa0:	4b5a      	ldr	r3, [pc, #360]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa4:	f043 0308 	orr.w	r3, r3, #8
 8002aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aaa:	4b58      	ldr	r3, [pc, #352]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	61bb      	str	r3, [r7, #24]
 8002ab4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	617b      	str	r3, [r7, #20]
 8002aba:	4a54      	ldr	r2, [pc, #336]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002abc:	4b53      	ldr	r3, [pc, #332]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac0:	f043 0310 	orr.w	r3, r3, #16
 8002ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac6:	4b51      	ldr	r3, [pc, #324]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	f003 0310 	and.w	r3, r3, #16
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	613b      	str	r3, [r7, #16]
 8002ad6:	4a4d      	ldr	r2, [pc, #308]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002ad8:	4b4c      	ldr	r3, [pc, #304]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	f043 0320 	orr.w	r3, r3, #32
 8002ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ae2:	4b4a      	ldr	r3, [pc, #296]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae6:	f003 0320 	and.w	r3, r3, #32
 8002aea:	613b      	str	r3, [r7, #16]
 8002aec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
 8002af2:	4a46      	ldr	r2, [pc, #280]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002af4:	4b45      	ldr	r3, [pc, #276]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002afc:	6313      	str	r3, [r2, #48]	; 0x30
 8002afe:	4b43      	ldr	r3, [pc, #268]	; (8002c0c <BSP_SDRAM_MspInit+0x1f4>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002b0e:	2302      	movs	r3, #2
 8002b10:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002b12:	2300      	movs	r3, #0
 8002b14:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002b16:	230c      	movs	r3, #12
 8002b18:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002b1a:	2360      	movs	r3, #96	; 0x60
 8002b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8002b1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b22:	4619      	mov	r1, r3
 8002b24:	483a      	ldr	r0, [pc, #232]	; (8002c10 <BSP_SDRAM_MspInit+0x1f8>)
 8002b26:	f000 ff3d 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8002b2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b32:	4619      	mov	r1, r3
 8002b34:	4837      	ldr	r0, [pc, #220]	; (8002c14 <BSP_SDRAM_MspInit+0x1fc>)
 8002b36:	f000 ff35 	bl	80039a4 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8002b3a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002b40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b44:	4619      	mov	r1, r3
 8002b46:	4834      	ldr	r0, [pc, #208]	; (8002c18 <BSP_SDRAM_MspInit+0x200>)
 8002b48:	f000 ff2c 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8002b4c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002b50:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002b52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b56:	4619      	mov	r1, r3
 8002b58:	4830      	ldr	r0, [pc, #192]	; (8002c1c <BSP_SDRAM_MspInit+0x204>)
 8002b5a:	f000 ff23 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8002b5e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002b62:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002b64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b68:	4619      	mov	r1, r3
 8002b6a:	482d      	ldr	r0, [pc, #180]	; (8002c20 <BSP_SDRAM_MspInit+0x208>)
 8002b6c:	f000 ff1a 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8002b70:	f248 1333 	movw	r3, #33075	; 0x8133
 8002b74:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002b76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4829      	ldr	r0, [pc, #164]	; (8002c24 <BSP_SDRAM_MspInit+0x20c>)
 8002b7e:	f000 ff11 	bl	80039a4 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002b82:	4b29      	ldr	r3, [pc, #164]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002b88:	4b27      	ldr	r3, [pc, #156]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002b8a:	2280      	movs	r2, #128	; 0x80
 8002b8c:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002b8e:	4b26      	ldr	r3, [pc, #152]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002b90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b94:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002b96:	4b24      	ldr	r3, [pc, #144]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002b98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b9c:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b9e:	4b22      	ldr	r3, [pc, #136]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002ba0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ba4:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002ba6:	4b20      	ldr	r3, [pc, #128]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002ba8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002bac:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8002bae:	4b1e      	ldr	r3, [pc, #120]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002bb4:	4b1c      	ldr	r3, [pc, #112]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002bb6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002bba:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002bbc:	4b1a      	ldr	r3, [pc, #104]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002bc2:	4b19      	ldr	r3, [pc, #100]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002bc8:	4b17      	ldr	r3, [pc, #92]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002bce:	4b16      	ldr	r3, [pc, #88]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002bd4:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002bd6:	4a15      	ldr	r2, [pc, #84]	; (8002c2c <BSP_SDRAM_MspInit+0x214>)
 8002bd8:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a12      	ldr	r2, [pc, #72]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002bde:	631a      	str	r2, [r3, #48]	; 0x30
 8002be0:	4a11      	ldr	r2, [pc, #68]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8002be6:	4810      	ldr	r0, [pc, #64]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002be8:	f000 fa34 	bl	8003054 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8002bec:	480e      	ldr	r0, [pc, #56]	; (8002c28 <BSP_SDRAM_MspInit+0x210>)
 8002bee:	f000 f983 	bl	8002ef8 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	210f      	movs	r1, #15
 8002bf6:	2038      	movs	r0, #56	; 0x38
 8002bf8:	f000 f934 	bl	8002e64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002bfc:	2038      	movs	r0, #56	; 0x38
 8002bfe:	f000 f94d 	bl	8002e9c <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8002c02:	bf00      	nop
 8002c04:	3740      	adds	r7, #64	; 0x40
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	40020400 	.word	0x40020400
 8002c14:	40020800 	.word	0x40020800
 8002c18:	40020c00 	.word	0x40020c00
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	40021400 	.word	0x40021400
 8002c24:	40021800 	.word	0x40021800
 8002c28:	2000024c 	.word	0x2000024c
 8002c2c:	40026410 	.word	0x40026410

08002c30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c34:	4a0e      	ldr	r2, [pc, #56]	; (8002c70 <HAL_Init+0x40>)
 8002c36:	4b0e      	ldr	r3, [pc, #56]	; (8002c70 <HAL_Init+0x40>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c40:	4a0b      	ldr	r2, [pc, #44]	; (8002c70 <HAL_Init+0x40>)
 8002c42:	4b0b      	ldr	r3, [pc, #44]	; (8002c70 <HAL_Init+0x40>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c4c:	4a08      	ldr	r2, [pc, #32]	; (8002c70 <HAL_Init+0x40>)
 8002c4e:	4b08      	ldr	r3, [pc, #32]	; (8002c70 <HAL_Init+0x40>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c58:	2003      	movs	r0, #3
 8002c5a:	f000 f8f8 	bl	8002e4e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c5e:	2000      	movs	r0, #0
 8002c60:	f007 f994 	bl	8009f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c64:	f007 f96a 	bl	8009f3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40023c00 	.word	0x40023c00

08002c74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c78:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <HAL_IncTick+0x20>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <HAL_IncTick+0x24>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4413      	add	r3, r2
 8002c84:	4a04      	ldr	r2, [pc, #16]	; (8002c98 <HAL_IncTick+0x24>)
 8002c86:	6013      	str	r3, [r2, #0]
}
 8002c88:	bf00      	nop
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	20000079 	.word	0x20000079
 8002c98:	2000036c 	.word	0x2000036c

08002c9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca0:	4b03      	ldr	r3, [pc, #12]	; (8002cb0 <HAL_GetTick+0x14>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	2000036c 	.word	0x2000036c

08002cb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cbc:	f7ff ffee 	bl	8002c9c <HAL_GetTick>
 8002cc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ccc:	d005      	beq.n	8002cda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cce:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <HAL_Delay+0x40>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cda:	bf00      	nop
 8002cdc:	f7ff ffde 	bl	8002c9c <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	1ad2      	subs	r2, r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d3f7      	bcc.n	8002cdc <HAL_Delay+0x28>
  {
  }
}
 8002cec:	bf00      	nop
 8002cee:	3710      	adds	r7, #16
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	20000079 	.word	0x20000079

08002cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d08:	4b0c      	ldr	r3, [pc, #48]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d14:	4013      	ands	r3, r2
 8002d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d2a:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	60d3      	str	r3, [r2, #12]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	e000ed00 	.word	0xe000ed00

08002d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d44:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <__NVIC_GetPriorityGrouping+0x18>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	0a1b      	lsrs	r3, r3, #8
 8002d4a:	f003 0307 	and.w	r3, r3, #7
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	db0b      	blt.n	8002d86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d6e:	4909      	ldr	r1, [pc, #36]	; (8002d94 <__NVIC_EnableIRQ+0x38>)
 8002d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d74:	095b      	lsrs	r3, r3, #5
 8002d76:	79fa      	ldrb	r2, [r7, #7]
 8002d78:	f002 021f 	and.w	r2, r2, #31
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	e000e100 	.word	0xe000e100

08002d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	6039      	str	r1, [r7, #0]
 8002da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	db0a      	blt.n	8002dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dac:	490d      	ldr	r1, [pc, #52]	; (8002de4 <__NVIC_SetPriority+0x4c>)
 8002dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	0112      	lsls	r2, r2, #4
 8002db8:	b2d2      	uxtb	r2, r2
 8002dba:	440b      	add	r3, r1
 8002dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dc0:	e00a      	b.n	8002dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc2:	4909      	ldr	r1, [pc, #36]	; (8002de8 <__NVIC_SetPriority+0x50>)
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	3b04      	subs	r3, #4
 8002dcc:	683a      	ldr	r2, [r7, #0]
 8002dce:	b2d2      	uxtb	r2, r2
 8002dd0:	0112      	lsls	r2, r2, #4
 8002dd2:	b2d2      	uxtb	r2, r2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	761a      	strb	r2, [r3, #24]
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000e100 	.word	0xe000e100
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b089      	sub	sp, #36	; 0x24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	f1c3 0307 	rsb	r3, r3, #7
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	bf28      	it	cs
 8002e0a:	2304      	movcs	r3, #4
 8002e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	3304      	adds	r3, #4
 8002e12:	2b06      	cmp	r3, #6
 8002e14:	d902      	bls.n	8002e1c <NVIC_EncodePriority+0x30>
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	3b03      	subs	r3, #3
 8002e1a:	e000      	b.n	8002e1e <NVIC_EncodePriority+0x32>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e20:	2201      	movs	r2, #1
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	1e5a      	subs	r2, r3, #1
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	401a      	ands	r2, r3
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e32:	2101      	movs	r1, #1
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	1e59      	subs	r1, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e40:	4313      	orrs	r3, r2
         );
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3724      	adds	r7, #36	; 0x24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr

08002e4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b082      	sub	sp, #8
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7ff ff4e 	bl	8002cf8 <__NVIC_SetPriorityGrouping>
}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b086      	sub	sp, #24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
 8002e70:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e76:	f7ff ff63 	bl	8002d40 <__NVIC_GetPriorityGrouping>
 8002e7a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	68b9      	ldr	r1, [r7, #8]
 8002e80:	6978      	ldr	r0, [r7, #20]
 8002e82:	f7ff ffb3 	bl	8002dec <NVIC_EncodePriority>
 8002e86:	4602      	mov	r2, r0
 8002e88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e8c:	4611      	mov	r1, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff ff82 	bl	8002d98 <__NVIC_SetPriority>
}
 8002e94:	bf00      	nop
 8002e96:	3718      	adds	r7, #24
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff ff56 	bl	8002d5c <__NVIC_EnableIRQ>
}
 8002eb0:	bf00      	nop
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e011      	b.n	8002eee <HAL_CRC_Init+0x36>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	795b      	ldrb	r3, [r3, #5]
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d105      	bne.n	8002ee0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f004 f9e6 	bl	80072ac <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	715a      	strb	r2, [r3, #5]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f04:	f7ff feca 	bl	8002c9c <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d101      	bne.n	8002f14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e099      	b.n	8003048 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2202      	movs	r2, #2
 8002f20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6812      	ldr	r2, [r2, #0]
 8002f2c:	6812      	ldr	r2, [r2, #0]
 8002f2e:	f022 0201 	bic.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f34:	e00f      	b.n	8002f56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f36:	f7ff feb1 	bl	8002c9c <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b05      	cmp	r3, #5
 8002f42:	d908      	bls.n	8002f56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2220      	movs	r2, #32
 8002f48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2203      	movs	r2, #3
 8002f4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e078      	b.n	8003048 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d1e8      	bne.n	8002f36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	4b38      	ldr	r3, [pc, #224]	; (8003050 <HAL_DMA_Init+0x158>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fa2:	697a      	ldr	r2, [r7, #20]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fac:	2b04      	cmp	r3, #4
 8002fae:	d107      	bne.n	8002fc0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	f023 0307 	bic.w	r3, r3, #7
 8002fd6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe6:	2b04      	cmp	r3, #4
 8002fe8:	d117      	bne.n	800301a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00e      	beq.n	800301a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 f8bd 	bl	800317c <DMA_CheckFifoParam>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d008      	beq.n	800301a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2240      	movs	r2, #64	; 0x40
 800300c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003016:	2301      	movs	r3, #1
 8003018:	e016      	b.n	8003048 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f874 	bl	8003110 <DMA_CalcBaseAndBitshift>
 8003028:	4603      	mov	r3, r0
 800302a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003030:	223f      	movs	r2, #63	; 0x3f
 8003032:	409a      	lsls	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3718      	adds	r7, #24
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	f010803f 	.word	0xf010803f

08003054 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e050      	b.n	8003108 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d101      	bne.n	8003076 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003072:	2302      	movs	r3, #2
 8003074:	e048      	b.n	8003108 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	6812      	ldr	r2, [r2, #0]
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	f022 0201 	bic.w	r2, r2, #1
 8003084:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2200      	movs	r2, #0
 8003094:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2200      	movs	r2, #0
 800309c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2200      	movs	r2, #0
 80030a4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2200      	movs	r2, #0
 80030ac:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2221      	movs	r2, #33	; 0x21
 80030b4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f82a 	bl	8003110 <DMA_CalcBaseAndBitshift>
 80030bc:	4603      	mov	r3, r0
 80030be:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e8:	223f      	movs	r2, #63	; 0x3f
 80030ea:	409a      	lsls	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003106:	2300      	movs	r3, #0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3710      	adds	r7, #16
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003110:	b480      	push	{r7}
 8003112:	b085      	sub	sp, #20
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	b2db      	uxtb	r3, r3
 800311e:	3b10      	subs	r3, #16
 8003120:	4a14      	ldr	r2, [pc, #80]	; (8003174 <DMA_CalcBaseAndBitshift+0x64>)
 8003122:	fba2 2303 	umull	r2, r3, r2, r3
 8003126:	091b      	lsrs	r3, r3, #4
 8003128:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800312a:	4a13      	ldr	r2, [pc, #76]	; (8003178 <DMA_CalcBaseAndBitshift+0x68>)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4413      	add	r3, r2
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	461a      	mov	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2b03      	cmp	r3, #3
 800313c:	d909      	bls.n	8003152 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003146:	f023 0303 	bic.w	r3, r3, #3
 800314a:	1d1a      	adds	r2, r3, #4
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	659a      	str	r2, [r3, #88]	; 0x58
 8003150:	e007      	b.n	8003162 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800315a:	f023 0303 	bic.w	r3, r3, #3
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003166:	4618      	mov	r0, r3
 8003168:	3714      	adds	r7, #20
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	aaaaaaab 	.word	0xaaaaaaab
 8003178:	0800cfc4 	.word	0x0800cfc4

0800317c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003184:	2300      	movs	r3, #0
 8003186:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d11f      	bne.n	80031d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	2b03      	cmp	r3, #3
 800319a:	d855      	bhi.n	8003248 <DMA_CheckFifoParam+0xcc>
 800319c:	a201      	add	r2, pc, #4	; (adr r2, 80031a4 <DMA_CheckFifoParam+0x28>)
 800319e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a2:	bf00      	nop
 80031a4:	080031b5 	.word	0x080031b5
 80031a8:	080031c7 	.word	0x080031c7
 80031ac:	080031b5 	.word	0x080031b5
 80031b0:	08003249 	.word	0x08003249
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d045      	beq.n	800324c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031c4:	e042      	b.n	800324c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031ce:	d13f      	bne.n	8003250 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031d4:	e03c      	b.n	8003250 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031de:	d121      	bne.n	8003224 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d836      	bhi.n	8003254 <DMA_CheckFifoParam+0xd8>
 80031e6:	a201      	add	r2, pc, #4	; (adr r2, 80031ec <DMA_CheckFifoParam+0x70>)
 80031e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ec:	080031fd 	.word	0x080031fd
 80031f0:	08003203 	.word	0x08003203
 80031f4:	080031fd 	.word	0x080031fd
 80031f8:	08003215 	.word	0x08003215
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003200:	e02f      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003206:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d024      	beq.n	8003258 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003212:	e021      	b.n	8003258 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003218:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800321c:	d11e      	bne.n	800325c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003222:	e01b      	b.n	800325c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d902      	bls.n	8003230 <DMA_CheckFifoParam+0xb4>
 800322a:	2b03      	cmp	r3, #3
 800322c:	d003      	beq.n	8003236 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800322e:	e018      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	73fb      	strb	r3, [r7, #15]
      break;
 8003234:	e015      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00e      	beq.n	8003260 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	73fb      	strb	r3, [r7, #15]
      break;
 8003246:	e00b      	b.n	8003260 <DMA_CheckFifoParam+0xe4>
      break;
 8003248:	bf00      	nop
 800324a:	e00a      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
      break;
 800324c:	bf00      	nop
 800324e:	e008      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
      break;
 8003250:	bf00      	nop
 8003252:	e006      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
      break;
 8003254:	bf00      	nop
 8003256:	e004      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
      break;
 8003258:	bf00      	nop
 800325a:	e002      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
      break;   
 800325c:	bf00      	nop
 800325e:	e000      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
      break;
 8003260:	bf00      	nop
    }
  } 
  
  return status; 
 8003262:	7bfb      	ldrb	r3, [r7, #15]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3714      	adds	r7, #20
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e03b      	b.n	80032fa <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d106      	bne.n	800329c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f004 f85c 	bl	8007354 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2202      	movs	r2, #2
 80032a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	6812      	ldr	r2, [r2, #0]
 80032ac:	6812      	ldr	r2, [r2, #0]
 80032ae:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6852      	ldr	r2, [r2, #4]
 80032b6:	430a      	orrs	r2, r1
 80032b8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6812      	ldr	r2, [r2, #0]
 80032c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80032c4:	f022 0107 	bic.w	r1, r2, #7
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	6892      	ldr	r2, [r2, #8]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80032de:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	68c9      	ldr	r1, [r1, #12]
 80032e6:	430b      	orrs	r3, r1
 80032e8:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b086      	sub	sp, #24
 8003306:	af02      	add	r7, sp, #8
 8003308:	60f8      	str	r0, [r7, #12]
 800330a:	60b9      	str	r1, [r7, #8]
 800330c:	607a      	str	r2, [r7, #4]
 800330e:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003316:	2b01      	cmp	r3, #1
 8003318:	d101      	bne.n	800331e <HAL_DMA2D_Start+0x1c>
 800331a:	2302      	movs	r3, #2
 800331c:	e018      	b.n	8003350 <HAL_DMA2D_Start+0x4e>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2202      	movs	r2, #2
 800332a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	68b9      	ldr	r1, [r7, #8]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f000 fa97 	bl	800386c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	f042 0201 	orr.w	r2, r2, #1
 800334c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	3710      	adds	r7, #16
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003362:	2300      	movs	r3, #0
 8003364:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b00      	cmp	r3, #0
 8003372:	d056      	beq.n	8003422 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8003374:	f7ff fc92 	bl	8002c9c <HAL_GetTick>
 8003378:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800337a:	e04b      	b.n	8003414 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800338a:	2b00      	cmp	r3, #0
 800338c:	d023      	beq.n	80033d6 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f003 0320 	and.w	r3, r3, #32
 8003394:	2b00      	cmp	r3, #0
 8003396:	d005      	beq.n	80033a4 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800339c:	f043 0202 	orr.w	r2, r3, #2
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d005      	beq.n	80033ba <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033b2:	f043 0201 	orr.w	r2, r3, #1
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2221      	movs	r2, #33	; 0x21
 80033c0:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2204      	movs	r2, #4
 80033c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e0a5      	b.n	8003522 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033dc:	d01a      	beq.n	8003414 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80033de:	f7ff fc5d 	bl	8002c9c <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	1ad2      	subs	r2, r2, r3
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d802      	bhi.n	80033f4 <HAL_DMA2D_PollForTransfer+0x9c>
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10f      	bne.n	8003414 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f8:	f043 0220 	orr.w	r2, r3, #32
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2203      	movs	r2, #3
 8003404:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e086      	b.n	8003522 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d0ac      	beq.n	800337c <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	f003 0320 	and.w	r3, r3, #32
 800342c:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003434:	f003 0320 	and.w	r3, r3, #32
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	4313      	orrs	r3, r2
 800343c:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d061      	beq.n	8003508 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003444:	f7ff fc2a 	bl	8002c9c <HAL_GetTick>
 8003448:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800344a:	e056      	b.n	80034fa <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800345a:	2b00      	cmp	r3, #0
 800345c:	d02e      	beq.n	80034bc <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f003 0308 	and.w	r3, r3, #8
 8003464:	2b00      	cmp	r3, #0
 8003466:	d005      	beq.n	8003474 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800346c:	f043 0204 	orr.w	r2, r3, #4
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f003 0320 	and.w	r3, r3, #32
 800347a:	2b00      	cmp	r3, #0
 800347c:	d005      	beq.n	800348a <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003482:	f043 0202 	orr.w	r2, r3, #2
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f003 0301 	and.w	r3, r3, #1
 8003490:	2b00      	cmp	r3, #0
 8003492:	d005      	beq.n	80034a0 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003498:	f043 0201 	orr.w	r2, r3, #1
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2229      	movs	r2, #41	; 0x29
 80034a6:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2204      	movs	r2, #4
 80034ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e032      	b.n	8003522 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c2:	d01a      	beq.n	80034fa <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80034c4:	f7ff fbea 	bl	8002c9c <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	1ad2      	subs	r2, r2, r3
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d802      	bhi.n	80034da <HAL_DMA2D_PollForTransfer+0x182>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10f      	bne.n	80034fa <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034de:	f043 0220 	orr.w	r2, r3, #32
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2203      	movs	r2, #3
 80034ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e013      	b.n	8003522 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f003 0310 	and.w	r3, r3, #16
 8003504:	2b00      	cmp	r3, #0
 8003506:	d0a1      	beq.n	800344c <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2212      	movs	r2, #18
 800350e:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3718      	adds	r7, #24
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800352a:	b580      	push	{r7, lr}
 800352c:	b084      	sub	sp, #16
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d026      	beq.n	800359a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003552:	2b00      	cmp	r3, #0
 8003554:	d021      	beq.n	800359a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	6812      	ldr	r2, [r2, #0]
 800355e:	6812      	ldr	r2, [r2, #0]
 8003560:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003564:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356a:	f043 0201 	orr.w	r2, r3, #1
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2201      	movs	r2, #1
 8003578:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2204      	movs	r2, #4
 800357e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d003      	beq.n	800359a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f003 0320 	and.w	r3, r3, #32
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d026      	beq.n	80035f2 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d021      	beq.n	80035f2 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6812      	ldr	r2, [r2, #0]
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035bc:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2220      	movs	r2, #32
 80035c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ca:	f043 0202 	orr.w	r2, r3, #2
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2204      	movs	r2, #4
 80035d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f003 0308 	and.w	r3, r3, #8
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d026      	beq.n	800364a <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003602:	2b00      	cmp	r3, #0
 8003604:	d021      	beq.n	800364a <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6812      	ldr	r2, [r2, #0]
 800360e:	6812      	ldr	r2, [r2, #0]
 8003610:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003614:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2208      	movs	r2, #8
 800361c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003622:	f043 0204 	orr.w	r2, r3, #4
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2204      	movs	r2, #4
 800362e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b00      	cmp	r3, #0
 8003652:	d013      	beq.n	800367c <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00e      	beq.n	800367c <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	6812      	ldr	r2, [r2, #0]
 8003666:	6812      	ldr	r2, [r2, #0]
 8003668:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800366c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2204      	movs	r2, #4
 8003674:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f853 	bl	8003722 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d024      	beq.n	80036d0 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800368c:	2b00      	cmp	r3, #0
 800368e:	d01f      	beq.n	80036d0 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6812      	ldr	r2, [r2, #0]
 8003698:	6812      	ldr	r2, [r2, #0]
 800369a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800369e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2202      	movs	r2, #2
 80036a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f003 0310 	and.w	r3, r3, #16
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d01f      	beq.n	800371a <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d01a      	beq.n	800371a <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6812      	ldr	r2, [r2, #0]
 80036ec:	6812      	ldr	r2, [r2, #0]
 80036ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036f2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2210      	movs	r2, #16
 80036fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 f80e 	bl	8003736 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800371a:	bf00      	nop
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr

08003736 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
	...

0800374c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800374c:	b480      	push	{r7}
 800374e:	b087      	sub	sp, #28
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003764:	2b01      	cmp	r3, #1
 8003766:	d101      	bne.n	800376c <HAL_DMA2D_ConfigLayer+0x20>
 8003768:	2302      	movs	r3, #2
 800376a:	e077      	b.n	800385c <HAL_DMA2D_ConfigLayer+0x110>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2202      	movs	r2, #2
 8003778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	3318      	adds	r3, #24
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	4413      	add	r3, r2
 8003786:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	041b      	lsls	r3, r3, #16
 8003792:	4313      	orrs	r3, r2
 8003794:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003796:	4b34      	ldr	r3, [pc, #208]	; (8003868 <HAL_DMA2D_ConfigLayer+0x11c>)
 8003798:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2b0a      	cmp	r3, #10
 80037a0:	d003      	beq.n	80037aa <HAL_DMA2D_ConfigLayer+0x5e>
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2b09      	cmp	r3, #9
 80037a8:	d107      	bne.n	80037ba <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]
 80037b8:	e005      	b.n	80037c6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	061b      	lsls	r3, r3, #24
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d11f      	bne.n	800380c <HAL_DMA2D_ConfigLayer+0xc0>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	43d2      	mvns	r2, r2
 80037da:	4011      	ands	r1, r2
 80037dc:	697a      	ldr	r2, [r7, #20]
 80037de:	430a      	orrs	r2, r1
 80037e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	693a      	ldr	r2, [r7, #16]
 80037e8:	6812      	ldr	r2, [r2, #0]
 80037ea:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2b0a      	cmp	r3, #10
 80037f2:	d003      	beq.n	80037fc <HAL_DMA2D_ConfigLayer+0xb0>
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	2b09      	cmp	r3, #9
 80037fa:	d126      	bne.n	800384a <HAL_DMA2D_ConfigLayer+0xfe>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	68d2      	ldr	r2, [r2, #12]
 8003804:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003808:	629a      	str	r2, [r3, #40]	; 0x28
 800380a:	e01e      	b.n	800384a <HAL_DMA2D_ConfigLayer+0xfe>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	6812      	ldr	r2, [r2, #0]
 8003814:	69d1      	ldr	r1, [r2, #28]
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	43d2      	mvns	r2, r2
 800381a:	4011      	ands	r1, r2
 800381c:	697a      	ldr	r2, [r7, #20]
 800381e:	430a      	orrs	r2, r1
 8003820:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	6812      	ldr	r2, [r2, #0]
 800382a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	2b0a      	cmp	r3, #10
 8003832:	d003      	beq.n	800383c <HAL_DMA2D_ConfigLayer+0xf0>
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	2b09      	cmp	r3, #9
 800383a:	d106      	bne.n	800384a <HAL_DMA2D_ConfigLayer+0xfe>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	68d2      	ldr	r2, [r2, #12]
 8003844:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003848:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800385a:	2300      	movs	r3, #0
}
 800385c:	4618      	mov	r0, r3
 800385e:	371c      	adds	r7, #28
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr
 8003868:	ff03000f 	.word	0xff03000f

0800386c <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 800386c:	b480      	push	{r7}
 800386e:	b08b      	sub	sp, #44	; 0x2c
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	6812      	ldr	r2, [r2, #0]
 8003882:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003884:	f002 4140 	and.w	r1, r2, #3221225472	; 0xc0000000
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	0410      	lsls	r0, r2, #16
 800388c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800388e:	4302      	orrs	r2, r0
 8003890:	430a      	orrs	r2, r1
 8003892:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80038a4:	d174      	bne.n	8003990 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80038ac:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80038b4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80038bc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d108      	bne.n	80038de <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	431a      	orrs	r2, r3
 80038d2:	6a3b      	ldr	r3, [r7, #32]
 80038d4:	431a      	orrs	r2, r3
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	4313      	orrs	r3, r2
 80038da:	627b      	str	r3, [r7, #36]	; 0x24
 80038dc:	e053      	b.n	8003986 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d106      	bne.n	80038f4 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80038e6:	69ba      	ldr	r2, [r7, #24]
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	431a      	orrs	r2, r3
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	627b      	str	r3, [r7, #36]	; 0x24
 80038f2:	e048      	b.n	8003986 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d111      	bne.n	8003920 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	0cdb      	lsrs	r3, r3, #19
 8003900:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	0a9b      	lsrs	r3, r3, #10
 8003906:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	08db      	lsrs	r3, r3, #3
 800390c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	015a      	lsls	r2, r3, #5
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	02db      	lsls	r3, r3, #11
 8003916:	431a      	orrs	r2, r3
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	4313      	orrs	r3, r2
 800391c:	627b      	str	r3, [r7, #36]	; 0x24
 800391e:	e032      	b.n	8003986 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	2b03      	cmp	r3, #3
 8003926:	d117      	bne.n	8003958 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	0fdb      	lsrs	r3, r3, #31
 800392c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	0cdb      	lsrs	r3, r3, #19
 8003932:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	0adb      	lsrs	r3, r3, #11
 8003938:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	08db      	lsrs	r3, r3, #3
 800393e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	015a      	lsls	r2, r3, #5
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	029b      	lsls	r3, r3, #10
 8003948:	431a      	orrs	r2, r3
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	03db      	lsls	r3, r3, #15
 800394e:	431a      	orrs	r2, r3
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	4313      	orrs	r3, r2
 8003954:	627b      	str	r3, [r7, #36]	; 0x24
 8003956:	e016      	b.n	8003986 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003958:	6a3b      	ldr	r3, [r7, #32]
 800395a:	0f1b      	lsrs	r3, r3, #28
 800395c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	0d1b      	lsrs	r3, r3, #20
 8003962:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	0b1b      	lsrs	r3, r3, #12
 8003968:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	091b      	lsrs	r3, r3, #4
 800396e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	011a      	lsls	r2, r3, #4
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	021b      	lsls	r3, r3, #8
 8003978:	431a      	orrs	r2, r3
 800397a:	6a3b      	ldr	r3, [r7, #32]
 800397c:	031b      	lsls	r3, r3, #12
 800397e:	431a      	orrs	r2, r3
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	4313      	orrs	r3, r2
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800398c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800398e:	e003      	b.n	8003998 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	60da      	str	r2, [r3, #12]
}
 8003998:	bf00      	nop
 800399a:	372c      	adds	r7, #44	; 0x2c
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b089      	sub	sp, #36	; 0x24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039b6:	2300      	movs	r3, #0
 80039b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ba:	2300      	movs	r3, #0
 80039bc:	61fb      	str	r3, [r7, #28]
 80039be:	e177      	b.n	8003cb0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039c0:	2201      	movs	r2, #1
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	4013      	ands	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039d4:	693a      	ldr	r2, [r7, #16]
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	429a      	cmp	r2, r3
 80039da:	f040 8166 	bne.w	8003caa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d003      	beq.n	80039ee <HAL_GPIO_Init+0x4a>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2b12      	cmp	r3, #18
 80039ec:	d123      	bne.n	8003a36 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	08da      	lsrs	r2, r3, #3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	3208      	adds	r2, #8
 80039f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	220f      	movs	r2, #15
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	f003 0307 	and.w	r3, r3, #7
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	08da      	lsrs	r2, r3, #3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	3208      	adds	r2, #8
 8003a30:	69b9      	ldr	r1, [r7, #24]
 8003a32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	005b      	lsls	r3, r3, #1
 8003a40:	2203      	movs	r2, #3
 8003a42:	fa02 f303 	lsl.w	r3, r2, r3
 8003a46:	43db      	mvns	r3, r3
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f003 0203 	and.w	r2, r3, #3
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d00b      	beq.n	8003a8a <HAL_GPIO_Init+0xe6>
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d007      	beq.n	8003a8a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a7e:	2b11      	cmp	r3, #17
 8003a80:	d003      	beq.n	8003a8a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b12      	cmp	r3, #18
 8003a88:	d130      	bne.n	8003aec <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	2203      	movs	r2, #3
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	68da      	ldr	r2, [r3, #12]
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	005b      	lsls	r3, r3, #1
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac8:	43db      	mvns	r3, r3
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	4013      	ands	r3, r2
 8003ace:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	091b      	lsrs	r3, r3, #4
 8003ad6:	f003 0201 	and.w	r2, r3, #1
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	2203      	movs	r2, #3
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	43db      	mvns	r3, r3
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	4013      	ands	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	689a      	ldr	r2, [r3, #8]
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 80c0 	beq.w	8003caa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60fb      	str	r3, [r7, #12]
 8003b2e:	4a65      	ldr	r2, [pc, #404]	; (8003cc4 <HAL_GPIO_Init+0x320>)
 8003b30:	4b64      	ldr	r3, [pc, #400]	; (8003cc4 <HAL_GPIO_Init+0x320>)
 8003b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b38:	6453      	str	r3, [r2, #68]	; 0x44
 8003b3a:	4b62      	ldr	r3, [pc, #392]	; (8003cc4 <HAL_GPIO_Init+0x320>)
 8003b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b46:	4a60      	ldr	r2, [pc, #384]	; (8003cc8 <HAL_GPIO_Init+0x324>)
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	089b      	lsrs	r3, r3, #2
 8003b4c:	3302      	adds	r3, #2
 8003b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	f003 0303 	and.w	r3, r3, #3
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	220f      	movs	r2, #15
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	43db      	mvns	r3, r3
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	4013      	ands	r3, r2
 8003b68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a57      	ldr	r2, [pc, #348]	; (8003ccc <HAL_GPIO_Init+0x328>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d037      	beq.n	8003be2 <HAL_GPIO_Init+0x23e>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a56      	ldr	r2, [pc, #344]	; (8003cd0 <HAL_GPIO_Init+0x32c>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d031      	beq.n	8003bde <HAL_GPIO_Init+0x23a>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a55      	ldr	r2, [pc, #340]	; (8003cd4 <HAL_GPIO_Init+0x330>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d02b      	beq.n	8003bda <HAL_GPIO_Init+0x236>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a54      	ldr	r2, [pc, #336]	; (8003cd8 <HAL_GPIO_Init+0x334>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d025      	beq.n	8003bd6 <HAL_GPIO_Init+0x232>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a53      	ldr	r2, [pc, #332]	; (8003cdc <HAL_GPIO_Init+0x338>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d01f      	beq.n	8003bd2 <HAL_GPIO_Init+0x22e>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a52      	ldr	r2, [pc, #328]	; (8003ce0 <HAL_GPIO_Init+0x33c>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d019      	beq.n	8003bce <HAL_GPIO_Init+0x22a>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a51      	ldr	r2, [pc, #324]	; (8003ce4 <HAL_GPIO_Init+0x340>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d013      	beq.n	8003bca <HAL_GPIO_Init+0x226>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a50      	ldr	r2, [pc, #320]	; (8003ce8 <HAL_GPIO_Init+0x344>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d00d      	beq.n	8003bc6 <HAL_GPIO_Init+0x222>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a4f      	ldr	r2, [pc, #316]	; (8003cec <HAL_GPIO_Init+0x348>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d007      	beq.n	8003bc2 <HAL_GPIO_Init+0x21e>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a4e      	ldr	r2, [pc, #312]	; (8003cf0 <HAL_GPIO_Init+0x34c>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d101      	bne.n	8003bbe <HAL_GPIO_Init+0x21a>
 8003bba:	2309      	movs	r3, #9
 8003bbc:	e012      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003bbe:	230a      	movs	r3, #10
 8003bc0:	e010      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003bc2:	2308      	movs	r3, #8
 8003bc4:	e00e      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003bc6:	2307      	movs	r3, #7
 8003bc8:	e00c      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003bca:	2306      	movs	r3, #6
 8003bcc:	e00a      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003bce:	2305      	movs	r3, #5
 8003bd0:	e008      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003bd2:	2304      	movs	r3, #4
 8003bd4:	e006      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e004      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	e002      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <HAL_GPIO_Init+0x240>
 8003be2:	2300      	movs	r3, #0
 8003be4:	69fa      	ldr	r2, [r7, #28]
 8003be6:	f002 0203 	and.w	r2, r2, #3
 8003bea:	0092      	lsls	r2, r2, #2
 8003bec:	4093      	lsls	r3, r2
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bf4:	4934      	ldr	r1, [pc, #208]	; (8003cc8 <HAL_GPIO_Init+0x324>)
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	089b      	lsrs	r3, r3, #2
 8003bfa:	3302      	adds	r3, #2
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c02:	4b3c      	ldr	r3, [pc, #240]	; (8003cf4 <HAL_GPIO_Init+0x350>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	43db      	mvns	r3, r3
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003c1e:	69ba      	ldr	r2, [r7, #24]
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c26:	4a33      	ldr	r2, [pc, #204]	; (8003cf4 <HAL_GPIO_Init+0x350>)
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003c2c:	4b31      	ldr	r3, [pc, #196]	; (8003cf4 <HAL_GPIO_Init+0x350>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	43db      	mvns	r3, r3
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d003      	beq.n	8003c50 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c50:	4a28      	ldr	r2, [pc, #160]	; (8003cf4 <HAL_GPIO_Init+0x350>)
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c56:	4b27      	ldr	r3, [pc, #156]	; (8003cf4 <HAL_GPIO_Init+0x350>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	43db      	mvns	r3, r3
 8003c60:	69ba      	ldr	r2, [r7, #24]
 8003c62:	4013      	ands	r3, r2
 8003c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d003      	beq.n	8003c7a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003c72:	69ba      	ldr	r2, [r7, #24]
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c7a:	4a1e      	ldr	r2, [pc, #120]	; (8003cf4 <HAL_GPIO_Init+0x350>)
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c80:	4b1c      	ldr	r3, [pc, #112]	; (8003cf4 <HAL_GPIO_Init+0x350>)
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	43db      	mvns	r3, r3
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d003      	beq.n	8003ca4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ca4:	4a13      	ldr	r2, [pc, #76]	; (8003cf4 <HAL_GPIO_Init+0x350>)
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	3301      	adds	r3, #1
 8003cae:	61fb      	str	r3, [r7, #28]
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	2b0f      	cmp	r3, #15
 8003cb4:	f67f ae84 	bls.w	80039c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cb8:	bf00      	nop
 8003cba:	3724      	adds	r7, #36	; 0x24
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	40023800 	.word	0x40023800
 8003cc8:	40013800 	.word	0x40013800
 8003ccc:	40020000 	.word	0x40020000
 8003cd0:	40020400 	.word	0x40020400
 8003cd4:	40020800 	.word	0x40020800
 8003cd8:	40020c00 	.word	0x40020c00
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	40021400 	.word	0x40021400
 8003ce4:	40021800 	.word	0x40021800
 8003ce8:	40021c00 	.word	0x40021c00
 8003cec:	40022000 	.word	0x40022000
 8003cf0:	40022400 	.word	0x40022400
 8003cf4:	40013c00 	.word	0x40013c00

08003cf8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b087      	sub	sp, #28
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d02:	2300      	movs	r3, #0
 8003d04:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003d06:	2300      	movs	r3, #0
 8003d08:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d0e:	2300      	movs	r3, #0
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	e0da      	b.n	8003eca <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d14:	2201      	movs	r2, #1
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	4013      	ands	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	f040 80ca 	bne.w	8003ec4 <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003d30:	4a6b      	ldr	r2, [pc, #428]	; (8003ee0 <HAL_GPIO_DeInit+0x1e8>)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	089b      	lsrs	r3, r3, #2
 8003d36:	3302      	adds	r3, #2
 8003d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d3c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f003 0303 	and.w	r3, r3, #3
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	220f      	movs	r2, #15
 8003d48:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	4013      	ands	r3, r2
 8003d50:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a63      	ldr	r2, [pc, #396]	; (8003ee4 <HAL_GPIO_DeInit+0x1ec>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d037      	beq.n	8003dca <HAL_GPIO_DeInit+0xd2>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a62      	ldr	r2, [pc, #392]	; (8003ee8 <HAL_GPIO_DeInit+0x1f0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d031      	beq.n	8003dc6 <HAL_GPIO_DeInit+0xce>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a61      	ldr	r2, [pc, #388]	; (8003eec <HAL_GPIO_DeInit+0x1f4>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d02b      	beq.n	8003dc2 <HAL_GPIO_DeInit+0xca>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a60      	ldr	r2, [pc, #384]	; (8003ef0 <HAL_GPIO_DeInit+0x1f8>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d025      	beq.n	8003dbe <HAL_GPIO_DeInit+0xc6>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a5f      	ldr	r2, [pc, #380]	; (8003ef4 <HAL_GPIO_DeInit+0x1fc>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d01f      	beq.n	8003dba <HAL_GPIO_DeInit+0xc2>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a5e      	ldr	r2, [pc, #376]	; (8003ef8 <HAL_GPIO_DeInit+0x200>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d019      	beq.n	8003db6 <HAL_GPIO_DeInit+0xbe>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a5d      	ldr	r2, [pc, #372]	; (8003efc <HAL_GPIO_DeInit+0x204>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d013      	beq.n	8003db2 <HAL_GPIO_DeInit+0xba>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a5c      	ldr	r2, [pc, #368]	; (8003f00 <HAL_GPIO_DeInit+0x208>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d00d      	beq.n	8003dae <HAL_GPIO_DeInit+0xb6>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a5b      	ldr	r2, [pc, #364]	; (8003f04 <HAL_GPIO_DeInit+0x20c>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d007      	beq.n	8003daa <HAL_GPIO_DeInit+0xb2>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a5a      	ldr	r2, [pc, #360]	; (8003f08 <HAL_GPIO_DeInit+0x210>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d101      	bne.n	8003da6 <HAL_GPIO_DeInit+0xae>
 8003da2:	2309      	movs	r3, #9
 8003da4:	e012      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003da6:	230a      	movs	r3, #10
 8003da8:	e010      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003daa:	2308      	movs	r3, #8
 8003dac:	e00e      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003dae:	2307      	movs	r3, #7
 8003db0:	e00c      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003db2:	2306      	movs	r3, #6
 8003db4:	e00a      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003db6:	2305      	movs	r3, #5
 8003db8:	e008      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003dba:	2304      	movs	r3, #4
 8003dbc:	e006      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e004      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	e002      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e000      	b.n	8003dcc <HAL_GPIO_DeInit+0xd4>
 8003dca:	2300      	movs	r3, #0
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	f002 0203 	and.w	r2, r2, #3
 8003dd2:	0092      	lsls	r2, r2, #2
 8003dd4:	fa03 f202 	lsl.w	r2, r3, r2
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d132      	bne.n	8003e44 <HAL_GPIO_DeInit+0x14c>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f003 0303 	and.w	r3, r3, #3
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	220f      	movs	r2, #15
 8003de8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dec:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003dee:	483c      	ldr	r0, [pc, #240]	; (8003ee0 <HAL_GPIO_DeInit+0x1e8>)
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	089b      	lsrs	r3, r3, #2
 8003df4:	493a      	ldr	r1, [pc, #232]	; (8003ee0 <HAL_GPIO_DeInit+0x1e8>)
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	0892      	lsrs	r2, r2, #2
 8003dfa:	3202      	adds	r2, #2
 8003dfc:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	43d2      	mvns	r2, r2
 8003e04:	400a      	ands	r2, r1
 8003e06:	3302      	adds	r3, #2
 8003e08:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003e0c:	493f      	ldr	r1, [pc, #252]	; (8003f0c <HAL_GPIO_DeInit+0x214>)
 8003e0e:	4b3f      	ldr	r3, [pc, #252]	; (8003f0c <HAL_GPIO_DeInit+0x214>)
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	43db      	mvns	r3, r3
 8003e16:	4013      	ands	r3, r2
 8003e18:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003e1a:	493c      	ldr	r1, [pc, #240]	; (8003f0c <HAL_GPIO_DeInit+0x214>)
 8003e1c:	4b3b      	ldr	r3, [pc, #236]	; (8003f0c <HAL_GPIO_DeInit+0x214>)
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	43db      	mvns	r3, r3
 8003e24:	4013      	ands	r3, r2
 8003e26:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003e28:	4938      	ldr	r1, [pc, #224]	; (8003f0c <HAL_GPIO_DeInit+0x214>)
 8003e2a:	4b38      	ldr	r3, [pc, #224]	; (8003f0c <HAL_GPIO_DeInit+0x214>)
 8003e2c:	689a      	ldr	r2, [r3, #8]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	43db      	mvns	r3, r3
 8003e32:	4013      	ands	r3, r2
 8003e34:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003e36:	4935      	ldr	r1, [pc, #212]	; (8003f0c <HAL_GPIO_DeInit+0x214>)
 8003e38:	4b34      	ldr	r3, [pc, #208]	; (8003f0c <HAL_GPIO_DeInit+0x214>)
 8003e3a:	68da      	ldr	r2, [r3, #12]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	4013      	ands	r3, r2
 8003e42:	60cb      	str	r3, [r1, #12]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	2103      	movs	r1, #3
 8003e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e52:	43db      	mvns	r3, r3
 8003e54:	401a      	ands	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	08da      	lsrs	r2, r3, #3
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	08d9      	lsrs	r1, r3, #3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	3108      	adds	r1, #8
 8003e66:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	200f      	movs	r0, #15
 8003e74:	fa00 f303 	lsl.w	r3, r0, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	4019      	ands	r1, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	3208      	adds	r2, #8
 8003e80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	2103      	movs	r1, #3
 8003e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e92:	43db      	mvns	r3, r3
 8003e94:	401a      	ands	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	401a      	ands	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68da      	ldr	r2, [r3, #12]
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	2103      	movs	r1, #3
 8003eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	401a      	ands	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	60da      	str	r2, [r3, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	617b      	str	r3, [r7, #20]
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	2b0f      	cmp	r3, #15
 8003ece:	f67f af21 	bls.w	8003d14 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003ed2:	bf00      	nop
 8003ed4:	371c      	adds	r7, #28
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	40013800 	.word	0x40013800
 8003ee4:	40020000 	.word	0x40020000
 8003ee8:	40020400 	.word	0x40020400
 8003eec:	40020800 	.word	0x40020800
 8003ef0:	40020c00 	.word	0x40020c00
 8003ef4:	40021000 	.word	0x40021000
 8003ef8:	40021400 	.word	0x40021400
 8003efc:	40021800 	.word	0x40021800
 8003f00:	40021c00 	.word	0x40021c00
 8003f04:	40022000 	.word	0x40022000
 8003f08:	40022400 	.word	0x40022400
 8003f0c:	40013c00 	.word	0x40013c00

08003f10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b085      	sub	sp, #20
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	691a      	ldr	r2, [r3, #16]
 8003f20:	887b      	ldrh	r3, [r7, #2]
 8003f22:	4013      	ands	r3, r2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d002      	beq.n	8003f2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	73fb      	strb	r3, [r7, #15]
 8003f2c:	e001      	b.n	8003f32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	807b      	strh	r3, [r7, #2]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f50:	787b      	ldrb	r3, [r7, #1]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f56:	887a      	ldrh	r2, [r7, #2]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f5c:	e003      	b.n	8003f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f5e:	887b      	ldrh	r3, [r7, #2]
 8003f60:	041a      	lsls	r2, r3, #16
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	619a      	str	r2, [r3, #24]
}
 8003f66:	bf00      	nop
 8003f68:	370c      	adds	r7, #12
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
	...

08003f74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f74:	b590      	push	{r4, r7, lr}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e10f      	b.n	80041a6 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d106      	bne.n	8003fa0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f003 fc44 	bl	8007828 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2224      	movs	r2, #36	; 0x24
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6812      	ldr	r2, [r2, #0]
 8003fb0:	6812      	ldr	r2, [r2, #0]
 8003fb2:	f022 0201 	bic.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fb8:	f001 f974 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8003fbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	4a7b      	ldr	r2, [pc, #492]	; (80041b0 <HAL_I2C_Init+0x23c>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d807      	bhi.n	8003fd8 <HAL_I2C_Init+0x64>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	4a7a      	ldr	r2, [pc, #488]	; (80041b4 <HAL_I2C_Init+0x240>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	bf94      	ite	ls
 8003fd0:	2301      	movls	r3, #1
 8003fd2:	2300      	movhi	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	e006      	b.n	8003fe6 <HAL_I2C_Init+0x72>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	4a77      	ldr	r2, [pc, #476]	; (80041b8 <HAL_I2C_Init+0x244>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	bf94      	ite	ls
 8003fe0:	2301      	movls	r3, #1
 8003fe2:	2300      	movhi	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e0db      	b.n	80041a6 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	4a72      	ldr	r2, [pc, #456]	; (80041bc <HAL_I2C_Init+0x248>)
 8003ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff6:	0c9b      	lsrs	r3, r3, #18
 8003ff8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6812      	ldr	r2, [r2, #0]
 8004002:	6852      	ldr	r2, [r2, #4]
 8004004:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8004008:	68ba      	ldr	r2, [r7, #8]
 800400a:	430a      	orrs	r2, r1
 800400c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	6a1b      	ldr	r3, [r3, #32]
 8004018:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	4863      	ldr	r0, [pc, #396]	; (80041b0 <HAL_I2C_Init+0x23c>)
 8004022:	4283      	cmp	r3, r0
 8004024:	d802      	bhi.n	800402c <HAL_I2C_Init+0xb8>
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	3301      	adds	r3, #1
 800402a:	e009      	b.n	8004040 <HAL_I2C_Init+0xcc>
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004032:	fb00 f303 	mul.w	r3, r0, r3
 8004036:	4862      	ldr	r0, [pc, #392]	; (80041c0 <HAL_I2C_Init+0x24c>)
 8004038:	fba0 0303 	umull	r0, r3, r0, r3
 800403c:	099b      	lsrs	r3, r3, #6
 800403e:	3301      	adds	r3, #1
 8004040:	430b      	orrs	r3, r1
 8004042:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6818      	ldr	r0, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	69db      	ldr	r3, [r3, #28]
 800404e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004052:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	4955      	ldr	r1, [pc, #340]	; (80041b0 <HAL_I2C_Init+0x23c>)
 800405c:	428b      	cmp	r3, r1
 800405e:	d80d      	bhi.n	800407c <HAL_I2C_Init+0x108>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	1e59      	subs	r1, r3, #1
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	005b      	lsls	r3, r3, #1
 800406a:	fbb1 f3f3 	udiv	r3, r1, r3
 800406e:	3301      	adds	r3, #1
 8004070:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004074:	2b04      	cmp	r3, #4
 8004076:	bf38      	it	cc
 8004078:	2304      	movcc	r3, #4
 800407a:	e04f      	b.n	800411c <HAL_I2C_Init+0x1a8>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d111      	bne.n	80040a8 <HAL_I2C_Init+0x134>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	1e5c      	subs	r4, r3, #1
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6859      	ldr	r1, [r3, #4]
 800408c:	460b      	mov	r3, r1
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	440b      	add	r3, r1
 8004092:	fbb4 f3f3 	udiv	r3, r4, r3
 8004096:	3301      	adds	r3, #1
 8004098:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800409c:	2b00      	cmp	r3, #0
 800409e:	bf0c      	ite	eq
 80040a0:	2301      	moveq	r3, #1
 80040a2:	2300      	movne	r3, #0
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	e012      	b.n	80040ce <HAL_I2C_Init+0x15a>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	1e5c      	subs	r4, r3, #1
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6859      	ldr	r1, [r3, #4]
 80040b0:	460b      	mov	r3, r1
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	440b      	add	r3, r1
 80040b6:	0099      	lsls	r1, r3, #2
 80040b8:	440b      	add	r3, r1
 80040ba:	fbb4 f3f3 	udiv	r3, r4, r3
 80040be:	3301      	adds	r3, #1
 80040c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	bf0c      	ite	eq
 80040c8:	2301      	moveq	r3, #1
 80040ca:	2300      	movne	r3, #0
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <HAL_I2C_Init+0x162>
 80040d2:	2301      	movs	r3, #1
 80040d4:	e022      	b.n	800411c <HAL_I2C_Init+0x1a8>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10e      	bne.n	80040fc <HAL_I2C_Init+0x188>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	1e5c      	subs	r4, r3, #1
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6859      	ldr	r1, [r3, #4]
 80040e6:	460b      	mov	r3, r1
 80040e8:	005b      	lsls	r3, r3, #1
 80040ea:	440b      	add	r3, r1
 80040ec:	fbb4 f3f3 	udiv	r3, r4, r3
 80040f0:	3301      	adds	r3, #1
 80040f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040fa:	e00f      	b.n	800411c <HAL_I2C_Init+0x1a8>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	1e5c      	subs	r4, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6859      	ldr	r1, [r3, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	0099      	lsls	r1, r3, #2
 800410c:	440b      	add	r3, r1
 800410e:	fbb4 f3f3 	udiv	r3, r4, r3
 8004112:	3301      	adds	r3, #1
 8004114:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004118:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800411c:	4313      	orrs	r3, r2
 800411e:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	6812      	ldr	r2, [r2, #0]
 800412a:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	69d0      	ldr	r0, [r2, #28]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	6a12      	ldr	r2, [r2, #32]
 8004136:	4302      	orrs	r2, r0
 8004138:	430a      	orrs	r2, r1
 800413a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800414a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800414e:	6879      	ldr	r1, [r7, #4]
 8004150:	6908      	ldr	r0, [r1, #16]
 8004152:	6879      	ldr	r1, [r7, #4]
 8004154:	68c9      	ldr	r1, [r1, #12]
 8004156:	4301      	orrs	r1, r0
 8004158:	430b      	orrs	r3, r1
 800415a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6812      	ldr	r2, [r2, #0]
 8004164:	68d2      	ldr	r2, [r2, #12]
 8004166:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6950      	ldr	r0, [r2, #20]
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	6992      	ldr	r2, [r2, #24]
 8004172:	4302      	orrs	r2, r0
 8004174:	430a      	orrs	r2, r1
 8004176:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	6812      	ldr	r2, [r2, #0]
 8004180:	6812      	ldr	r2, [r2, #0]
 8004182:	f042 0201 	orr.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2220      	movs	r2, #32
 8004192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3714      	adds	r7, #20
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd90      	pop	{r4, r7, pc}
 80041ae:	bf00      	nop
 80041b0:	000186a0 	.word	0x000186a0
 80041b4:	001e847f 	.word	0x001e847f
 80041b8:	003d08ff 	.word	0x003d08ff
 80041bc:	431bde83 	.word	0x431bde83
 80041c0:	10624dd3 	.word	0x10624dd3

080041c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b20      	cmp	r3, #32
 80041d8:	d129      	bne.n	800422e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2224      	movs	r2, #36	; 0x24
 80041de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	6812      	ldr	r2, [r2, #0]
 80041ea:	6812      	ldr	r2, [r2, #0]
 80041ec:	f022 0201 	bic.w	r2, r2, #1
 80041f0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	6812      	ldr	r2, [r2, #0]
 80041fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80041fc:	f022 0210 	bic.w	r2, r2, #16
 8004200:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	6812      	ldr	r2, [r2, #0]
 800420a:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	430a      	orrs	r2, r1
 8004210:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	6812      	ldr	r2, [r2, #0]
 800421a:	6812      	ldr	r2, [r2, #0]
 800421c:	f042 0201 	orr.w	r2, r2, #1
 8004220:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2220      	movs	r2, #32
 8004226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	e000      	b.n	8004230 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800422e:	2302      	movs	r3, #2
  }
}
 8004230:	4618      	mov	r0, r3
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004246:	2300      	movs	r3, #0
 8004248:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b20      	cmp	r3, #32
 8004254:	d12a      	bne.n	80042ac <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2224      	movs	r2, #36	; 0x24
 800425a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6812      	ldr	r2, [r2, #0]
 8004266:	6812      	ldr	r2, [r2, #0]
 8004268:	f022 0201 	bic.w	r2, r2, #1
 800426c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004274:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004276:	89fb      	ldrh	r3, [r7, #14]
 8004278:	f023 030f 	bic.w	r3, r3, #15
 800427c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	b29a      	uxth	r2, r3
 8004282:	89fb      	ldrh	r3, [r7, #14]
 8004284:	4313      	orrs	r3, r2
 8004286:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	89fa      	ldrh	r2, [r7, #14]
 800428e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	6812      	ldr	r2, [r2, #0]
 8004298:	6812      	ldr	r2, [r2, #0]
 800429a:	f042 0201 	orr.w	r2, r2, #1
 800429e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80042a8:	2300      	movs	r3, #0
 80042aa:	e000      	b.n	80042ae <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80042ac:	2302      	movs	r3, #2
  }
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3714      	adds	r7, #20
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
	...

080042bc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d101      	bne.n	80042ce <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e0bf      	b.n	800444e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d106      	bne.n	80042e8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f003 fb8a 	bl	80079fc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2202      	movs	r2, #2
 80042ec:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	6812      	ldr	r2, [r2, #0]
 80042f8:	6992      	ldr	r2, [r2, #24]
 80042fa:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80042fe:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6812      	ldr	r2, [r2, #0]
 8004308:	6991      	ldr	r1, [r2, #24]
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	6850      	ldr	r0, [r2, #4]
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	6892      	ldr	r2, [r2, #8]
 8004312:	4310      	orrs	r0, r2
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	68d2      	ldr	r2, [r2, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004318:	4310      	orrs	r0, r2
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6912      	ldr	r2, [r2, #16]
 800431e:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004320:	430a      	orrs	r2, r1
 8004322:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6899      	ldr	r1, [r3, #8]
 800432e:	4b4a      	ldr	r3, [pc, #296]	; (8004458 <HAL_LTDC_Init+0x19c>)
 8004330:	400b      	ands	r3, r1
 8004332:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	041b      	lsls	r3, r3, #16
 800433a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	6812      	ldr	r2, [r2, #0]
 8004344:	6891      	ldr	r1, [r2, #8]
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	6990      	ldr	r0, [r2, #24]
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	4302      	orrs	r2, r0
 800434e:	430a      	orrs	r2, r1
 8004350:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68d9      	ldr	r1, [r3, #12]
 800435c:	4b3e      	ldr	r3, [pc, #248]	; (8004458 <HAL_LTDC_Init+0x19c>)
 800435e:	400b      	ands	r3, r1
 8004360:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	041b      	lsls	r3, r3, #16
 8004368:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	6812      	ldr	r2, [r2, #0]
 8004372:	68d1      	ldr	r1, [r2, #12]
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	6a10      	ldr	r0, [r2, #32]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	4302      	orrs	r2, r0
 800437c:	430a      	orrs	r2, r1
 800437e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6919      	ldr	r1, [r3, #16]
 800438a:	4b33      	ldr	r3, [pc, #204]	; (8004458 <HAL_LTDC_Init+0x19c>)
 800438c:	400b      	ands	r3, r1
 800438e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004394:	041b      	lsls	r3, r3, #16
 8004396:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	6812      	ldr	r2, [r2, #0]
 80043a0:	6911      	ldr	r1, [r2, #16]
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	6a90      	ldr	r0, [r2, #40]	; 0x28
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	4302      	orrs	r2, r0
 80043aa:	430a      	orrs	r2, r1
 80043ac:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	6959      	ldr	r1, [r3, #20]
 80043b8:	4b27      	ldr	r3, [pc, #156]	; (8004458 <HAL_LTDC_Init+0x19c>)
 80043ba:	400b      	ands	r3, r1
 80043bc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c2:	041b      	lsls	r3, r3, #16
 80043c4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6812      	ldr	r2, [r2, #0]
 80043ce:	6951      	ldr	r1, [r2, #20]
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	6b10      	ldr	r0, [r2, #48]	; 0x30
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	4302      	orrs	r2, r0
 80043d8:	430a      	orrs	r2, r1
 80043da:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043e2:	021b      	lsls	r3, r3, #8
 80043e4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80043ec:	041b      	lsls	r3, r3, #16
 80043ee:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6812      	ldr	r2, [r2, #0]
 80043f8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80043fa:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80043fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6812      	ldr	r2, [r2, #0]
 8004408:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800440a:	68b8      	ldr	r0, [r7, #8]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	4302      	orrs	r2, r0
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8004416:	4302      	orrs	r2, r0
 8004418:	430a      	orrs	r2, r1
 800441a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	6812      	ldr	r2, [r2, #0]
 8004424:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004426:	f042 0206 	orr.w	r2, r2, #6
 800442a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	6812      	ldr	r2, [r2, #0]
 8004434:	6992      	ldr	r2, [r2, #24]
 8004436:	f042 0201 	orr.w	r2, r2, #1
 800443a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	f000f800 	.word	0xf000f800

0800445c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004472:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f003 0304 	and.w	r3, r3, #4
 800447a:	2b00      	cmp	r3, #0
 800447c:	d023      	beq.n	80044c6 <HAL_LTDC_IRQHandler+0x6a>
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b00      	cmp	r3, #0
 8004486:	d01e      	beq.n	80044c6 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004492:	f022 0204 	bic.w	r2, r2, #4
 8004496:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2204      	movs	r2, #4
 800449e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80044a6:	f043 0201 	orr.w	r2, r3, #1
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2204      	movs	r2, #4
 80044b4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 f86f 	bl	80045a4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d023      	beq.n	8004518 <HAL_LTDC_IRQHandler+0xbc>
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d01e      	beq.n	8004518 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6812      	ldr	r2, [r2, #0]
 80044e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80044e4:	f022 0202 	bic.w	r2, r2, #2
 80044e8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2202      	movs	r2, #2
 80044f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80044f8:	f043 0202 	orr.w	r2, r3, #2
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2204      	movs	r2, #4
 8004506:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f846 	bl	80045a4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d01b      	beq.n	800455a <HAL_LTDC_IRQHandler+0xfe>
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	2b00      	cmp	r3, #0
 800452a:	d016      	beq.n	800455a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004536:	f022 0201 	bic.w	r2, r2, #1
 800453a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2201      	movs	r2, #1
 8004542:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f82f 	bl	80045b8 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f003 0308 	and.w	r3, r3, #8
 8004560:	2b00      	cmp	r3, #0
 8004562:	d01b      	beq.n	800459c <HAL_LTDC_IRQHandler+0x140>
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f003 0308 	and.w	r3, r3, #8
 800456a:	2b00      	cmp	r3, #0
 800456c:	d016      	beq.n	800459c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	6812      	ldr	r2, [r2, #0]
 8004576:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004578:	f022 0208 	bic.w	r2, r2, #8
 800457c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2208      	movs	r2, #8
 8004584:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f818 	bl	80045cc <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800459c:	bf00      	nop
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80045e0:	b5b0      	push	{r4, r5, r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d101      	bne.n	80045fa <HAL_LTDC_ConfigLayer+0x1a>
 80045f6:	2302      	movs	r3, #2
 80045f8:	e02c      	b.n	8004654 <HAL_LTDC_ConfigLayer+0x74>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2202      	movs	r2, #2
 8004606:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2134      	movs	r1, #52	; 0x34
 8004610:	fb01 f303 	mul.w	r3, r1, r3
 8004614:	4413      	add	r3, r2
 8004616:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	4614      	mov	r4, r2
 800461e:	461d      	mov	r5, r3
 8004620:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004622:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004624:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004626:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800462a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800462c:	682b      	ldr	r3, [r5, #0]
 800462e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	68b9      	ldr	r1, [r7, #8]
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 f83b 	bl	80046b0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2201      	movs	r2, #1
 8004640:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bdb0      	pop	{r4, r5, r7, pc}

0800465c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800466a:	2b01      	cmp	r3, #1
 800466c:	d101      	bne.n	8004672 <HAL_LTDC_EnableDither+0x16>
 800466e:	2302      	movs	r3, #2
 8004670:	e016      	b.n	80046a0 <HAL_LTDC_EnableDither+0x44>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2202      	movs	r2, #2
 800467e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8004682:	4a0a      	ldr	r2, [pc, #40]	; (80046ac <HAL_LTDC_EnableDither+0x50>)
 8004684:	4b09      	ldr	r3, [pc, #36]	; (80046ac <HAL_LTDC_EnableDither+0x50>)
 8004686:	699b      	ldr	r3, [r3, #24]
 8004688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800468c:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	40016800 	.word	0x40016800

080046b0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b089      	sub	sp, #36	; 0x24
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	0c1b      	lsrs	r3, r3, #16
 80046c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046cc:	4413      	add	r3, r2
 80046ce:	041b      	lsls	r3, r3, #16
 80046d0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	461a      	mov	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	01db      	lsls	r3, r3, #7
 80046dc:	4413      	add	r3, r2
 80046de:	3384      	adds	r3, #132	; 0x84
 80046e0:	461a      	mov	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4619      	mov	r1, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	01db      	lsls	r3, r3, #7
 80046ec:	440b      	add	r3, r1
 80046ee:	3384      	adds	r3, #132	; 0x84
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80046f6:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	461a      	mov	r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	01db      	lsls	r3, r3, #7
 8004702:	4413      	add	r3, r2
 8004704:	3384      	adds	r3, #132	; 0x84
 8004706:	4619      	mov	r1, r3
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	0c1b      	lsrs	r3, r3, #16
 8004714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004718:	4413      	add	r3, r2
 800471a:	1c5a      	adds	r2, r3, #1
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	4313      	orrs	r3, r2
 8004720:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004730:	4413      	add	r3, r2
 8004732:	041b      	lsls	r3, r3, #16
 8004734:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	461a      	mov	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	01db      	lsls	r3, r3, #7
 8004740:	4413      	add	r3, r2
 8004742:	3384      	adds	r3, #132	; 0x84
 8004744:	461a      	mov	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4619      	mov	r1, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	01db      	lsls	r3, r3, #7
 8004750:	440b      	add	r3, r1
 8004752:	3384      	adds	r3, #132	; 0x84
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800475a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	461a      	mov	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	01db      	lsls	r3, r3, #7
 8004766:	4413      	add	r3, r2
 8004768:	3384      	adds	r3, #132	; 0x84
 800476a:	4619      	mov	r1, r3
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	689a      	ldr	r2, [r3, #8]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800477a:	4413      	add	r3, r2
 800477c:	1c5a      	adds	r2, r3, #1
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	4313      	orrs	r3, r2
 8004782:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	461a      	mov	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	01db      	lsls	r3, r3, #7
 800478e:	4413      	add	r3, r2
 8004790:	3384      	adds	r3, #132	; 0x84
 8004792:	461a      	mov	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4619      	mov	r1, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	01db      	lsls	r3, r3, #7
 800479e:	440b      	add	r3, r1
 80047a0:	3384      	adds	r3, #132	; 0x84
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	f023 0307 	bic.w	r3, r3, #7
 80047a8:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	461a      	mov	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	01db      	lsls	r3, r3, #7
 80047b4:	4413      	add	r3, r2
 80047b6:	3384      	adds	r3, #132	; 0x84
 80047b8:	461a      	mov	r2, r3
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80047c6:	021b      	lsls	r3, r3, #8
 80047c8:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80047d0:	041b      	lsls	r3, r3, #16
 80047d2:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	061b      	lsls	r3, r3, #24
 80047da:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	461a      	mov	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	01db      	lsls	r3, r3, #7
 80047e6:	4413      	add	r3, r2
 80047e8:	3384      	adds	r3, #132	; 0x84
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	461a      	mov	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	01db      	lsls	r3, r3, #7
 80047f6:	4413      	add	r3, r2
 80047f8:	3384      	adds	r3, #132	; 0x84
 80047fa:	461a      	mov	r2, r3
 80047fc:	2300      	movs	r3, #0
 80047fe:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	461a      	mov	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	01db      	lsls	r3, r3, #7
 800480a:	4413      	add	r3, r2
 800480c:	3384      	adds	r3, #132	; 0x84
 800480e:	4619      	mov	r1, r3
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004816:	461a      	mov	r2, r3
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	431a      	orrs	r2, r3
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	431a      	orrs	r2, r3
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	4313      	orrs	r3, r2
 8004824:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	461a      	mov	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	01db      	lsls	r3, r3, #7
 8004830:	4413      	add	r3, r2
 8004832:	3384      	adds	r3, #132	; 0x84
 8004834:	461a      	mov	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4619      	mov	r1, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	01db      	lsls	r3, r3, #7
 8004840:	440b      	add	r3, r1
 8004842:	3384      	adds	r3, #132	; 0x84
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800484a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	01db      	lsls	r3, r3, #7
 8004856:	4413      	add	r3, r2
 8004858:	3384      	adds	r3, #132	; 0x84
 800485a:	461a      	mov	r2, r3
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	461a      	mov	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	01db      	lsls	r3, r3, #7
 800486c:	4413      	add	r3, r2
 800486e:	3384      	adds	r3, #132	; 0x84
 8004870:	461a      	mov	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4619      	mov	r1, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	01db      	lsls	r3, r3, #7
 800487c:	440b      	add	r3, r1
 800487e:	3384      	adds	r3, #132	; 0x84
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004886:	f023 0307 	bic.w	r3, r3, #7
 800488a:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	461a      	mov	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	01db      	lsls	r3, r3, #7
 8004896:	4413      	add	r3, r2
 8004898:	3384      	adds	r3, #132	; 0x84
 800489a:	4619      	mov	r1, r3
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	69da      	ldr	r2, [r3, #28]
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	6a1b      	ldr	r3, [r3, #32]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	461a      	mov	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	01db      	lsls	r3, r3, #7
 80048b2:	4413      	add	r3, r2
 80048b4:	3384      	adds	r3, #132	; 0x84
 80048b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	461a      	mov	r2, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	01db      	lsls	r3, r3, #7
 80048c2:	4413      	add	r3, r2
 80048c4:	3384      	adds	r3, #132	; 0x84
 80048c6:	461a      	mov	r2, r3
 80048c8:	2300      	movs	r3, #0
 80048ca:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	461a      	mov	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	01db      	lsls	r3, r3, #7
 80048d6:	4413      	add	r3, r2
 80048d8:	3384      	adds	r3, #132	; 0x84
 80048da:	461a      	mov	r2, r3
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e0:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d102      	bne.n	80048f0 <LTDC_SetConfig+0x240>
  {
    tmp = 4U;
 80048ea:	2304      	movs	r3, #4
 80048ec:	61fb      	str	r3, [r7, #28]
 80048ee:	e01b      	b.n	8004928 <LTDC_SetConfig+0x278>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d102      	bne.n	80048fe <LTDC_SetConfig+0x24e>
  {
    tmp = 3U;
 80048f8:	2303      	movs	r3, #3
 80048fa:	61fb      	str	r3, [r7, #28]
 80048fc:	e014      	b.n	8004928 <LTDC_SetConfig+0x278>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	2b04      	cmp	r3, #4
 8004904:	d00b      	beq.n	800491e <LTDC_SetConfig+0x26e>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800490a:	2b02      	cmp	r3, #2
 800490c:	d007      	beq.n	800491e <LTDC_SetConfig+0x26e>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004912:	2b03      	cmp	r3, #3
 8004914:	d003      	beq.n	800491e <LTDC_SetConfig+0x26e>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800491a:	2b07      	cmp	r3, #7
 800491c:	d102      	bne.n	8004924 <LTDC_SetConfig+0x274>
  {
    tmp = 2U;
 800491e:	2302      	movs	r3, #2
 8004920:	61fb      	str	r3, [r7, #28]
 8004922:	e001      	b.n	8004928 <LTDC_SetConfig+0x278>
  }
  else
  {
    tmp = 1U;
 8004924:	2301      	movs	r3, #1
 8004926:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	461a      	mov	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	01db      	lsls	r3, r3, #7
 8004932:	4413      	add	r3, r2
 8004934:	3384      	adds	r3, #132	; 0x84
 8004936:	461a      	mov	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4619      	mov	r1, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	01db      	lsls	r3, r3, #7
 8004942:	440b      	add	r3, r1
 8004944:	3384      	adds	r3, #132	; 0x84
 8004946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004948:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800494c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	461a      	mov	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	01db      	lsls	r3, r3, #7
 8004958:	4413      	add	r3, r2
 800495a:	3384      	adds	r3, #132	; 0x84
 800495c:	4618      	mov	r0, r3
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004962:	69fa      	ldr	r2, [r7, #28]
 8004964:	fb02 f303 	mul.w	r3, r2, r3
 8004968:	041a      	lsls	r2, r3, #16
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	6859      	ldr	r1, [r3, #4]
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	1acb      	subs	r3, r1, r3
 8004974:	69f9      	ldr	r1, [r7, #28]
 8004976:	fb01 f303 	mul.w	r3, r1, r3
 800497a:	3303      	adds	r3, #3
 800497c:	4313      	orrs	r3, r2
 800497e:	62c3      	str	r3, [r0, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	461a      	mov	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	01db      	lsls	r3, r3, #7
 800498a:	4413      	add	r3, r2
 800498c:	3384      	adds	r3, #132	; 0x84
 800498e:	461a      	mov	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4619      	mov	r1, r3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	01db      	lsls	r3, r3, #7
 800499a:	440b      	add	r3, r1
 800499c:	3384      	adds	r3, #132	; 0x84
 800499e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80049a4:	f023 0307 	bic.w	r3, r3, #7
 80049a8:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	461a      	mov	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	01db      	lsls	r3, r3, #7
 80049b4:	4413      	add	r3, r2
 80049b6:	3384      	adds	r3, #132	; 0x84
 80049b8:	461a      	mov	r2, r3
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049be:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	461a      	mov	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	01db      	lsls	r3, r3, #7
 80049ca:	4413      	add	r3, r2
 80049cc:	3384      	adds	r3, #132	; 0x84
 80049ce:	461a      	mov	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4619      	mov	r1, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	01db      	lsls	r3, r3, #7
 80049da:	440b      	add	r3, r1
 80049dc:	3384      	adds	r3, #132	; 0x84
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f043 0301 	orr.w	r3, r3, #1
 80049e4:	6013      	str	r3, [r2, #0]
}
 80049e6:	bf00      	nop
 80049e8:	3724      	adds	r7, #36	; 0x24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
	...

080049f4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80049fa:	2300      	movs	r3, #0
 80049fc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80049fe:	2300      	movs	r3, #0
 8004a00:	603b      	str	r3, [r7, #0]
 8004a02:	4a20      	ldr	r2, [pc, #128]	; (8004a84 <HAL_PWREx_EnableOverDrive+0x90>)
 8004a04:	4b1f      	ldr	r3, [pc, #124]	; (8004a84 <HAL_PWREx_EnableOverDrive+0x90>)
 8004a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a0e:	4b1d      	ldr	r3, [pc, #116]	; (8004a84 <HAL_PWREx_EnableOverDrive+0x90>)
 8004a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a16:	603b      	str	r3, [r7, #0]
 8004a18:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004a1a:	4b1b      	ldr	r3, [pc, #108]	; (8004a88 <HAL_PWREx_EnableOverDrive+0x94>)
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a20:	f7fe f93c 	bl	8002c9c <HAL_GetTick>
 8004a24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a26:	e009      	b.n	8004a3c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a28:	f7fe f938 	bl	8002c9c <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a36:	d901      	bls.n	8004a3c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e01f      	b.n	8004a7c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a3c:	4b13      	ldr	r3, [pc, #76]	; (8004a8c <HAL_PWREx_EnableOverDrive+0x98>)
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a48:	d1ee      	bne.n	8004a28 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004a4a:	4b11      	ldr	r3, [pc, #68]	; (8004a90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a50:	f7fe f924 	bl	8002c9c <HAL_GetTick>
 8004a54:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a56:	e009      	b.n	8004a6c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a58:	f7fe f920 	bl	8002c9c <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a66:	d901      	bls.n	8004a6c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e007      	b.n	8004a7c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a6c:	4b07      	ldr	r3, [pc, #28]	; (8004a8c <HAL_PWREx_EnableOverDrive+0x98>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a78:	d1ee      	bne.n	8004a58 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3708      	adds	r7, #8
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	40023800 	.word	0x40023800
 8004a88:	420e0040 	.word	0x420e0040
 8004a8c:	40007000 	.word	0x40007000
 8004a90:	420e0044 	.word	0x420e0044

08004a94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b086      	sub	sp, #24
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e22d      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0301 	and.w	r3, r3, #1
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d075      	beq.n	8004b9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ab2:	4ba3      	ldr	r3, [pc, #652]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f003 030c 	and.w	r3, r3, #12
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d00c      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004abe:	4ba0      	ldr	r3, [pc, #640]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ac6:	2b08      	cmp	r3, #8
 8004ac8:	d112      	bne.n	8004af0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004aca:	4b9d      	ldr	r3, [pc, #628]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ad2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ad6:	d10b      	bne.n	8004af0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad8:	4b99      	ldr	r3, [pc, #612]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d05b      	beq.n	8004b9c <HAL_RCC_OscConfig+0x108>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d157      	bne.n	8004b9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e208      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004af8:	d106      	bne.n	8004b08 <HAL_RCC_OscConfig+0x74>
 8004afa:	4a91      	ldr	r2, [pc, #580]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004afc:	4b90      	ldr	r3, [pc, #576]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	e01d      	b.n	8004b44 <HAL_RCC_OscConfig+0xb0>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b10:	d10c      	bne.n	8004b2c <HAL_RCC_OscConfig+0x98>
 8004b12:	4a8b      	ldr	r2, [pc, #556]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b14:	4b8a      	ldr	r3, [pc, #552]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b1c:	6013      	str	r3, [r2, #0]
 8004b1e:	4a88      	ldr	r2, [pc, #544]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b20:	4b87      	ldr	r3, [pc, #540]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b28:	6013      	str	r3, [r2, #0]
 8004b2a:	e00b      	b.n	8004b44 <HAL_RCC_OscConfig+0xb0>
 8004b2c:	4a84      	ldr	r2, [pc, #528]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b2e:	4b84      	ldr	r3, [pc, #528]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b36:	6013      	str	r3, [r2, #0]
 8004b38:	4a81      	ldr	r2, [pc, #516]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b3a:	4b81      	ldr	r3, [pc, #516]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d013      	beq.n	8004b74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b4c:	f7fe f8a6 	bl	8002c9c <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b52:	e008      	b.n	8004b66 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b54:	f7fe f8a2 	bl	8002c9c <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b64      	cmp	r3, #100	; 0x64
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e1cd      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b66:	4b76      	ldr	r3, [pc, #472]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d0f0      	beq.n	8004b54 <HAL_RCC_OscConfig+0xc0>
 8004b72:	e014      	b.n	8004b9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b74:	f7fe f892 	bl	8002c9c <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b7a:	e008      	b.n	8004b8e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b7c:	f7fe f88e 	bl	8002c9c <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b64      	cmp	r3, #100	; 0x64
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e1b9      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b8e:	4b6c      	ldr	r3, [pc, #432]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1f0      	bne.n	8004b7c <HAL_RCC_OscConfig+0xe8>
 8004b9a:	e000      	b.n	8004b9e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d063      	beq.n	8004c72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004baa:	4b65      	ldr	r3, [pc, #404]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f003 030c 	and.w	r3, r3, #12
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00b      	beq.n	8004bce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bb6:	4b62      	ldr	r3, [pc, #392]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004bbe:	2b08      	cmp	r3, #8
 8004bc0:	d11c      	bne.n	8004bfc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bc2:	4b5f      	ldr	r3, [pc, #380]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d116      	bne.n	8004bfc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bce:	4b5c      	ldr	r3, [pc, #368]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d005      	beq.n	8004be6 <HAL_RCC_OscConfig+0x152>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d001      	beq.n	8004be6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e18d      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004be6:	4956      	ldr	r1, [pc, #344]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004be8:	4b55      	ldr	r3, [pc, #340]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	00db      	lsls	r3, r3, #3
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bfa:	e03a      	b.n	8004c72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d020      	beq.n	8004c46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c04:	4b4f      	ldr	r3, [pc, #316]	; (8004d44 <HAL_RCC_OscConfig+0x2b0>)
 8004c06:	2201      	movs	r2, #1
 8004c08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c0a:	f7fe f847 	bl	8002c9c <HAL_GetTick>
 8004c0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c10:	e008      	b.n	8004c24 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c12:	f7fe f843 	bl	8002c9c <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d901      	bls.n	8004c24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e16e      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c24:	4b46      	ldr	r3, [pc, #280]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0f0      	beq.n	8004c12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c30:	4943      	ldr	r1, [pc, #268]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004c32:	4b43      	ldr	r3, [pc, #268]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	4313      	orrs	r3, r2
 8004c42:	600b      	str	r3, [r1, #0]
 8004c44:	e015      	b.n	8004c72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c46:	4b3f      	ldr	r3, [pc, #252]	; (8004d44 <HAL_RCC_OscConfig+0x2b0>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c4c:	f7fe f826 	bl	8002c9c <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c54:	f7fe f822 	bl	8002c9c <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e14d      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c66:	4b36      	ldr	r3, [pc, #216]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0302 	and.w	r3, r3, #2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1f0      	bne.n	8004c54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0308 	and.w	r3, r3, #8
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d030      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d016      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c86:	4b30      	ldr	r3, [pc, #192]	; (8004d48 <HAL_RCC_OscConfig+0x2b4>)
 8004c88:	2201      	movs	r2, #1
 8004c8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c8c:	f7fe f806 	bl	8002c9c <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c94:	f7fe f802 	bl	8002c9c <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e12d      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ca6:	4b26      	ldr	r3, [pc, #152]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004ca8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d0f0      	beq.n	8004c94 <HAL_RCC_OscConfig+0x200>
 8004cb2:	e015      	b.n	8004ce0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cb4:	4b24      	ldr	r3, [pc, #144]	; (8004d48 <HAL_RCC_OscConfig+0x2b4>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cba:	f7fd ffef 	bl	8002c9c <HAL_GetTick>
 8004cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cc0:	e008      	b.n	8004cd4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cc2:	f7fd ffeb 	bl	8002c9c <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e116      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cd4:	4b1a      	ldr	r3, [pc, #104]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004cd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cd8:	f003 0302 	and.w	r3, r3, #2
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1f0      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 80a0 	beq.w	8004e2e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cf2:	4b13      	ldr	r3, [pc, #76]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10f      	bne.n	8004d1e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cfe:	2300      	movs	r3, #0
 8004d00:	60fb      	str	r3, [r7, #12]
 8004d02:	4a0f      	ldr	r2, [pc, #60]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004d04:	4b0e      	ldr	r3, [pc, #56]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d0c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d0e:	4b0c      	ldr	r3, [pc, #48]	; (8004d40 <HAL_RCC_OscConfig+0x2ac>)
 8004d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d16:	60fb      	str	r3, [r7, #12]
 8004d18:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d1e:	4b0b      	ldr	r3, [pc, #44]	; (8004d4c <HAL_RCC_OscConfig+0x2b8>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d121      	bne.n	8004d6e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d2a:	4a08      	ldr	r2, [pc, #32]	; (8004d4c <HAL_RCC_OscConfig+0x2b8>)
 8004d2c:	4b07      	ldr	r3, [pc, #28]	; (8004d4c <HAL_RCC_OscConfig+0x2b8>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d36:	f7fd ffb1 	bl	8002c9c <HAL_GetTick>
 8004d3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d3c:	e011      	b.n	8004d62 <HAL_RCC_OscConfig+0x2ce>
 8004d3e:	bf00      	nop
 8004d40:	40023800 	.word	0x40023800
 8004d44:	42470000 	.word	0x42470000
 8004d48:	42470e80 	.word	0x42470e80
 8004d4c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d50:	f7fd ffa4 	bl	8002c9c <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b02      	cmp	r3, #2
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e0cf      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d62:	4b6a      	ldr	r3, [pc, #424]	; (8004f0c <HAL_RCC_OscConfig+0x478>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d0f0      	beq.n	8004d50 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d106      	bne.n	8004d84 <HAL_RCC_OscConfig+0x2f0>
 8004d76:	4a66      	ldr	r2, [pc, #408]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004d78:	4b65      	ldr	r3, [pc, #404]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	6713      	str	r3, [r2, #112]	; 0x70
 8004d82:	e01c      	b.n	8004dbe <HAL_RCC_OscConfig+0x32a>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	2b05      	cmp	r3, #5
 8004d8a:	d10c      	bne.n	8004da6 <HAL_RCC_OscConfig+0x312>
 8004d8c:	4a60      	ldr	r2, [pc, #384]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004d8e:	4b60      	ldr	r3, [pc, #384]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d92:	f043 0304 	orr.w	r3, r3, #4
 8004d96:	6713      	str	r3, [r2, #112]	; 0x70
 8004d98:	4a5d      	ldr	r2, [pc, #372]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004d9a:	4b5d      	ldr	r3, [pc, #372]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d9e:	f043 0301 	orr.w	r3, r3, #1
 8004da2:	6713      	str	r3, [r2, #112]	; 0x70
 8004da4:	e00b      	b.n	8004dbe <HAL_RCC_OscConfig+0x32a>
 8004da6:	4a5a      	ldr	r2, [pc, #360]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004da8:	4b59      	ldr	r3, [pc, #356]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dac:	f023 0301 	bic.w	r3, r3, #1
 8004db0:	6713      	str	r3, [r2, #112]	; 0x70
 8004db2:	4a57      	ldr	r2, [pc, #348]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004db4:	4b56      	ldr	r3, [pc, #344]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004db8:	f023 0304 	bic.w	r3, r3, #4
 8004dbc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d015      	beq.n	8004df2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc6:	f7fd ff69 	bl	8002c9c <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dcc:	e00a      	b.n	8004de4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dce:	f7fd ff65 	bl	8002c9c <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d901      	bls.n	8004de4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e08e      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004de4:	4b4a      	ldr	r3, [pc, #296]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004de6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004de8:	f003 0302 	and.w	r3, r3, #2
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d0ee      	beq.n	8004dce <HAL_RCC_OscConfig+0x33a>
 8004df0:	e014      	b.n	8004e1c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004df2:	f7fd ff53 	bl	8002c9c <HAL_GetTick>
 8004df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004df8:	e00a      	b.n	8004e10 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dfa:	f7fd ff4f 	bl	8002c9c <HAL_GetTick>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d901      	bls.n	8004e10 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e078      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e10:	4b3f      	ldr	r3, [pc, #252]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1ee      	bne.n	8004dfa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e1c:	7dfb      	ldrb	r3, [r7, #23]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d105      	bne.n	8004e2e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e22:	4a3b      	ldr	r2, [pc, #236]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004e24:	4b3a      	ldr	r3, [pc, #232]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e2c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d064      	beq.n	8004f00 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e36:	4b36      	ldr	r3, [pc, #216]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 030c 	and.w	r3, r3, #12
 8004e3e:	2b08      	cmp	r3, #8
 8004e40:	d05c      	beq.n	8004efc <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d141      	bne.n	8004ece <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e4a:	4b32      	ldr	r3, [pc, #200]	; (8004f14 <HAL_RCC_OscConfig+0x480>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e50:	f7fd ff24 	bl	8002c9c <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e58:	f7fd ff20 	bl	8002c9c <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e04b      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e6a:	4b29      	ldr	r3, [pc, #164]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f0      	bne.n	8004e58 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e76:	4926      	ldr	r1, [pc, #152]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	69da      	ldr	r2, [r3, #28]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	431a      	orrs	r2, r3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e86:	019b      	lsls	r3, r3, #6
 8004e88:	431a      	orrs	r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8e:	085b      	lsrs	r3, r3, #1
 8004e90:	3b01      	subs	r3, #1
 8004e92:	041b      	lsls	r3, r3, #16
 8004e94:	431a      	orrs	r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9a:	061b      	lsls	r3, r3, #24
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ea0:	4b1c      	ldr	r3, [pc, #112]	; (8004f14 <HAL_RCC_OscConfig+0x480>)
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea6:	f7fd fef9 	bl	8002c9c <HAL_GetTick>
 8004eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eac:	e008      	b.n	8004ec0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eae:	f7fd fef5 	bl	8002c9c <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d901      	bls.n	8004ec0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e020      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ec0:	4b13      	ldr	r3, [pc, #76]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d0f0      	beq.n	8004eae <HAL_RCC_OscConfig+0x41a>
 8004ecc:	e018      	b.n	8004f00 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ece:	4b11      	ldr	r3, [pc, #68]	; (8004f14 <HAL_RCC_OscConfig+0x480>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed4:	f7fd fee2 	bl	8002c9c <HAL_GetTick>
 8004ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eda:	e008      	b.n	8004eee <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004edc:	f7fd fede 	bl	8002c9c <HAL_GetTick>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d901      	bls.n	8004eee <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e009      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eee:	4b08      	ldr	r3, [pc, #32]	; (8004f10 <HAL_RCC_OscConfig+0x47c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d1f0      	bne.n	8004edc <HAL_RCC_OscConfig+0x448>
 8004efa:	e001      	b.n	8004f00 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e000      	b.n	8004f02 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3718      	adds	r7, #24
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	40007000 	.word	0x40007000
 8004f10:	40023800 	.word	0x40023800
 8004f14:	42470060 	.word	0x42470060

08004f18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d101      	bne.n	8004f2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e0ca      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f2c:	4b67      	ldr	r3, [pc, #412]	; (80050cc <HAL_RCC_ClockConfig+0x1b4>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 020f 	and.w	r2, r3, #15
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d20c      	bcs.n	8004f54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f3a:	4b64      	ldr	r3, [pc, #400]	; (80050cc <HAL_RCC_ClockConfig+0x1b4>)
 8004f3c:	683a      	ldr	r2, [r7, #0]
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f42:	4b62      	ldr	r3, [pc, #392]	; (80050cc <HAL_RCC_ClockConfig+0x1b4>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 020f 	and.w	r2, r3, #15
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d001      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e0b6      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d020      	beq.n	8004fa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0304 	and.w	r3, r3, #4
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d005      	beq.n	8004f78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f6c:	4a58      	ldr	r2, [pc, #352]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f6e:	4b58      	ldr	r3, [pc, #352]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0308 	and.w	r3, r3, #8
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d005      	beq.n	8004f90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f84:	4a52      	ldr	r2, [pc, #328]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f86:	4b52      	ldr	r3, [pc, #328]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f90:	494f      	ldr	r1, [pc, #316]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f92:	4b4f      	ldr	r3, [pc, #316]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d044      	beq.n	8005038 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d107      	bne.n	8004fc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fb6:	4b46      	ldr	r3, [pc, #280]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d119      	bne.n	8004ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e07d      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d003      	beq.n	8004fd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fd2:	2b03      	cmp	r3, #3
 8004fd4:	d107      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fd6:	4b3e      	ldr	r3, [pc, #248]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d109      	bne.n	8004ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e06d      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe6:	4b3a      	ldr	r3, [pc, #232]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e065      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ff6:	4936      	ldr	r1, [pc, #216]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff8:	4b35      	ldr	r3, [pc, #212]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f023 0203 	bic.w	r2, r3, #3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	4313      	orrs	r3, r2
 8005006:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005008:	f7fd fe48 	bl	8002c9c <HAL_GetTick>
 800500c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800500e:	e00a      	b.n	8005026 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005010:	f7fd fe44 	bl	8002c9c <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	f241 3288 	movw	r2, #5000	; 0x1388
 800501e:	4293      	cmp	r3, r2
 8005020:	d901      	bls.n	8005026 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e04d      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005026:	4b2a      	ldr	r3, [pc, #168]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 020c 	and.w	r2, r3, #12
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	429a      	cmp	r2, r3
 8005036:	d1eb      	bne.n	8005010 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005038:	4b24      	ldr	r3, [pc, #144]	; (80050cc <HAL_RCC_ClockConfig+0x1b4>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 020f 	and.w	r2, r3, #15
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	429a      	cmp	r2, r3
 8005044:	d90c      	bls.n	8005060 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005046:	4b21      	ldr	r3, [pc, #132]	; (80050cc <HAL_RCC_ClockConfig+0x1b4>)
 8005048:	683a      	ldr	r2, [r7, #0]
 800504a:	b2d2      	uxtb	r2, r2
 800504c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800504e:	4b1f      	ldr	r3, [pc, #124]	; (80050cc <HAL_RCC_ClockConfig+0x1b4>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 020f 	and.w	r2, r3, #15
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	d001      	beq.n	8005060 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e030      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0304 	and.w	r3, r3, #4
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800506c:	4918      	ldr	r1, [pc, #96]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 800506e:	4b18      	ldr	r3, [pc, #96]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	4313      	orrs	r3, r2
 800507c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0308 	and.w	r3, r3, #8
 8005086:	2b00      	cmp	r3, #0
 8005088:	d009      	beq.n	800509e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800508a:	4911      	ldr	r1, [pc, #68]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 800508c:	4b10      	ldr	r3, [pc, #64]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	00db      	lsls	r3, r3, #3
 800509a:	4313      	orrs	r3, r2
 800509c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800509e:	f000 f81d 	bl	80050dc <HAL_RCC_GetSysClockFreq>
 80050a2:	4601      	mov	r1, r0
 80050a4:	4b0a      	ldr	r3, [pc, #40]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	091b      	lsrs	r3, r3, #4
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	4a09      	ldr	r2, [pc, #36]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 80050b0:	5cd3      	ldrb	r3, [r2, r3]
 80050b2:	fa21 f303 	lsr.w	r3, r1, r3
 80050b6:	4a08      	ldr	r2, [pc, #32]	; (80050d8 <HAL_RCC_ClockConfig+0x1c0>)
 80050b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80050ba:	2000      	movs	r0, #0
 80050bc:	f004 ff66 	bl	8009f8c <HAL_InitTick>

  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3710      	adds	r7, #16
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	40023c00 	.word	0x40023c00
 80050d0:	40023800 	.word	0x40023800
 80050d4:	080a4c20 	.word	0x080a4c20
 80050d8:	2000007c 	.word	0x2000007c

080050dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e0:	b08f      	sub	sp, #60	; 0x3c
 80050e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050e8:	2300      	movs	r3, #0
 80050ea:	637b      	str	r3, [r7, #52]	; 0x34
 80050ec:	2300      	movs	r3, #0
 80050ee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 80050f0:	2300      	movs	r3, #0
 80050f2:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050f4:	4b62      	ldr	r3, [pc, #392]	; (8005280 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f003 030c 	and.w	r3, r3, #12
 80050fc:	2b04      	cmp	r3, #4
 80050fe:	d007      	beq.n	8005110 <HAL_RCC_GetSysClockFreq+0x34>
 8005100:	2b08      	cmp	r3, #8
 8005102:	d008      	beq.n	8005116 <HAL_RCC_GetSysClockFreq+0x3a>
 8005104:	2b00      	cmp	r3, #0
 8005106:	f040 80b2 	bne.w	800526e <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800510a:	4b5e      	ldr	r3, [pc, #376]	; (8005284 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800510c:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 800510e:	e0b1      	b.n	8005274 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005110:	4b5d      	ldr	r3, [pc, #372]	; (8005288 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005112:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005114:	e0ae      	b.n	8005274 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005116:	4b5a      	ldr	r3, [pc, #360]	; (8005280 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800511e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005120:	4b57      	ldr	r3, [pc, #348]	; (8005280 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d04e      	beq.n	80051ca <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800512c:	4b54      	ldr	r3, [pc, #336]	; (8005280 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	099b      	lsrs	r3, r3, #6
 8005132:	f04f 0400 	mov.w	r4, #0
 8005136:	f240 11ff 	movw	r1, #511	; 0x1ff
 800513a:	f04f 0200 	mov.w	r2, #0
 800513e:	ea01 0103 	and.w	r1, r1, r3
 8005142:	ea02 0204 	and.w	r2, r2, r4
 8005146:	460b      	mov	r3, r1
 8005148:	4614      	mov	r4, r2
 800514a:	0160      	lsls	r0, r4, #5
 800514c:	6278      	str	r0, [r7, #36]	; 0x24
 800514e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005150:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8005154:	6278      	str	r0, [r7, #36]	; 0x24
 8005156:	015b      	lsls	r3, r3, #5
 8005158:	623b      	str	r3, [r7, #32]
 800515a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800515e:	1a5b      	subs	r3, r3, r1
 8005160:	eb64 0402 	sbc.w	r4, r4, r2
 8005164:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8005168:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 800516c:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8005170:	ebb8 0803 	subs.w	r8, r8, r3
 8005174:	eb69 0904 	sbc.w	r9, r9, r4
 8005178:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800517c:	61fb      	str	r3, [r7, #28]
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005184:	61fb      	str	r3, [r7, #28]
 8005186:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800518a:	61bb      	str	r3, [r7, #24]
 800518c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8005190:	eb18 0801 	adds.w	r8, r8, r1
 8005194:	eb49 0902 	adc.w	r9, r9, r2
 8005198:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800519c:	617b      	str	r3, [r7, #20]
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80051a4:	617b      	str	r3, [r7, #20]
 80051a6:	ea4f 2348 	mov.w	r3, r8, lsl #9
 80051aa:	613b      	str	r3, [r7, #16]
 80051ac:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80051b0:	4640      	mov	r0, r8
 80051b2:	4649      	mov	r1, r9
 80051b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b6:	f04f 0400 	mov.w	r4, #0
 80051ba:	461a      	mov	r2, r3
 80051bc:	4623      	mov	r3, r4
 80051be:	f7fb fc59 	bl	8000a74 <__aeabi_uldivmod>
 80051c2:	4603      	mov	r3, r0
 80051c4:	460c      	mov	r4, r1
 80051c6:	637b      	str	r3, [r7, #52]	; 0x34
 80051c8:	e043      	b.n	8005252 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051ca:	4b2d      	ldr	r3, [pc, #180]	; (8005280 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	099b      	lsrs	r3, r3, #6
 80051d0:	f04f 0400 	mov.w	r4, #0
 80051d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80051d8:	f04f 0200 	mov.w	r2, #0
 80051dc:	ea01 0103 	and.w	r1, r1, r3
 80051e0:	ea02 0204 	and.w	r2, r2, r4
 80051e4:	460b      	mov	r3, r1
 80051e6:	4614      	mov	r4, r2
 80051e8:	0160      	lsls	r0, r4, #5
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	68f8      	ldr	r0, [r7, #12]
 80051ee:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	015b      	lsls	r3, r3, #5
 80051f6:	60bb      	str	r3, [r7, #8]
 80051f8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80051fc:	1a5b      	subs	r3, r3, r1
 80051fe:	eb64 0402 	sbc.w	r4, r4, r2
 8005202:	01a6      	lsls	r6, r4, #6
 8005204:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8005208:	019d      	lsls	r5, r3, #6
 800520a:	1aed      	subs	r5, r5, r3
 800520c:	eb66 0604 	sbc.w	r6, r6, r4
 8005210:	00f3      	lsls	r3, r6, #3
 8005212:	607b      	str	r3, [r7, #4]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800521a:	607b      	str	r3, [r7, #4]
 800521c:	00eb      	lsls	r3, r5, #3
 800521e:	603b      	str	r3, [r7, #0]
 8005220:	e897 0060 	ldmia.w	r7, {r5, r6}
 8005224:	186d      	adds	r5, r5, r1
 8005226:	eb46 0602 	adc.w	r6, r6, r2
 800522a:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 800522e:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8005232:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8005236:	4655      	mov	r5, sl
 8005238:	465e      	mov	r6, fp
 800523a:	4628      	mov	r0, r5
 800523c:	4631      	mov	r1, r6
 800523e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005240:	f04f 0400 	mov.w	r4, #0
 8005244:	461a      	mov	r2, r3
 8005246:	4623      	mov	r3, r4
 8005248:	f7fb fc14 	bl	8000a74 <__aeabi_uldivmod>
 800524c:	4603      	mov	r3, r0
 800524e:	460c      	mov	r4, r1
 8005250:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005252:	4b0b      	ldr	r3, [pc, #44]	; (8005280 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	0c1b      	lsrs	r3, r3, #16
 8005258:	f003 0303 	and.w	r3, r3, #3
 800525c:	3301      	adds	r3, #1
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8005262:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005266:	fbb2 f3f3 	udiv	r3, r2, r3
 800526a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800526c:	e002      	b.n	8005274 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800526e:	4b05      	ldr	r3, [pc, #20]	; (8005284 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005270:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005272:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005276:	4618      	mov	r0, r3
 8005278:	373c      	adds	r7, #60	; 0x3c
 800527a:	46bd      	mov	sp, r7
 800527c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005280:	40023800 	.word	0x40023800
 8005284:	00f42400 	.word	0x00f42400
 8005288:	007a1200 	.word	0x007a1200

0800528c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800528c:	b480      	push	{r7}
 800528e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005290:	4b03      	ldr	r3, [pc, #12]	; (80052a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005292:	681b      	ldr	r3, [r3, #0]
}
 8005294:	4618      	mov	r0, r3
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	2000007c 	.word	0x2000007c

080052a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80052a8:	f7ff fff0 	bl	800528c <HAL_RCC_GetHCLKFreq>
 80052ac:	4601      	mov	r1, r0
 80052ae:	4b05      	ldr	r3, [pc, #20]	; (80052c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	0a9b      	lsrs	r3, r3, #10
 80052b4:	f003 0307 	and.w	r3, r3, #7
 80052b8:	4a03      	ldr	r2, [pc, #12]	; (80052c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052ba:	5cd3      	ldrb	r3, [r2, r3]
 80052bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	40023800 	.word	0x40023800
 80052c8:	080a4c30 	.word	0x080a4c30

080052cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80052d0:	f7ff ffdc 	bl	800528c <HAL_RCC_GetHCLKFreq>
 80052d4:	4601      	mov	r1, r0
 80052d6:	4b05      	ldr	r3, [pc, #20]	; (80052ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	0b5b      	lsrs	r3, r3, #13
 80052dc:	f003 0307 	and.w	r3, r3, #7
 80052e0:	4a03      	ldr	r2, [pc, #12]	; (80052f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052e2:	5cd3      	ldrb	r3, [r2, r3]
 80052e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	40023800 	.word	0x40023800
 80052f0:	080a4c30 	.word	0x080a4c30

080052f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	220f      	movs	r2, #15
 8005302:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005304:	4b12      	ldr	r3, [pc, #72]	; (8005350 <HAL_RCC_GetClockConfig+0x5c>)
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f003 0203 	and.w	r2, r3, #3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005310:	4b0f      	ldr	r3, [pc, #60]	; (8005350 <HAL_RCC_GetClockConfig+0x5c>)
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800531c:	4b0c      	ldr	r3, [pc, #48]	; (8005350 <HAL_RCC_GetClockConfig+0x5c>)
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005328:	4b09      	ldr	r3, [pc, #36]	; (8005350 <HAL_RCC_GetClockConfig+0x5c>)
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	08db      	lsrs	r3, r3, #3
 800532e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005336:	4b07      	ldr	r3, [pc, #28]	; (8005354 <HAL_RCC_GetClockConfig+0x60>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 020f 	and.w	r2, r3, #15
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	601a      	str	r2, [r3, #0]
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	40023800 	.word	0x40023800
 8005354:	40023c00 	.word	0x40023c00

08005358 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005360:	2300      	movs	r3, #0
 8005362:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005364:	2300      	movs	r3, #0
 8005366:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0301 	and.w	r3, r3, #1
 8005370:	2b00      	cmp	r3, #0
 8005372:	d105      	bne.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800537c:	2b00      	cmp	r3, #0
 800537e:	d061      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005380:	4ba3      	ldr	r3, [pc, #652]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8005382:	2200      	movs	r2, #0
 8005384:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005386:	f7fd fc89 	bl	8002c9c <HAL_GetTick>
 800538a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800538c:	e008      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800538e:	f7fd fc85 	bl	8002c9c <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b02      	cmp	r3, #2
 800539a:	d901      	bls.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e177      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053a0:	4b9c      	ldr	r3, [pc, #624]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1f0      	bne.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x36>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0301 	and.w	r3, r3, #1
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d009      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x74>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80053b8:	4996      	ldr	r1, [pc, #600]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	019a      	lsls	r2, r3, #6
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	071b      	lsls	r3, r3, #28
 80053c6:	4313      	orrs	r3, r2
 80053c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d01f      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053d8:	4b8e      	ldr	r3, [pc, #568]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80053da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053de:	0f1b      	lsrs	r3, r3, #28
 80053e0:	f003 0307 	and.w	r3, r3, #7
 80053e4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80053e6:	498b      	ldr	r1, [pc, #556]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	019a      	lsls	r2, r3, #6
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	061b      	lsls	r3, r3, #24
 80053f4:	431a      	orrs	r2, r3
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	071b      	lsls	r3, r3, #28
 80053fa:	4313      	orrs	r3, r2
 80053fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005400:	4984      	ldr	r1, [pc, #528]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005402:	4b84      	ldr	r3, [pc, #528]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005404:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005408:	f023 021f 	bic.w	r2, r3, #31
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	69db      	ldr	r3, [r3, #28]
 8005410:	3b01      	subs	r3, #1
 8005412:	4313      	orrs	r3, r2
 8005414:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005418:	4b7d      	ldr	r3, [pc, #500]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 800541a:	2201      	movs	r2, #1
 800541c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800541e:	f7fd fc3d 	bl	8002c9c <HAL_GetTick>
 8005422:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005424:	e008      	b.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005426:	f7fd fc39 	bl	8002c9c <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	2b02      	cmp	r3, #2
 8005432:	d901      	bls.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e12b      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005438:	4b76      	ldr	r3, [pc, #472]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d0f0      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0xce>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0304 	and.w	r3, r3, #4
 800544c:	2b00      	cmp	r3, #0
 800544e:	d105      	bne.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x104>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005458:	2b00      	cmp	r3, #0
 800545a:	d079      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800545c:	4b6e      	ldr	r3, [pc, #440]	; (8005618 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800545e:	2200      	movs	r2, #0
 8005460:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005462:	f7fd fc1b 	bl	8002c9c <HAL_GetTick>
 8005466:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005468:	e008      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800546a:	f7fd fc17 	bl	8002c9c <HAL_GetTick>
 800546e:	4602      	mov	r2, r0
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	2b02      	cmp	r3, #2
 8005476:	d901      	bls.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x124>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005478:	2303      	movs	r3, #3
 800547a:	e109      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800547c:	4b65      	ldr	r3, [pc, #404]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005484:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005488:	d0ef      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x112>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0304 	and.w	r3, r3, #4
 8005492:	2b00      	cmp	r3, #0
 8005494:	d020      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005496:	4b5f      	ldr	r3, [pc, #380]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800549c:	0f1b      	lsrs	r3, r3, #28
 800549e:	f003 0307 	and.w	r3, r3, #7
 80054a2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80054a4:	495b      	ldr	r1, [pc, #364]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	019a      	lsls	r2, r3, #6
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	061b      	lsls	r3, r3, #24
 80054b2:	431a      	orrs	r2, r3
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	071b      	lsls	r3, r3, #28
 80054b8:	4313      	orrs	r3, r2
 80054ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80054be:	4955      	ldr	r1, [pc, #340]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054c0:	4b54      	ldr	r3, [pc, #336]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054c6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	3b01      	subs	r3, #1
 80054d0:	021b      	lsls	r3, r3, #8
 80054d2:	4313      	orrs	r3, r2
 80054d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0308 	and.w	r3, r3, #8
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d01e      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054e4:	4b4b      	ldr	r3, [pc, #300]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ea:	0e1b      	lsrs	r3, r3, #24
 80054ec:	f003 030f 	and.w	r3, r3, #15
 80054f0:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80054f2:	4948      	ldr	r1, [pc, #288]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	019a      	lsls	r2, r3, #6
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	061b      	lsls	r3, r3, #24
 80054fe:	431a      	orrs	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	071b      	lsls	r3, r3, #28
 8005506:	4313      	orrs	r3, r2
 8005508:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800550c:	4941      	ldr	r1, [pc, #260]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800550e:	4b41      	ldr	r3, [pc, #260]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005510:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005514:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	4313      	orrs	r3, r2
 800551e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005522:	4b3d      	ldr	r3, [pc, #244]	; (8005618 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8005524:	2201      	movs	r2, #1
 8005526:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005528:	f7fd fbb8 	bl	8002c9c <HAL_GetTick>
 800552c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800552e:	e008      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005530:	f7fd fbb4 	bl	8002c9c <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	2b02      	cmp	r3, #2
 800553c:	d901      	bls.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e0a6      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005542:	4b34      	ldr	r3, [pc, #208]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800554a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800554e:	d1ef      	bne.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0320 	and.w	r3, r3, #32
 8005558:	2b00      	cmp	r3, #0
 800555a:	f000 808d 	beq.w	8005678 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800555e:	2300      	movs	r3, #0
 8005560:	60fb      	str	r3, [r7, #12]
 8005562:	4a2c      	ldr	r2, [pc, #176]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005564:	4b2b      	ldr	r3, [pc, #172]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800556c:	6413      	str	r3, [r2, #64]	; 0x40
 800556e:	4b29      	ldr	r3, [pc, #164]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005576:	60fb      	str	r3, [r7, #12]
 8005578:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800557a:	4a28      	ldr	r2, [pc, #160]	; (800561c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800557c:	4b27      	ldr	r3, [pc, #156]	; (800561c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005584:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005586:	f7fd fb89 	bl	8002c9c <HAL_GetTick>
 800558a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800558c:	e008      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800558e:	f7fd fb85 	bl	8002c9c <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	2b02      	cmp	r3, #2
 800559a:	d901      	bls.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x248>
      {
        return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e077      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80055a0:	4b1e      	ldr	r3, [pc, #120]	; (800561c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d0f0      	beq.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x236>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055ac:	4b19      	ldr	r3, [pc, #100]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80055ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055b4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d039      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d032      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055ca:	4b12      	ldr	r3, [pc, #72]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80055cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055d2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055d4:	4b12      	ldr	r3, [pc, #72]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80055d6:	2201      	movs	r2, #1
 80055d8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055da:	4b11      	ldr	r3, [pc, #68]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80055dc:	2200      	movs	r2, #0
 80055de:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80055e0:	4a0c      	ldr	r2, [pc, #48]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80055e6:	4b0b      	ldr	r3, [pc, #44]	; (8005614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80055e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d11e      	bne.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80055f2:	f7fd fb53 	bl	8002c9c <HAL_GetTick>
 80055f6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055f8:	e014      	b.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055fa:	f7fd fb4f 	bl	8002c9c <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	f241 3288 	movw	r2, #5000	; 0x1388
 8005608:	4293      	cmp	r3, r2
 800560a:	d90b      	bls.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
          {
            return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e03f      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x338>
 8005610:	42470068 	.word	0x42470068
 8005614:	40023800 	.word	0x40023800
 8005618:	42470070 	.word	0x42470070
 800561c:	40007000 	.word	0x40007000
 8005620:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005624:	4b1c      	ldr	r3, [pc, #112]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8005626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005628:	f003 0302 	and.w	r3, r3, #2
 800562c:	2b00      	cmp	r3, #0
 800562e:	d0e4      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005634:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005638:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800563c:	d10d      	bne.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x302>
 800563e:	4916      	ldr	r1, [pc, #88]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8005640:	4b15      	ldr	r3, [pc, #84]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005650:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005654:	4313      	orrs	r3, r2
 8005656:	608b      	str	r3, [r1, #8]
 8005658:	e005      	b.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 800565a:	4a0f      	ldr	r2, [pc, #60]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800565c:	4b0e      	ldr	r3, [pc, #56]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005664:	6093      	str	r3, [r2, #8]
 8005666:	490c      	ldr	r1, [pc, #48]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8005668:	4b0b      	ldr	r3, [pc, #44]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800566a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005674:	4313      	orrs	r3, r2
 8005676:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0310 	and.w	r3, r3, #16
 8005680:	2b00      	cmp	r3, #0
 8005682:	d004      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x336>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005684:	4a05      	ldr	r2, [pc, #20]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800568c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	3718      	adds	r7, #24
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}
 8005698:	40023800 	.word	0x40023800
 800569c:	424711e0 	.word	0x424711e0

080056a0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e025      	b.n	8005700 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d106      	bne.n	80056ce <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f001 ff3f 	bl	800754c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2202      	movs	r2, #2
 80056d2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	3304      	adds	r3, #4
 80056de:	4619      	mov	r1, r3
 80056e0:	4610      	mov	r0, r2
 80056e2:	f001 fc8d 	bl	8007000 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6818      	ldr	r0, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	461a      	mov	r2, r3
 80056f0:	6839      	ldr	r1, [r7, #0]
 80056f2:	f001 fcf8 	bl	80070e6 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3708      	adds	r7, #8
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}

08005708 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b02      	cmp	r3, #2
 800571e:	d101      	bne.n	8005724 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8005720:	2302      	movs	r3, #2
 8005722:	e018      	b.n	8005756 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2202      	movs	r2, #2
 8005728:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	68b9      	ldr	r1, [r7, #8]
 8005734:	4618      	mov	r0, r3
 8005736:	f001 fd55 	bl	80071e4 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2b02      	cmp	r3, #2
 8005740:	d104      	bne.n	800574c <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2205      	movs	r2, #5
 8005746:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800574a:	e003      	b.n	8005754 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b082      	sub	sp, #8
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
 8005766:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b02      	cmp	r3, #2
 8005772:	d101      	bne.n	8005778 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8005774:	2302      	movs	r3, #2
 8005776:	e00e      	b.n	8005796 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2202      	movs	r2, #2
 800577c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6839      	ldr	r1, [r7, #0]
 8005786:	4618      	mov	r0, r3
 8005788:	f001 fd68 	bl	800725c <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3708      	adds	r7, #8
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b082      	sub	sp, #8
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d101      	bne.n	80057b0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e055      	b.n	800585c <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d106      	bne.n	80057d0 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f004 fb50 	bl	8009e70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	6812      	ldr	r2, [r2, #0]
 80057e0:	6812      	ldr	r2, [r2, #0]
 80057e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	6851      	ldr	r1, [r2, #4]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6892      	ldr	r2, [r2, #8]
 80057f4:	4311      	orrs	r1, r2
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	68d2      	ldr	r2, [r2, #12]
 80057fa:	4311      	orrs	r1, r2
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	6912      	ldr	r2, [r2, #16]
 8005800:	4311      	orrs	r1, r2
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	6952      	ldr	r2, [r2, #20]
 8005806:	4311      	orrs	r1, r2
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	6992      	ldr	r2, [r2, #24]
 800580c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005810:	4311      	orrs	r1, r2
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	69d2      	ldr	r2, [r2, #28]
 8005816:	4311      	orrs	r1, r2
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	6a12      	ldr	r2, [r2, #32]
 800581c:	4311      	orrs	r1, r2
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005822:	430a      	orrs	r2, r1
 8005824:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	6992      	ldr	r2, [r2, #24]
 800582e:	0c12      	lsrs	r2, r2, #16
 8005830:	f002 0104 	and.w	r1, r2, #4
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005838:	430a      	orrs	r2, r1
 800583a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	6812      	ldr	r2, [r2, #0]
 8005844:	69d2      	ldr	r2, [r2, #28]
 8005846:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800584a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3708      	adds	r7, #8
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e01a      	b.n	80058ac <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2202      	movs	r2, #2
 800587a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	6812      	ldr	r2, [r2, #0]
 8005886:	6812      	ldr	r2, [r2, #0]
 8005888:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800588c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f004 fb36 	bl	8009f00 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3708      	adds	r7, #8
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b088      	sub	sp, #32
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	603b      	str	r3, [r7, #0]
 80058c0:	4613      	mov	r3, r2
 80058c2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058c4:	2300      	movs	r3, #0
 80058c6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d101      	bne.n	80058d6 <HAL_SPI_Transmit+0x22>
 80058d2:	2302      	movs	r3, #2
 80058d4:	e11c      	b.n	8005b10 <HAL_SPI_Transmit+0x25c>
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2201      	movs	r2, #1
 80058da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058de:	f7fd f9dd 	bl	8002c9c <HAL_GetTick>
 80058e2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80058e4:	88fb      	ldrh	r3, [r7, #6]
 80058e6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d002      	beq.n	80058fa <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80058f4:	2302      	movs	r3, #2
 80058f6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058f8:	e101      	b.n	8005afe <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d002      	beq.n	8005906 <HAL_SPI_Transmit+0x52>
 8005900:	88fb      	ldrh	r3, [r7, #6]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d102      	bne.n	800590c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	77fb      	strb	r3, [r7, #31]
    goto error;
 800590a:	e0f8      	b.n	8005afe <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2203      	movs	r2, #3
 8005910:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	68ba      	ldr	r2, [r7, #8]
 800591e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	88fa      	ldrh	r2, [r7, #6]
 8005924:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	88fa      	ldrh	r2, [r7, #6]
 800592a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005952:	d107      	bne.n	8005964 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	6812      	ldr	r2, [r2, #0]
 800595c:	6812      	ldr	r2, [r2, #0]
 800595e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005962:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800596e:	2b40      	cmp	r3, #64	; 0x40
 8005970:	d007      	beq.n	8005982 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	6812      	ldr	r2, [r2, #0]
 800597a:	6812      	ldr	r2, [r2, #0]
 800597c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005980:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800598a:	d14b      	bne.n	8005a24 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d002      	beq.n	800599a <HAL_SPI_Transmit+0xe6>
 8005994:	8afb      	ldrh	r3, [r7, #22]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d13e      	bne.n	8005a18 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80059a2:	8812      	ldrh	r2, [r2, #0]
 80059a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059aa:	1c9a      	adds	r2, r3, #2
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	3b01      	subs	r3, #1
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80059be:	e02b      	b.n	8005a18 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d112      	bne.n	80059f4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80059d6:	8812      	ldrh	r2, [r2, #0]
 80059d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059de:	1c9a      	adds	r2, r3, #2
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	3b01      	subs	r3, #1
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	86da      	strh	r2, [r3, #54]	; 0x36
 80059f2:	e011      	b.n	8005a18 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059f4:	f7fd f952 	bl	8002c9c <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	1ad2      	subs	r2, r2, r3
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d303      	bcc.n	8005a0c <HAL_SPI_Transmit+0x158>
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a0a:	d102      	bne.n	8005a12 <HAL_SPI_Transmit+0x15e>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d102      	bne.n	8005a18 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a16:	e072      	b.n	8005afe <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d1ce      	bne.n	80059c0 <HAL_SPI_Transmit+0x10c>
 8005a22:	e04c      	b.n	8005abe <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d002      	beq.n	8005a32 <HAL_SPI_Transmit+0x17e>
 8005a2c:	8afb      	ldrh	r3, [r7, #22]
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d140      	bne.n	8005ab4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	330c      	adds	r3, #12
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a3c:	7812      	ldrb	r2, [r2, #0]
 8005a3e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a44:	1c5a      	adds	r2, r3, #1
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	3b01      	subs	r3, #1
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005a58:	e02c      	b.n	8005ab4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f003 0302 	and.w	r3, r3, #2
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d113      	bne.n	8005a90 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	330c      	adds	r3, #12
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a72:	7812      	ldrb	r2, [r2, #0]
 8005a74:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a7a:	1c5a      	adds	r2, r3, #1
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	3b01      	subs	r3, #1
 8005a88:	b29a      	uxth	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	86da      	strh	r2, [r3, #54]	; 0x36
 8005a8e:	e011      	b.n	8005ab4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a90:	f7fd f904 	bl	8002c9c <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	1ad2      	subs	r2, r2, r3
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d303      	bcc.n	8005aa8 <HAL_SPI_Transmit+0x1f4>
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa6:	d102      	bne.n	8005aae <HAL_SPI_Transmit+0x1fa>
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d102      	bne.n	8005ab4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ab2:	e024      	b.n	8005afe <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d1cd      	bne.n	8005a5a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005abe:	69ba      	ldr	r2, [r7, #24]
 8005ac0:	6839      	ldr	r1, [r7, #0]
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f000 fb7b 	bl	80061be <SPI_EndRxTxTransaction>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2220      	movs	r2, #32
 8005ad2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d10a      	bne.n	8005af2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005adc:	2300      	movs	r3, #0
 8005ade:	613b      	str	r3, [r7, #16]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	613b      	str	r3, [r7, #16]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	613b      	str	r3, [r7, #16]
 8005af0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b0e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3720      	adds	r7, #32
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b088      	sub	sp, #32
 8005b1c:	af02      	add	r7, sp, #8
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	603b      	str	r3, [r7, #0]
 8005b24:	4613      	mov	r3, r2
 8005b26:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b34:	d112      	bne.n	8005b5c <HAL_SPI_Receive+0x44>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d10e      	bne.n	8005b5c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2204      	movs	r2, #4
 8005b42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005b46:	88fa      	ldrh	r2, [r7, #6]
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	68ba      	ldr	r2, [r7, #8]
 8005b50:	68b9      	ldr	r1, [r7, #8]
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f000 f8e6 	bl	8005d24 <HAL_SPI_TransmitReceive>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	e0df      	b.n	8005d1c <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d101      	bne.n	8005b6a <HAL_SPI_Receive+0x52>
 8005b66:	2302      	movs	r3, #2
 8005b68:	e0d8      	b.n	8005d1c <HAL_SPI_Receive+0x204>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b72:	f7fd f893 	bl	8002c9c <HAL_GetTick>
 8005b76:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d002      	beq.n	8005b8a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005b84:	2302      	movs	r3, #2
 8005b86:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b88:	e0bf      	b.n	8005d0a <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d002      	beq.n	8005b96 <HAL_SPI_Receive+0x7e>
 8005b90:	88fb      	ldrh	r3, [r7, #6]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d102      	bne.n	8005b9c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b9a:	e0b6      	b.n	8005d0a <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2204      	movs	r2, #4
 8005ba0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	68ba      	ldr	r2, [r7, #8]
 8005bae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	88fa      	ldrh	r2, [r7, #6]
 8005bb4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	88fa      	ldrh	r2, [r7, #6]
 8005bba:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005be2:	d107      	bne.n	8005bf4 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	6812      	ldr	r2, [r2, #0]
 8005bec:	6812      	ldr	r2, [r2, #0]
 8005bee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005bf2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bfe:	2b40      	cmp	r3, #64	; 0x40
 8005c00:	d007      	beq.n	8005c12 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	6812      	ldr	r2, [r2, #0]
 8005c0a:	6812      	ldr	r2, [r2, #0]
 8005c0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c10:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d161      	bne.n	8005cde <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005c1a:	e02d      	b.n	8005c78 <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d114      	bne.n	8005c54 <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	6812      	ldr	r2, [r2, #0]
 8005c32:	320c      	adds	r2, #12
 8005c34:	7812      	ldrb	r2, [r2, #0]
 8005c36:	b2d2      	uxtb	r2, r2
 8005c38:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c3e:	1c5a      	adds	r2, r3, #1
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c48:	b29b      	uxth	r3, r3
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	b29a      	uxth	r2, r3
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c52:	e011      	b.n	8005c78 <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c54:	f7fd f822 	bl	8002c9c <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	1ad2      	subs	r2, r2, r3
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d303      	bcc.n	8005c6c <HAL_SPI_Receive+0x154>
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c6a:	d102      	bne.n	8005c72 <HAL_SPI_Receive+0x15a>
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d102      	bne.n	8005c78 <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005c76:	e048      	b.n	8005d0a <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d1cc      	bne.n	8005c1c <HAL_SPI_Receive+0x104>
 8005c82:	e031      	b.n	8005ce8 <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f003 0301 	and.w	r3, r3, #1
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d113      	bne.n	8005cba <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	6812      	ldr	r2, [r2, #0]
 8005c9a:	68d2      	ldr	r2, [r2, #12]
 8005c9c:	b292      	uxth	r2, r2
 8005c9e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca4:	1c9a      	adds	r2, r3, #2
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cb8:	e011      	b.n	8005cde <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cba:	f7fc ffef 	bl	8002c9c <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	1ad2      	subs	r2, r2, r3
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d303      	bcc.n	8005cd2 <HAL_SPI_Receive+0x1ba>
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd0:	d102      	bne.n	8005cd8 <HAL_SPI_Receive+0x1c0>
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d102      	bne.n	8005cde <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005cdc:	e015      	b.n	8005d0a <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1cd      	bne.n	8005c84 <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ce8:	693a      	ldr	r2, [r7, #16]
 8005cea:	6839      	ldr	r1, [r7, #0]
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f000 fa31 	bl	8006154 <SPI_EndRxTransaction>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d002      	beq.n	8005cfe <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d001      	beq.n	8005d0a <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3718      	adds	r7, #24
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b08c      	sub	sp, #48	; 0x30
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]
 8005d30:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d32:	2301      	movs	r3, #1
 8005d34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005d36:	2300      	movs	r3, #0
 8005d38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d101      	bne.n	8005d4a <HAL_SPI_TransmitReceive+0x26>
 8005d46:	2302      	movs	r3, #2
 8005d48:	e188      	b.n	800605c <HAL_SPI_TransmitReceive+0x338>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d52:	f7fc ffa3 	bl	8002c9c <HAL_GetTick>
 8005d56:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005d68:	887b      	ldrh	r3, [r7, #2]
 8005d6a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d00f      	beq.n	8005d94 <HAL_SPI_TransmitReceive+0x70>
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d7a:	d107      	bne.n	8005d8c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d103      	bne.n	8005d8c <HAL_SPI_TransmitReceive+0x68>
 8005d84:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d88:	2b04      	cmp	r3, #4
 8005d8a:	d003      	beq.n	8005d94 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005d92:	e159      	b.n	8006048 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d005      	beq.n	8005da6 <HAL_SPI_TransmitReceive+0x82>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d002      	beq.n	8005da6 <HAL_SPI_TransmitReceive+0x82>
 8005da0:	887b      	ldrh	r3, [r7, #2]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d103      	bne.n	8005dae <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005dac:	e14c      	b.n	8006048 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b04      	cmp	r3, #4
 8005db8:	d003      	beq.n	8005dc2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2205      	movs	r2, #5
 8005dbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	887a      	ldrh	r2, [r7, #2]
 8005dd2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	887a      	ldrh	r2, [r7, #2]
 8005dd8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	887a      	ldrh	r2, [r7, #2]
 8005de4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	887a      	ldrh	r2, [r7, #2]
 8005dea:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e02:	2b40      	cmp	r3, #64	; 0x40
 8005e04:	d007      	beq.n	8005e16 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	68fa      	ldr	r2, [r7, #12]
 8005e0c:	6812      	ldr	r2, [r2, #0]
 8005e0e:	6812      	ldr	r2, [r2, #0]
 8005e10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e14:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e1e:	d178      	bne.n	8005f12 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d002      	beq.n	8005e2e <HAL_SPI_TransmitReceive+0x10a>
 8005e28:	8b7b      	ldrh	r3, [r7, #26]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d166      	bne.n	8005efc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e36:	8812      	ldrh	r2, [r2, #0]
 8005e38:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e3e:	1c9a      	adds	r2, r3, #2
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	3b01      	subs	r3, #1
 8005e4c:	b29a      	uxth	r2, r3
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e52:	e053      	b.n	8005efc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 0302 	and.w	r3, r3, #2
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	d11b      	bne.n	8005e9a <HAL_SPI_TransmitReceive+0x176>
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d016      	beq.n	8005e9a <HAL_SPI_TransmitReceive+0x176>
 8005e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d113      	bne.n	8005e9a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e7a:	8812      	ldrh	r2, [r2, #0]
 8005e7c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e82:	1c9a      	adds	r2, r3, #2
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e96:	2300      	movs	r3, #0
 8005e98:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f003 0301 	and.w	r3, r3, #1
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d119      	bne.n	8005edc <HAL_SPI_TransmitReceive+0x1b8>
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d014      	beq.n	8005edc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	6812      	ldr	r2, [r2, #0]
 8005eba:	68d2      	ldr	r2, [r2, #12]
 8005ebc:	b292      	uxth	r2, r2
 8005ebe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec4:	1c9a      	adds	r2, r3, #2
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	3b01      	subs	r3, #1
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005edc:	f7fc fede 	bl	8002c9c <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee4:	1ad2      	subs	r2, r2, r3
 8005ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d307      	bcc.n	8005efc <HAL_SPI_TransmitReceive+0x1d8>
 8005eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef2:	d003      	beq.n	8005efc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005efa:	e0a5      	b.n	8006048 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1a6      	bne.n	8005e54 <HAL_SPI_TransmitReceive+0x130>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1a1      	bne.n	8005e54 <HAL_SPI_TransmitReceive+0x130>
 8005f10:	e07c      	b.n	800600c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d002      	beq.n	8005f20 <HAL_SPI_TransmitReceive+0x1fc>
 8005f1a:	8b7b      	ldrh	r3, [r7, #26]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d16b      	bne.n	8005ff8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	330c      	adds	r3, #12
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005f2a:	7812      	ldrb	r2, [r2, #0]
 8005f2c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f32:	1c5a      	adds	r2, r3, #1
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	b29a      	uxth	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f46:	e057      	b.n	8005ff8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f003 0302 	and.w	r3, r3, #2
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d11c      	bne.n	8005f90 <HAL_SPI_TransmitReceive+0x26c>
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d017      	beq.n	8005f90 <HAL_SPI_TransmitReceive+0x26c>
 8005f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d114      	bne.n	8005f90 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	330c      	adds	r3, #12
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005f70:	7812      	ldrb	r2, [r2, #0]
 8005f72:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	3b01      	subs	r3, #1
 8005f86:	b29a      	uxth	r2, r3
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d119      	bne.n	8005fd2 <HAL_SPI_TransmitReceive+0x2ae>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d014      	beq.n	8005fd2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	6812      	ldr	r2, [r2, #0]
 8005fb0:	68d2      	ldr	r2, [r2, #12]
 8005fb2:	b2d2      	uxtb	r2, r2
 8005fb4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fba:	1c5a      	adds	r2, r3, #1
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b29a      	uxth	r2, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005fd2:	f7fc fe63 	bl	8002c9c <HAL_GetTick>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fda:	1ad2      	subs	r2, r2, r3
 8005fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d303      	bcc.n	8005fea <HAL_SPI_TransmitReceive+0x2c6>
 8005fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe8:	d102      	bne.n	8005ff0 <HAL_SPI_TransmitReceive+0x2cc>
 8005fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d103      	bne.n	8005ff8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005ff6:	e027      	b.n	8006048 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1a2      	bne.n	8005f48 <HAL_SPI_TransmitReceive+0x224>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006006:	b29b      	uxth	r3, r3
 8006008:	2b00      	cmp	r3, #0
 800600a:	d19d      	bne.n	8005f48 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800600c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800600e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 f8d4 	bl	80061be <SPI_EndRxTxTransaction>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d006      	beq.n	800602a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2220      	movs	r2, #32
 8006026:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006028:	e00e      	b.n	8006048 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10a      	bne.n	8006048 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006032:	2300      	movs	r3, #0
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	617b      	str	r3, [r7, #20]
 8006046:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006058:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800605c:	4618      	mov	r0, r3
 800605e:	3730      	adds	r7, #48	; 0x30
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}

08006064 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006072:	b2db      	uxtb	r3, r3
}
 8006074:	4618      	mov	r0, r3
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	603b      	str	r3, [r7, #0]
 800608c:	4613      	mov	r3, r2
 800608e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006090:	e04c      	b.n	800612c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006098:	d048      	beq.n	800612c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800609a:	f7fc fdff 	bl	8002c9c <HAL_GetTick>
 800609e:	4602      	mov	r2, r0
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	1ad2      	subs	r2, r2, r3
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d202      	bcs.n	80060b0 <SPI_WaitFlagStateUntilTimeout+0x30>
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d13d      	bne.n	800612c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	6812      	ldr	r2, [r2, #0]
 80060b8:	6852      	ldr	r2, [r2, #4]
 80060ba:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80060be:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060c8:	d111      	bne.n	80060ee <SPI_WaitFlagStateUntilTimeout+0x6e>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060d2:	d004      	beq.n	80060de <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060dc:	d107      	bne.n	80060ee <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	6812      	ldr	r2, [r2, #0]
 80060e6:	6812      	ldr	r2, [r2, #0]
 80060e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060ec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060f6:	d10f      	bne.n	8006118 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	6812      	ldr	r2, [r2, #0]
 8006100:	6812      	ldr	r2, [r2, #0]
 8006102:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006106:	601a      	str	r2, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	6812      	ldr	r2, [r2, #0]
 8006110:	6812      	ldr	r2, [r2, #0]
 8006112:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006116:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e00f      	b.n	800614c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689a      	ldr	r2, [r3, #8]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	401a      	ands	r2, r3
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	429a      	cmp	r2, r3
 800613a:	bf0c      	ite	eq
 800613c:	2301      	moveq	r3, #1
 800613e:	2300      	movne	r3, #0
 8006140:	b2db      	uxtb	r3, r3
 8006142:	461a      	mov	r2, r3
 8006144:	79fb      	ldrb	r3, [r7, #7]
 8006146:	429a      	cmp	r2, r3
 8006148:	d1a3      	bne.n	8006092 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b086      	sub	sp, #24
 8006158:	af02      	add	r7, sp, #8
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006168:	d111      	bne.n	800618e <SPI_EndRxTransaction+0x3a>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006172:	d004      	beq.n	800617e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800617c:	d107      	bne.n	800618e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68fa      	ldr	r2, [r7, #12]
 8006184:	6812      	ldr	r2, [r2, #0]
 8006186:	6812      	ldr	r2, [r2, #0]
 8006188:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800618c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	9300      	str	r3, [sp, #0]
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	2200      	movs	r2, #0
 8006196:	2180      	movs	r1, #128	; 0x80
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f7ff ff71 	bl	8006080 <SPI_WaitFlagStateUntilTimeout>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d007      	beq.n	80061b4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061a8:	f043 0220 	orr.w	r2, r3, #32
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e000      	b.n	80061b6 <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b086      	sub	sp, #24
 80061c2:	af02      	add	r7, sp, #8
 80061c4:	60f8      	str	r0, [r7, #12]
 80061c6:	60b9      	str	r1, [r7, #8]
 80061c8:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	9300      	str	r3, [sp, #0]
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	2200      	movs	r2, #0
 80061d2:	2180      	movs	r1, #128	; 0x80
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f7ff ff53 	bl	8006080 <SPI_WaitFlagStateUntilTimeout>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d007      	beq.n	80061f0 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e4:	f043 0220 	orr.w	r2, r3, #32
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80061ec:	2303      	movs	r3, #3
 80061ee:	e000      	b.n	80061f2 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3710      	adds	r7, #16
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061fa:	b580      	push	{r7, lr}
 80061fc:	b082      	sub	sp, #8
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d101      	bne.n	800620c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e01d      	b.n	8006248 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b00      	cmp	r3, #0
 8006216:	d106      	bne.n	8006226 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f004 f8d7 	bl	800a3d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2202      	movs	r2, #2
 800622a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	3304      	adds	r3, #4
 8006236:	4619      	mov	r1, r3
 8006238:	4610      	mov	r0, r2
 800623a:	f000 fa15 	bl	8006668 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2201      	movs	r2, #1
 8006242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006246:	2300      	movs	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3708      	adds	r7, #8
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006250:	b480      	push	{r7}
 8006252:	b085      	sub	sp, #20
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	6812      	ldr	r2, [r2, #0]
 8006260:	68d2      	ldr	r2, [r2, #12]
 8006262:	f042 0201 	orr.w	r2, r2, #1
 8006266:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	f003 0307 	and.w	r3, r3, #7
 8006272:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2b06      	cmp	r3, #6
 8006278:	d007      	beq.n	800628a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	6812      	ldr	r2, [r2, #0]
 8006282:	6812      	ldr	r2, [r2, #0]
 8006284:	f042 0201 	orr.w	r2, r2, #1
 8006288:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3714      	adds	r7, #20
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	f003 0302 	and.w	r3, r3, #2
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d122      	bne.n	80062f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	f003 0302 	and.w	r3, r3, #2
 80062b8:	2b02      	cmp	r3, #2
 80062ba:	d11b      	bne.n	80062f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f06f 0202 	mvn.w	r2, #2
 80062c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2201      	movs	r2, #1
 80062ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	699b      	ldr	r3, [r3, #24]
 80062d2:	f003 0303 	and.w	r3, r3, #3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d003      	beq.n	80062e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 f9a5 	bl	800662a <HAL_TIM_IC_CaptureCallback>
 80062e0:	e005      	b.n	80062ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 f997 	bl	8006616 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f9a8 	bl	800663e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	f003 0304 	and.w	r3, r3, #4
 80062fe:	2b04      	cmp	r3, #4
 8006300:	d122      	bne.n	8006348 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b04      	cmp	r3, #4
 800630e:	d11b      	bne.n	8006348 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f06f 0204 	mvn.w	r2, #4
 8006318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2202      	movs	r2, #2
 800631e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f97b 	bl	800662a <HAL_TIM_IC_CaptureCallback>
 8006334:	e005      	b.n	8006342 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 f96d 	bl	8006616 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f97e 	bl	800663e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	f003 0308 	and.w	r3, r3, #8
 8006352:	2b08      	cmp	r3, #8
 8006354:	d122      	bne.n	800639c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	f003 0308 	and.w	r3, r3, #8
 8006360:	2b08      	cmp	r3, #8
 8006362:	d11b      	bne.n	800639c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f06f 0208 	mvn.w	r2, #8
 800636c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2204      	movs	r2, #4
 8006372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	69db      	ldr	r3, [r3, #28]
 800637a:	f003 0303 	and.w	r3, r3, #3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d003      	beq.n	800638a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f951 	bl	800662a <HAL_TIM_IC_CaptureCallback>
 8006388:	e005      	b.n	8006396 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f943 	bl	8006616 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 f954 	bl	800663e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	f003 0310 	and.w	r3, r3, #16
 80063a6:	2b10      	cmp	r3, #16
 80063a8:	d122      	bne.n	80063f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	f003 0310 	and.w	r3, r3, #16
 80063b4:	2b10      	cmp	r3, #16
 80063b6:	d11b      	bne.n	80063f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f06f 0210 	mvn.w	r2, #16
 80063c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2208      	movs	r2, #8
 80063c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	69db      	ldr	r3, [r3, #28]
 80063ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d003      	beq.n	80063de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 f927 	bl	800662a <HAL_TIM_IC_CaptureCallback>
 80063dc:	e005      	b.n	80063ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 f919 	bl	8006616 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 f92a 	bl	800663e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d10e      	bne.n	800641c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	f003 0301 	and.w	r3, r3, #1
 8006408:	2b01      	cmp	r3, #1
 800640a:	d107      	bne.n	800641c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f06f 0201 	mvn.w	r2, #1
 8006414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f002 fb24 	bl	8008a64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006426:	2b80      	cmp	r3, #128	; 0x80
 8006428:	d10e      	bne.n	8006448 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006434:	2b80      	cmp	r3, #128	; 0x80
 8006436:	d107      	bne.n	8006448 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 fa99 	bl	800697a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006452:	2b40      	cmp	r3, #64	; 0x40
 8006454:	d10e      	bne.n	8006474 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006460:	2b40      	cmp	r3, #64	; 0x40
 8006462:	d107      	bne.n	8006474 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800646c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 f8ef 	bl	8006652 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	f003 0320 	and.w	r3, r3, #32
 800647e:	2b20      	cmp	r3, #32
 8006480:	d10e      	bne.n	80064a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	f003 0320 	and.w	r3, r3, #32
 800648c:	2b20      	cmp	r3, #32
 800648e:	d107      	bne.n	80064a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f06f 0220 	mvn.w	r2, #32
 8006498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fa63 	bl	8006966 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064a0:	bf00      	nop
 80064a2:	3708      	adds	r7, #8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d101      	bne.n	80064c0 <HAL_TIM_ConfigClockSource+0x18>
 80064bc:	2302      	movs	r3, #2
 80064be:	e0a6      	b.n	800660e <HAL_TIM_ConfigClockSource+0x166>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2202      	movs	r2, #2
 80064cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80064de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064e6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2b40      	cmp	r3, #64	; 0x40
 80064f6:	d067      	beq.n	80065c8 <HAL_TIM_ConfigClockSource+0x120>
 80064f8:	2b40      	cmp	r3, #64	; 0x40
 80064fa:	d80b      	bhi.n	8006514 <HAL_TIM_ConfigClockSource+0x6c>
 80064fc:	2b10      	cmp	r3, #16
 80064fe:	d073      	beq.n	80065e8 <HAL_TIM_ConfigClockSource+0x140>
 8006500:	2b10      	cmp	r3, #16
 8006502:	d802      	bhi.n	800650a <HAL_TIM_ConfigClockSource+0x62>
 8006504:	2b00      	cmp	r3, #0
 8006506:	d06f      	beq.n	80065e8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006508:	e078      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800650a:	2b20      	cmp	r3, #32
 800650c:	d06c      	beq.n	80065e8 <HAL_TIM_ConfigClockSource+0x140>
 800650e:	2b30      	cmp	r3, #48	; 0x30
 8006510:	d06a      	beq.n	80065e8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006512:	e073      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006514:	2b70      	cmp	r3, #112	; 0x70
 8006516:	d00d      	beq.n	8006534 <HAL_TIM_ConfigClockSource+0x8c>
 8006518:	2b70      	cmp	r3, #112	; 0x70
 800651a:	d804      	bhi.n	8006526 <HAL_TIM_ConfigClockSource+0x7e>
 800651c:	2b50      	cmp	r3, #80	; 0x50
 800651e:	d033      	beq.n	8006588 <HAL_TIM_ConfigClockSource+0xe0>
 8006520:	2b60      	cmp	r3, #96	; 0x60
 8006522:	d041      	beq.n	80065a8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006524:	e06a      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006526:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800652a:	d066      	beq.n	80065fa <HAL_TIM_ConfigClockSource+0x152>
 800652c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006530:	d017      	beq.n	8006562 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006532:	e063      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6818      	ldr	r0, [r3, #0]
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	6899      	ldr	r1, [r3, #8]
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	685a      	ldr	r2, [r3, #4]
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	f000 f9aa 	bl	800689c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006556:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	609a      	str	r2, [r3, #8]
      break;
 8006560:	e04c      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6818      	ldr	r0, [r3, #0]
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	6899      	ldr	r1, [r3, #8]
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	685a      	ldr	r2, [r3, #4]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	f000 f993 	bl	800689c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6812      	ldr	r2, [r2, #0]
 800657e:	6892      	ldr	r2, [r2, #8]
 8006580:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006584:	609a      	str	r2, [r3, #8]
      break;
 8006586:	e039      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6818      	ldr	r0, [r3, #0]
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	6859      	ldr	r1, [r3, #4]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	461a      	mov	r2, r3
 8006596:	f000 f907 	bl	80067a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2150      	movs	r1, #80	; 0x50
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 f960 	bl	8006866 <TIM_ITRx_SetConfig>
      break;
 80065a6:	e029      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6818      	ldr	r0, [r3, #0]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	6859      	ldr	r1, [r3, #4]
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	461a      	mov	r2, r3
 80065b6:	f000 f926 	bl	8006806 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2160      	movs	r1, #96	; 0x60
 80065c0:	4618      	mov	r0, r3
 80065c2:	f000 f950 	bl	8006866 <TIM_ITRx_SetConfig>
      break;
 80065c6:	e019      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6818      	ldr	r0, [r3, #0]
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	6859      	ldr	r1, [r3, #4]
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	461a      	mov	r2, r3
 80065d6:	f000 f8e7 	bl	80067a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2140      	movs	r1, #64	; 0x40
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 f940 	bl	8006866 <TIM_ITRx_SetConfig>
      break;
 80065e6:	e009      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4619      	mov	r1, r3
 80065f2:	4610      	mov	r0, r2
 80065f4:	f000 f937 	bl	8006866 <TIM_ITRx_SetConfig>
      break;
 80065f8:	e000      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80065fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}

08006616 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006616:	b480      	push	{r7}
 8006618:	b083      	sub	sp, #12
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800661e:	bf00      	nop
 8006620:	370c      	adds	r7, #12
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr

0800662a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800662a:	b480      	push	{r7}
 800662c:	b083      	sub	sp, #12
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006632:	bf00      	nop
 8006634:	370c      	adds	r7, #12
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr

0800663e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800663e:	b480      	push	{r7}
 8006640:	b083      	sub	sp, #12
 8006642:	af00      	add	r7, sp, #0
 8006644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006646:	bf00      	nop
 8006648:	370c      	adds	r7, #12
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr

08006652 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006652:	b480      	push	{r7}
 8006654:	b083      	sub	sp, #12
 8006656:	af00      	add	r7, sp, #0
 8006658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800665a:	bf00      	nop
 800665c:	370c      	adds	r7, #12
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
	...

08006668 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a40      	ldr	r2, [pc, #256]	; (800677c <TIM_Base_SetConfig+0x114>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d013      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006686:	d00f      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a3d      	ldr	r2, [pc, #244]	; (8006780 <TIM_Base_SetConfig+0x118>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d00b      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a3c      	ldr	r2, [pc, #240]	; (8006784 <TIM_Base_SetConfig+0x11c>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d007      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a3b      	ldr	r2, [pc, #236]	; (8006788 <TIM_Base_SetConfig+0x120>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d003      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a3a      	ldr	r2, [pc, #232]	; (800678c <TIM_Base_SetConfig+0x124>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d108      	bne.n	80066ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a2f      	ldr	r2, [pc, #188]	; (800677c <TIM_Base_SetConfig+0x114>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d02b      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066c8:	d027      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a2c      	ldr	r2, [pc, #176]	; (8006780 <TIM_Base_SetConfig+0x118>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d023      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a2b      	ldr	r2, [pc, #172]	; (8006784 <TIM_Base_SetConfig+0x11c>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d01f      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a2a      	ldr	r2, [pc, #168]	; (8006788 <TIM_Base_SetConfig+0x120>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d01b      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a29      	ldr	r2, [pc, #164]	; (800678c <TIM_Base_SetConfig+0x124>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d017      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a28      	ldr	r2, [pc, #160]	; (8006790 <TIM_Base_SetConfig+0x128>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d013      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a27      	ldr	r2, [pc, #156]	; (8006794 <TIM_Base_SetConfig+0x12c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d00f      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a26      	ldr	r2, [pc, #152]	; (8006798 <TIM_Base_SetConfig+0x130>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d00b      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a25      	ldr	r2, [pc, #148]	; (800679c <TIM_Base_SetConfig+0x134>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d007      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a24      	ldr	r2, [pc, #144]	; (80067a0 <TIM_Base_SetConfig+0x138>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d003      	beq.n	800671a <TIM_Base_SetConfig+0xb2>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a23      	ldr	r2, [pc, #140]	; (80067a4 <TIM_Base_SetConfig+0x13c>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d108      	bne.n	800672c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006720:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	4313      	orrs	r3, r2
 800672a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	695b      	ldr	r3, [r3, #20]
 8006736:	4313      	orrs	r3, r2
 8006738:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	689a      	ldr	r2, [r3, #8]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a0a      	ldr	r2, [pc, #40]	; (800677c <TIM_Base_SetConfig+0x114>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d003      	beq.n	8006760 <TIM_Base_SetConfig+0xf8>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a0c      	ldr	r2, [pc, #48]	; (800678c <TIM_Base_SetConfig+0x124>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d103      	bne.n	8006768 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	691a      	ldr	r2, [r3, #16]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	615a      	str	r2, [r3, #20]
}
 800676e:	bf00      	nop
 8006770:	3714      	adds	r7, #20
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	40010000 	.word	0x40010000
 8006780:	40000400 	.word	0x40000400
 8006784:	40000800 	.word	0x40000800
 8006788:	40000c00 	.word	0x40000c00
 800678c:	40010400 	.word	0x40010400
 8006790:	40014000 	.word	0x40014000
 8006794:	40014400 	.word	0x40014400
 8006798:	40014800 	.word	0x40014800
 800679c:	40001800 	.word	0x40001800
 80067a0:	40001c00 	.word	0x40001c00
 80067a4:	40002000 	.word	0x40002000

080067a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b087      	sub	sp, #28
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	60b9      	str	r1, [r7, #8]
 80067b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6a1b      	ldr	r3, [r3, #32]
 80067b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	f023 0201 	bic.w	r2, r3, #1
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	011b      	lsls	r3, r3, #4
 80067d8:	693a      	ldr	r2, [r7, #16]
 80067da:	4313      	orrs	r3, r2
 80067dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	f023 030a 	bic.w	r3, r3, #10
 80067e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	621a      	str	r2, [r3, #32]
}
 80067fa:	bf00      	nop
 80067fc:	371c      	adds	r7, #28
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006806:	b480      	push	{r7}
 8006808:	b087      	sub	sp, #28
 800680a:	af00      	add	r7, sp, #0
 800680c:	60f8      	str	r0, [r7, #12]
 800680e:	60b9      	str	r1, [r7, #8]
 8006810:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	f023 0210 	bic.w	r2, r3, #16
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	699b      	ldr	r3, [r3, #24]
 8006822:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006830:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	031b      	lsls	r3, r3, #12
 8006836:	697a      	ldr	r2, [r7, #20]
 8006838:	4313      	orrs	r3, r2
 800683a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006842:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	011b      	lsls	r3, r3, #4
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	4313      	orrs	r3, r2
 800684c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	693a      	ldr	r2, [r7, #16]
 8006858:	621a      	str	r2, [r3, #32]
}
 800685a:	bf00      	nop
 800685c:	371c      	adds	r7, #28
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006866:	b480      	push	{r7}
 8006868:	b085      	sub	sp, #20
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
 800686e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800687c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800687e:	683a      	ldr	r2, [r7, #0]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4313      	orrs	r3, r2
 8006884:	f043 0307 	orr.w	r3, r3, #7
 8006888:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	609a      	str	r2, [r3, #8]
}
 8006890:	bf00      	nop
 8006892:	3714      	adds	r7, #20
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr

0800689c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800689c:	b480      	push	{r7}
 800689e:	b087      	sub	sp, #28
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	607a      	str	r2, [r7, #4]
 80068a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	021a      	lsls	r2, r3, #8
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	431a      	orrs	r2, r3
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	697a      	ldr	r2, [r7, #20]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	697a      	ldr	r2, [r7, #20]
 80068ce:	609a      	str	r2, [r3, #8]
}
 80068d0:	bf00      	nop
 80068d2:	371c      	adds	r7, #28
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr

080068dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068dc:	b480      	push	{r7}
 80068de:	b085      	sub	sp, #20
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d101      	bne.n	80068f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068f0:	2302      	movs	r3, #2
 80068f2:	e032      	b.n	800695a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2202      	movs	r2, #2
 8006900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800691a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	4313      	orrs	r3, r2
 8006924:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800692c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	4313      	orrs	r3, r2
 8006936:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68ba      	ldr	r2, [r7, #8]
 8006946:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3714      	adds	r7, #20
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr

08006966 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006966:	b480      	push	{r7}
 8006968:	b083      	sub	sp, #12
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800696e:	bf00      	nop
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800697a:	b480      	push	{r7}
 800697c:	b083      	sub	sp, #12
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006982:	bf00      	nop
 8006984:	370c      	adds	r7, #12
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr

0800698e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b082      	sub	sp, #8
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d101      	bne.n	80069a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	e03f      	b.n	8006a20 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d106      	bne.n	80069ba <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f003 fda3 	bl	800a500 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2224      	movs	r2, #36	; 0x24
 80069be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	6812      	ldr	r2, [r2, #0]
 80069ca:	68d2      	ldr	r2, [r2, #12]
 80069cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80069d0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 f90a 	bl	8006bec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	6812      	ldr	r2, [r2, #0]
 80069e0:	6912      	ldr	r2, [r2, #16]
 80069e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80069e6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	6812      	ldr	r2, [r2, #0]
 80069f0:	6952      	ldr	r2, [r2, #20]
 80069f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80069f6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	6812      	ldr	r2, [r2, #0]
 8006a00:	68d2      	ldr	r2, [r2, #12]
 8006a02:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a06:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2220      	movs	r2, #32
 8006a12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2220      	movs	r2, #32
 8006a1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006a1e:	2300      	movs	r3, #0
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3708      	adds	r7, #8
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b088      	sub	sp, #32
 8006a2c:	af02      	add	r7, sp, #8
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	603b      	str	r3, [r7, #0]
 8006a34:	4613      	mov	r3, r2
 8006a36:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	2b20      	cmp	r3, #32
 8006a46:	f040 8082 	bne.w	8006b4e <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d002      	beq.n	8006a56 <HAL_UART_Transmit+0x2e>
 8006a50:	88fb      	ldrh	r3, [r7, #6]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d101      	bne.n	8006a5a <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e07a      	b.n	8006b50 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d101      	bne.n	8006a68 <HAL_UART_Transmit+0x40>
 8006a64:	2302      	movs	r3, #2
 8006a66:	e073      	b.n	8006b50 <HAL_UART_Transmit+0x128>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2221      	movs	r2, #33	; 0x21
 8006a7a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006a7e:	f7fc f90d 	bl	8002c9c <HAL_GetTick>
 8006a82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	88fa      	ldrh	r2, [r7, #6]
 8006a88:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	88fa      	ldrh	r2, [r7, #6]
 8006a8e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006a90:	e041      	b.n	8006b16 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	3b01      	subs	r3, #1
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aa8:	d121      	bne.n	8006aee <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	9300      	str	r3, [sp, #0]
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	2180      	movs	r1, #128	; 0x80
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 f84f 	bl	8006b58 <UART_WaitOnFlagUntilTimeout>
 8006aba:	4603      	mov	r3, r0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d001      	beq.n	8006ac4 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	e045      	b.n	8006b50 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	8812      	ldrh	r2, [r2, #0]
 8006ad0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ad4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	691b      	ldr	r3, [r3, #16]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d103      	bne.n	8006ae6 <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	3302      	adds	r3, #2
 8006ae2:	60bb      	str	r3, [r7, #8]
 8006ae4:	e017      	b.n	8006b16 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	3301      	adds	r3, #1
 8006aea:	60bb      	str	r3, [r7, #8]
 8006aec:	e013      	b.n	8006b16 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	9300      	str	r3, [sp, #0]
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	2200      	movs	r2, #0
 8006af6:	2180      	movs	r1, #128	; 0x80
 8006af8:	68f8      	ldr	r0, [r7, #12]
 8006afa:	f000 f82d 	bl	8006b58 <UART_WaitOnFlagUntilTimeout>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d001      	beq.n	8006b08 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8006b04:	2303      	movs	r3, #3
 8006b06:	e023      	b.n	8006b50 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	1c59      	adds	r1, r3, #1
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d1b8      	bne.n	8006a92 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	9300      	str	r3, [sp, #0]
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	2200      	movs	r2, #0
 8006b28:	2140      	movs	r1, #64	; 0x40
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f000 f814 	bl	8006b58 <UART_WaitOnFlagUntilTimeout>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d001      	beq.n	8006b3a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006b36:	2303      	movs	r3, #3
 8006b38:	e00a      	b.n	8006b50 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2220      	movs	r2, #32
 8006b3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	e000      	b.n	8006b50 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8006b4e:	2302      	movs	r3, #2
  }
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3718      	adds	r7, #24
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	603b      	str	r3, [r7, #0]
 8006b64:	4613      	mov	r3, r2
 8006b66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b68:	e02c      	b.n	8006bc4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b70:	d028      	beq.n	8006bc4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006b72:	69bb      	ldr	r3, [r7, #24]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d007      	beq.n	8006b88 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b78:	f7fc f890 	bl	8002c9c <HAL_GetTick>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	1ad2      	subs	r2, r2, r3
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d91d      	bls.n	8006bc4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	6812      	ldr	r2, [r2, #0]
 8006b90:	68d2      	ldr	r2, [r2, #12]
 8006b92:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006b96:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	6812      	ldr	r2, [r2, #0]
 8006ba0:	6952      	ldr	r2, [r2, #20]
 8006ba2:	f022 0201 	bic.w	r2, r2, #1
 8006ba6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2220      	movs	r2, #32
 8006bac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006bc0:	2303      	movs	r3, #3
 8006bc2:	e00f      	b.n	8006be4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	401a      	ands	r2, r3
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	bf0c      	ite	eq
 8006bd4:	2301      	moveq	r3, #1
 8006bd6:	2300      	movne	r3, #0
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	461a      	mov	r2, r3
 8006bdc:	79fb      	ldrb	r3, [r7, #7]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d0c3      	beq.n	8006b6a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3710      	adds	r7, #16
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	6812      	ldr	r2, [r2, #0]
 8006bfc:	6912      	ldr	r2, [r2, #16]
 8006bfe:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	68d2      	ldr	r2, [r2, #12]
 8006c06:	430a      	orrs	r2, r1
 8006c08:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	689a      	ldr	r2, [r3, #8]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	431a      	orrs	r2, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	695b      	ldr	r3, [r3, #20]
 8006c18:	431a      	orrs	r2, r3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006c30:	f023 030c 	bic.w	r3, r3, #12
 8006c34:	68f9      	ldr	r1, [r7, #12]
 8006c36:	430b      	orrs	r3, r1
 8006c38:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	6812      	ldr	r2, [r2, #0]
 8006c42:	6952      	ldr	r2, [r2, #20]
 8006c44:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8006c48:	687a      	ldr	r2, [r7, #4]
 8006c4a:	6992      	ldr	r2, [r2, #24]
 8006c4c:	430a      	orrs	r2, r1
 8006c4e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	69db      	ldr	r3, [r3, #28]
 8006c54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c58:	f040 80e4 	bne.w	8006e24 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4aab      	ldr	r2, [pc, #684]	; (8006f10 <UART_SetConfig+0x324>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d004      	beq.n	8006c70 <UART_SetConfig+0x84>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4aaa      	ldr	r2, [pc, #680]	; (8006f14 <UART_SetConfig+0x328>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d16c      	bne.n	8006d4a <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681c      	ldr	r4, [r3, #0]
 8006c74:	f7fe fb2a 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	009b      	lsls	r3, r3, #2
 8006c7e:	4413      	add	r3, r2
 8006c80:	009a      	lsls	r2, r3, #2
 8006c82:	441a      	add	r2, r3
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	005b      	lsls	r3, r3, #1
 8006c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c8e:	4aa2      	ldr	r2, [pc, #648]	; (8006f18 <UART_SetConfig+0x32c>)
 8006c90:	fba2 2303 	umull	r2, r3, r2, r3
 8006c94:	095b      	lsrs	r3, r3, #5
 8006c96:	011d      	lsls	r5, r3, #4
 8006c98:	f7fe fb18 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	4413      	add	r3, r2
 8006ca4:	009a      	lsls	r2, r3, #2
 8006ca6:	441a      	add	r2, r3
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	005b      	lsls	r3, r3, #1
 8006cae:	fbb2 f6f3 	udiv	r6, r2, r3
 8006cb2:	f7fe fb0b 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	4613      	mov	r3, r2
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	4413      	add	r3, r2
 8006cbe:	009a      	lsls	r2, r3, #2
 8006cc0:	441a      	add	r2, r3
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	005b      	lsls	r3, r3, #1
 8006cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ccc:	4a92      	ldr	r2, [pc, #584]	; (8006f18 <UART_SetConfig+0x32c>)
 8006cce:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd2:	095b      	lsrs	r3, r3, #5
 8006cd4:	2264      	movs	r2, #100	; 0x64
 8006cd6:	fb02 f303 	mul.w	r3, r2, r3
 8006cda:	1af3      	subs	r3, r6, r3
 8006cdc:	00db      	lsls	r3, r3, #3
 8006cde:	3332      	adds	r3, #50	; 0x32
 8006ce0:	4a8d      	ldr	r2, [pc, #564]	; (8006f18 <UART_SetConfig+0x32c>)
 8006ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce6:	095b      	lsrs	r3, r3, #5
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006cee:	441d      	add	r5, r3
 8006cf0:	f7fe faec 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4413      	add	r3, r2
 8006cfc:	009a      	lsls	r2, r3, #2
 8006cfe:	441a      	add	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	005b      	lsls	r3, r3, #1
 8006d06:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d0a:	f7fe fadf 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	4613      	mov	r3, r2
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	4413      	add	r3, r2
 8006d16:	009a      	lsls	r2, r3, #2
 8006d18:	441a      	add	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	005b      	lsls	r3, r3, #1
 8006d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d24:	4a7c      	ldr	r2, [pc, #496]	; (8006f18 <UART_SetConfig+0x32c>)
 8006d26:	fba2 2303 	umull	r2, r3, r2, r3
 8006d2a:	095b      	lsrs	r3, r3, #5
 8006d2c:	2264      	movs	r2, #100	; 0x64
 8006d2e:	fb02 f303 	mul.w	r3, r2, r3
 8006d32:	1af3      	subs	r3, r6, r3
 8006d34:	00db      	lsls	r3, r3, #3
 8006d36:	3332      	adds	r3, #50	; 0x32
 8006d38:	4a77      	ldr	r2, [pc, #476]	; (8006f18 <UART_SetConfig+0x32c>)
 8006d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d3e:	095b      	lsrs	r3, r3, #5
 8006d40:	f003 0307 	and.w	r3, r3, #7
 8006d44:	442b      	add	r3, r5
 8006d46:	60a3      	str	r3, [r4, #8]
 8006d48:	e154      	b.n	8006ff4 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681c      	ldr	r4, [r3, #0]
 8006d4e:	f7fe faa9 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006d52:	4602      	mov	r2, r0
 8006d54:	4613      	mov	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	4413      	add	r3, r2
 8006d5a:	009a      	lsls	r2, r3, #2
 8006d5c:	441a      	add	r2, r3
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	005b      	lsls	r3, r3, #1
 8006d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d68:	4a6b      	ldr	r2, [pc, #428]	; (8006f18 <UART_SetConfig+0x32c>)
 8006d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6e:	095b      	lsrs	r3, r3, #5
 8006d70:	011d      	lsls	r5, r3, #4
 8006d72:	f7fe fa97 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006d76:	4602      	mov	r2, r0
 8006d78:	4613      	mov	r3, r2
 8006d7a:	009b      	lsls	r3, r3, #2
 8006d7c:	4413      	add	r3, r2
 8006d7e:	009a      	lsls	r2, r3, #2
 8006d80:	441a      	add	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	005b      	lsls	r3, r3, #1
 8006d88:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d8c:	f7fe fa8a 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006d90:	4602      	mov	r2, r0
 8006d92:	4613      	mov	r3, r2
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	4413      	add	r3, r2
 8006d98:	009a      	lsls	r2, r3, #2
 8006d9a:	441a      	add	r2, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	005b      	lsls	r3, r3, #1
 8006da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da6:	4a5c      	ldr	r2, [pc, #368]	; (8006f18 <UART_SetConfig+0x32c>)
 8006da8:	fba2 2303 	umull	r2, r3, r2, r3
 8006dac:	095b      	lsrs	r3, r3, #5
 8006dae:	2264      	movs	r2, #100	; 0x64
 8006db0:	fb02 f303 	mul.w	r3, r2, r3
 8006db4:	1af3      	subs	r3, r6, r3
 8006db6:	00db      	lsls	r3, r3, #3
 8006db8:	3332      	adds	r3, #50	; 0x32
 8006dba:	4a57      	ldr	r2, [pc, #348]	; (8006f18 <UART_SetConfig+0x32c>)
 8006dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc0:	095b      	lsrs	r3, r3, #5
 8006dc2:	005b      	lsls	r3, r3, #1
 8006dc4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006dc8:	441d      	add	r5, r3
 8006dca:	f7fe fa6b 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	4613      	mov	r3, r2
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	4413      	add	r3, r2
 8006dd6:	009a      	lsls	r2, r3, #2
 8006dd8:	441a      	add	r2, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006de4:	f7fe fa5e 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006de8:	4602      	mov	r2, r0
 8006dea:	4613      	mov	r3, r2
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	4413      	add	r3, r2
 8006df0:	009a      	lsls	r2, r3, #2
 8006df2:	441a      	add	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	005b      	lsls	r3, r3, #1
 8006dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dfe:	4a46      	ldr	r2, [pc, #280]	; (8006f18 <UART_SetConfig+0x32c>)
 8006e00:	fba2 2303 	umull	r2, r3, r2, r3
 8006e04:	095b      	lsrs	r3, r3, #5
 8006e06:	2264      	movs	r2, #100	; 0x64
 8006e08:	fb02 f303 	mul.w	r3, r2, r3
 8006e0c:	1af3      	subs	r3, r6, r3
 8006e0e:	00db      	lsls	r3, r3, #3
 8006e10:	3332      	adds	r3, #50	; 0x32
 8006e12:	4a41      	ldr	r2, [pc, #260]	; (8006f18 <UART_SetConfig+0x32c>)
 8006e14:	fba2 2303 	umull	r2, r3, r2, r3
 8006e18:	095b      	lsrs	r3, r3, #5
 8006e1a:	f003 0307 	and.w	r3, r3, #7
 8006e1e:	442b      	add	r3, r5
 8006e20:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8006e22:	e0e7      	b.n	8006ff4 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a39      	ldr	r2, [pc, #228]	; (8006f10 <UART_SetConfig+0x324>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d004      	beq.n	8006e38 <UART_SetConfig+0x24c>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a38      	ldr	r2, [pc, #224]	; (8006f14 <UART_SetConfig+0x328>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d171      	bne.n	8006f1c <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681c      	ldr	r4, [r3, #0]
 8006e3c:	f7fe fa46 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006e40:	4602      	mov	r2, r0
 8006e42:	4613      	mov	r3, r2
 8006e44:	009b      	lsls	r3, r3, #2
 8006e46:	4413      	add	r3, r2
 8006e48:	009a      	lsls	r2, r3, #2
 8006e4a:	441a      	add	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e56:	4a30      	ldr	r2, [pc, #192]	; (8006f18 <UART_SetConfig+0x32c>)
 8006e58:	fba2 2303 	umull	r2, r3, r2, r3
 8006e5c:	095b      	lsrs	r3, r3, #5
 8006e5e:	011d      	lsls	r5, r3, #4
 8006e60:	f7fe fa34 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006e64:	4602      	mov	r2, r0
 8006e66:	4613      	mov	r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	4413      	add	r3, r2
 8006e6c:	009a      	lsls	r2, r3, #2
 8006e6e:	441a      	add	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e7a:	f7fe fa27 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	4613      	mov	r3, r2
 8006e82:	009b      	lsls	r3, r3, #2
 8006e84:	4413      	add	r3, r2
 8006e86:	009a      	lsls	r2, r3, #2
 8006e88:	441a      	add	r2, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e94:	4a20      	ldr	r2, [pc, #128]	; (8006f18 <UART_SetConfig+0x32c>)
 8006e96:	fba2 2303 	umull	r2, r3, r2, r3
 8006e9a:	095b      	lsrs	r3, r3, #5
 8006e9c:	2264      	movs	r2, #100	; 0x64
 8006e9e:	fb02 f303 	mul.w	r3, r2, r3
 8006ea2:	1af3      	subs	r3, r6, r3
 8006ea4:	011b      	lsls	r3, r3, #4
 8006ea6:	3332      	adds	r3, #50	; 0x32
 8006ea8:	4a1b      	ldr	r2, [pc, #108]	; (8006f18 <UART_SetConfig+0x32c>)
 8006eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8006eae:	095b      	lsrs	r3, r3, #5
 8006eb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006eb4:	441d      	add	r5, r3
 8006eb6:	f7fe fa09 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	4613      	mov	r3, r2
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	4413      	add	r3, r2
 8006ec2:	009a      	lsls	r2, r3, #2
 8006ec4:	441a      	add	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ed0:	f7fe f9fc 	bl	80052cc <HAL_RCC_GetPCLK2Freq>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	4413      	add	r3, r2
 8006edc:	009a      	lsls	r2, r3, #2
 8006ede:	441a      	add	r2, r3
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eea:	4a0b      	ldr	r2, [pc, #44]	; (8006f18 <UART_SetConfig+0x32c>)
 8006eec:	fba2 2303 	umull	r2, r3, r2, r3
 8006ef0:	095b      	lsrs	r3, r3, #5
 8006ef2:	2264      	movs	r2, #100	; 0x64
 8006ef4:	fb02 f303 	mul.w	r3, r2, r3
 8006ef8:	1af3      	subs	r3, r6, r3
 8006efa:	011b      	lsls	r3, r3, #4
 8006efc:	3332      	adds	r3, #50	; 0x32
 8006efe:	4a06      	ldr	r2, [pc, #24]	; (8006f18 <UART_SetConfig+0x32c>)
 8006f00:	fba2 2303 	umull	r2, r3, r2, r3
 8006f04:	095b      	lsrs	r3, r3, #5
 8006f06:	f003 030f 	and.w	r3, r3, #15
 8006f0a:	442b      	add	r3, r5
 8006f0c:	60a3      	str	r3, [r4, #8]
 8006f0e:	e071      	b.n	8006ff4 <UART_SetConfig+0x408>
 8006f10:	40011000 	.word	0x40011000
 8006f14:	40011400 	.word	0x40011400
 8006f18:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681c      	ldr	r4, [r3, #0]
 8006f20:	f7fe f9c0 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006f24:	4602      	mov	r2, r0
 8006f26:	4613      	mov	r3, r2
 8006f28:	009b      	lsls	r3, r3, #2
 8006f2a:	4413      	add	r3, r2
 8006f2c:	009a      	lsls	r2, r3, #2
 8006f2e:	441a      	add	r2, r3
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f3a:	4a30      	ldr	r2, [pc, #192]	; (8006ffc <UART_SetConfig+0x410>)
 8006f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f40:	095b      	lsrs	r3, r3, #5
 8006f42:	011d      	lsls	r5, r3, #4
 8006f44:	f7fe f9ae 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	4413      	add	r3, r2
 8006f50:	009a      	lsls	r2, r3, #2
 8006f52:	441a      	add	r2, r3
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f5e:	f7fe f9a1 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006f62:	4602      	mov	r2, r0
 8006f64:	4613      	mov	r3, r2
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	4413      	add	r3, r2
 8006f6a:	009a      	lsls	r2, r3, #2
 8006f6c:	441a      	add	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f78:	4a20      	ldr	r2, [pc, #128]	; (8006ffc <UART_SetConfig+0x410>)
 8006f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f7e:	095b      	lsrs	r3, r3, #5
 8006f80:	2264      	movs	r2, #100	; 0x64
 8006f82:	fb02 f303 	mul.w	r3, r2, r3
 8006f86:	1af3      	subs	r3, r6, r3
 8006f88:	011b      	lsls	r3, r3, #4
 8006f8a:	3332      	adds	r3, #50	; 0x32
 8006f8c:	4a1b      	ldr	r2, [pc, #108]	; (8006ffc <UART_SetConfig+0x410>)
 8006f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f92:	095b      	lsrs	r3, r3, #5
 8006f94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f98:	441d      	add	r5, r3
 8006f9a:	f7fe f983 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	009a      	lsls	r2, r3, #2
 8006fa8:	441a      	add	r2, r3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fb4:	f7fe f976 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	4613      	mov	r3, r2
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4413      	add	r3, r2
 8006fc0:	009a      	lsls	r2, r3, #2
 8006fc2:	441a      	add	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fce:	4a0b      	ldr	r2, [pc, #44]	; (8006ffc <UART_SetConfig+0x410>)
 8006fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd4:	095b      	lsrs	r3, r3, #5
 8006fd6:	2264      	movs	r2, #100	; 0x64
 8006fd8:	fb02 f303 	mul.w	r3, r2, r3
 8006fdc:	1af3      	subs	r3, r6, r3
 8006fde:	011b      	lsls	r3, r3, #4
 8006fe0:	3332      	adds	r3, #50	; 0x32
 8006fe2:	4a06      	ldr	r2, [pc, #24]	; (8006ffc <UART_SetConfig+0x410>)
 8006fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe8:	095b      	lsrs	r3, r3, #5
 8006fea:	f003 030f 	and.w	r3, r3, #15
 8006fee:	442b      	add	r3, r5
 8006ff0:	60a3      	str	r3, [r4, #8]
}
 8006ff2:	e7ff      	b.n	8006ff4 <UART_SetConfig+0x408>
 8006ff4:	bf00      	nop
 8006ff6:	3714      	adds	r7, #20
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ffc:	51eb851f 	.word	0x51eb851f

08007000 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 800700a:	2300      	movs	r3, #0
 800700c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 800700e:	2300      	movs	r3, #0
 8007010:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b01      	cmp	r3, #1
 8007018:	d029      	beq.n	800706e <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007026:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800702a:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007034:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 800703a:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8007040:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8007046:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 800704c:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8007052:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8007058:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 800705e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	4313      	orrs	r3, r2
 8007064:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	601a      	str	r2, [r3, #0]
 800706c:	e034      	b.n	80070d8 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800707a:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007084:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800708a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	4313      	orrs	r3, r2
 8007090:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800709e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80070a2:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80070ac:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80070b2:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 80070b8:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 80070be:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 80070c4:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80070c6:	68ba      	ldr	r2, [r7, #8]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68ba      	ldr	r2, [r7, #8]
 80070d6:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3714      	adds	r7, #20
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr

080070e6 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b087      	sub	sp, #28
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	60f8      	str	r0, [r7, #12]
 80070ee:	60b9      	str	r1, [r7, #8]
 80070f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 80070f2:	2300      	movs	r3, #0
 80070f4:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 80070f6:	2300      	movs	r3, #0
 80070f8:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d02e      	beq.n	800715e <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800710c:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	3b01      	subs	r3, #1
 800711a:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800711c:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	3b01      	subs	r3, #1
 8007124:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007126:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	3b01      	subs	r3, #1
 800712e:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8007130:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	3b01      	subs	r3, #1
 8007138:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800713a:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	695b      	ldr	r3, [r3, #20]
 8007140:	3b01      	subs	r3, #1
 8007142:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007144:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	699b      	ldr	r3, [r3, #24]
 800714a:	3b01      	subs	r3, #1
 800714c:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800714e:	4313      	orrs	r3, r2
 8007150:	697a      	ldr	r2, [r7, #20]
 8007152:	4313      	orrs	r3, r2
 8007154:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	609a      	str	r2, [r3, #8]
 800715c:	e03b      	b.n	80071d6 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800716a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800716e:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	3b01      	subs	r3, #1
 8007176:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	3b01      	subs	r3, #1
 800717e:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007180:	4313      	orrs	r3, r2
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	4313      	orrs	r3, r2
 8007186:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007194:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	3b01      	subs	r3, #1
 80071a2:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80071a4:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	3b01      	subs	r3, #1
 80071ac:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80071ae:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	691b      	ldr	r3, [r3, #16]
 80071b4:	3b01      	subs	r3, #1
 80071b6:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80071b8:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	3b01      	subs	r3, #1
 80071c0:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80071c2:	4313      	orrs	r3, r2
 80071c4:	693a      	ldr	r2, [r7, #16]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	697a      	ldr	r2, [r7, #20]
 80071ce:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	693a      	ldr	r2, [r7, #16]
 80071d4:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	371c      	adds	r7, #28
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 80071f0:	2300      	movs	r3, #0
 80071f2:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 80071f4:	2300      	movs	r3, #0
 80071f6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007200:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	3b01      	subs	r3, #1
 8007208:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800720a:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007212:	4313      	orrs	r3, r2
 8007214:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8007216:	693a      	ldr	r2, [r7, #16]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800721c:	f7fb fd3e 	bl	8002c9c <HAL_GetTick>
 8007220:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8007222:	e010      	b.n	8007246 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800722a:	d00c      	beq.n	8007246 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d007      	beq.n	8007242 <FMC_SDRAM_SendCommand+0x5e>
 8007232:	f7fb fd33 	bl	8002c9c <HAL_GetTick>
 8007236:	4602      	mov	r2, r0
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	1ad2      	subs	r2, r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	429a      	cmp	r2, r3
 8007240:	d901      	bls.n	8007246 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e006      	b.n	8007254 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	f003 0320 	and.w	r3, r3, #32
 800724e:	2b20      	cmp	r3, #32
 8007250:	d0e8      	beq.n	8007224 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8007252:	2300      	movs	r3, #0
}
 8007254:	4618      	mov	r0, r3
 8007256:	3718      	adds	r7, #24
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	695a      	ldr	r2, [r3, #20]
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	005b      	lsls	r3, r3, #1
 800726e:	431a      	orrs	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	370c      	adds	r7, #12
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr
	...

08007284 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8007288:	4b06      	ldr	r3, [pc, #24]	; (80072a4 <MX_CRC_Init+0x20>)
 800728a:	4a07      	ldr	r2, [pc, #28]	; (80072a8 <MX_CRC_Init+0x24>)
 800728c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800728e:	4805      	ldr	r0, [pc, #20]	; (80072a4 <MX_CRC_Init+0x20>)
 8007290:	f7fb fe12 	bl	8002eb8 <HAL_CRC_Init>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800729a:	f002 fdab 	bl	8009df4 <Error_Handler>
  }

}
 800729e:	bf00      	nop
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	20000370 	.word	0x20000370
 80072a8:	40023000 	.word	0x40023000

080072ac <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b085      	sub	sp, #20
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a0b      	ldr	r2, [pc, #44]	; (80072e8 <HAL_CRC_MspInit+0x3c>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d10d      	bne.n	80072da <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80072be:	2300      	movs	r3, #0
 80072c0:	60fb      	str	r3, [r7, #12]
 80072c2:	4a0a      	ldr	r2, [pc, #40]	; (80072ec <HAL_CRC_MspInit+0x40>)
 80072c4:	4b09      	ldr	r3, [pc, #36]	; (80072ec <HAL_CRC_MspInit+0x40>)
 80072c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80072cc:	6313      	str	r3, [r2, #48]	; 0x30
 80072ce:	4b07      	ldr	r3, [pc, #28]	; (80072ec <HAL_CRC_MspInit+0x40>)
 80072d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072d6:	60fb      	str	r3, [r7, #12]
 80072d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80072da:	bf00      	nop
 80072dc:	3714      	adds	r7, #20
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	40023000 	.word	0x40023000
 80072ec:	40023800 	.word	0x40023800

080072f0 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 80072f4:	4b15      	ldr	r3, [pc, #84]	; (800734c <MX_DMA2D_Init+0x5c>)
 80072f6:	4a16      	ldr	r2, [pc, #88]	; (8007350 <MX_DMA2D_Init+0x60>)
 80072f8:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80072fa:	4b14      	ldr	r3, [pc, #80]	; (800734c <MX_DMA2D_Init+0x5c>)
 80072fc:	2200      	movs	r2, #0
 80072fe:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8007300:	4b12      	ldr	r3, [pc, #72]	; (800734c <MX_DMA2D_Init+0x5c>)
 8007302:	2202      	movs	r2, #2
 8007304:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8007306:	4b11      	ldr	r3, [pc, #68]	; (800734c <MX_DMA2D_Init+0x5c>)
 8007308:	2200      	movs	r2, #0
 800730a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 800730c:	4b0f      	ldr	r3, [pc, #60]	; (800734c <MX_DMA2D_Init+0x5c>)
 800730e:	2200      	movs	r2, #0
 8007310:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8007312:	4b0e      	ldr	r3, [pc, #56]	; (800734c <MX_DMA2D_Init+0x5c>)
 8007314:	2202      	movs	r2, #2
 8007316:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8007318:	4b0c      	ldr	r3, [pc, #48]	; (800734c <MX_DMA2D_Init+0x5c>)
 800731a:	2200      	movs	r2, #0
 800731c:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800731e:	4b0b      	ldr	r3, [pc, #44]	; (800734c <MX_DMA2D_Init+0x5c>)
 8007320:	2200      	movs	r2, #0
 8007322:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8007324:	4809      	ldr	r0, [pc, #36]	; (800734c <MX_DMA2D_Init+0x5c>)
 8007326:	f7fb ffa3 	bl	8003270 <HAL_DMA2D_Init>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d001      	beq.n	8007334 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8007330:	f002 fd60 	bl	8009df4 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8007334:	2101      	movs	r1, #1
 8007336:	4805      	ldr	r0, [pc, #20]	; (800734c <MX_DMA2D_Init+0x5c>)
 8007338:	f7fc fa08 	bl	800374c <HAL_DMA2D_ConfigLayer>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d001      	beq.n	8007346 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8007342:	f002 fd57 	bl	8009df4 <Error_Handler>
  }

}
 8007346:	bf00      	nop
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	20000378 	.word	0x20000378
 8007350:	4002b000 	.word	0x4002b000

08007354 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a0e      	ldr	r2, [pc, #56]	; (800739c <HAL_DMA2D_MspInit+0x48>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d115      	bne.n	8007392 <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8007366:	2300      	movs	r3, #0
 8007368:	60fb      	str	r3, [r7, #12]
 800736a:	4a0d      	ldr	r2, [pc, #52]	; (80073a0 <HAL_DMA2D_MspInit+0x4c>)
 800736c:	4b0c      	ldr	r3, [pc, #48]	; (80073a0 <HAL_DMA2D_MspInit+0x4c>)
 800736e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007370:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007374:	6313      	str	r3, [r2, #48]	; 0x30
 8007376:	4b0a      	ldr	r3, [pc, #40]	; (80073a0 <HAL_DMA2D_MspInit+0x4c>)
 8007378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800737a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800737e:	60fb      	str	r3, [r7, #12]
 8007380:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8007382:	2200      	movs	r2, #0
 8007384:	2105      	movs	r1, #5
 8007386:	205a      	movs	r0, #90	; 0x5a
 8007388:	f7fb fd6c 	bl	8002e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800738c:	205a      	movs	r0, #90	; 0x5a
 800738e:	f7fb fd85 	bl	8002e9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8007392:	bf00      	nop
 8007394:	3710      	adds	r7, #16
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	4002b000 	.word	0x4002b000
 80073a0:	40023800 	.word	0x40023800

080073a4 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b088      	sub	sp, #32
 80073a8:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming;

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80073aa:	4b20      	ldr	r3, [pc, #128]	; (800742c <MX_FMC_Init+0x88>)
 80073ac:	4a20      	ldr	r2, [pc, #128]	; (8007430 <MX_FMC_Init+0x8c>)
 80073ae:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80073b0:	4b1e      	ldr	r3, [pc, #120]	; (800742c <MX_FMC_Init+0x88>)
 80073b2:	2201      	movs	r2, #1
 80073b4:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80073b6:	4b1d      	ldr	r3, [pc, #116]	; (800742c <MX_FMC_Init+0x88>)
 80073b8:	2200      	movs	r2, #0
 80073ba:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80073bc:	4b1b      	ldr	r3, [pc, #108]	; (800742c <MX_FMC_Init+0x88>)
 80073be:	2204      	movs	r2, #4
 80073c0:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80073c2:	4b1a      	ldr	r3, [pc, #104]	; (800742c <MX_FMC_Init+0x88>)
 80073c4:	2210      	movs	r2, #16
 80073c6:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80073c8:	4b18      	ldr	r3, [pc, #96]	; (800742c <MX_FMC_Init+0x88>)
 80073ca:	2240      	movs	r2, #64	; 0x40
 80073cc:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80073ce:	4b17      	ldr	r3, [pc, #92]	; (800742c <MX_FMC_Init+0x88>)
 80073d0:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80073d4:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80073d6:	4b15      	ldr	r3, [pc, #84]	; (800742c <MX_FMC_Init+0x88>)
 80073d8:	2200      	movs	r2, #0
 80073da:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80073dc:	4b13      	ldr	r3, [pc, #76]	; (800742c <MX_FMC_Init+0x88>)
 80073de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073e2:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80073e4:	4b11      	ldr	r3, [pc, #68]	; (800742c <MX_FMC_Init+0x88>)
 80073e6:	2200      	movs	r2, #0
 80073e8:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 80073ea:	4b10      	ldr	r3, [pc, #64]	; (800742c <MX_FMC_Init+0x88>)
 80073ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80073f0:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80073f2:	2302      	movs	r3, #2
 80073f4:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80073f6:	2307      	movs	r3, #7
 80073f8:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80073fa:	2304      	movs	r3, #4
 80073fc:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80073fe:	2307      	movs	r3, #7
 8007400:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8007402:	2303      	movs	r3, #3
 8007404:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8007406:	2302      	movs	r3, #2
 8007408:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 800740a:	2302      	movs	r3, #2
 800740c:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800740e:	1d3b      	adds	r3, r7, #4
 8007410:	4619      	mov	r1, r3
 8007412:	4806      	ldr	r0, [pc, #24]	; (800742c <MX_FMC_Init+0x88>)
 8007414:	f7fe f944 	bl	80056a0 <HAL_SDRAM_Init>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d001      	beq.n	8007422 <MX_FMC_Init+0x7e>
  {
    Error_Handler( );
 800741e:	f002 fce9 	bl	8009df4 <Error_Handler>
  }

}
 8007422:	bf00      	nop
 8007424:	3720      	adds	r7, #32
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop
 800742c:	200003b8 	.word	0x200003b8
 8007430:	a0000140 	.word	0xa0000140

08007434 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8007434:	b580      	push	{r7, lr}
 8007436:	b086      	sub	sp, #24
 8007438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  if (FMC_Initialized) {
 800743a:	4b3c      	ldr	r3, [pc, #240]	; (800752c <HAL_FMC_MspInit+0xf8>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d16f      	bne.n	8007522 <HAL_FMC_MspInit+0xee>
    return;
  }
  FMC_Initialized = 1;
 8007442:	4b3a      	ldr	r3, [pc, #232]	; (800752c <HAL_FMC_MspInit+0xf8>)
 8007444:	2201      	movs	r2, #1
 8007446:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8007448:	2300      	movs	r3, #0
 800744a:	603b      	str	r3, [r7, #0]
 800744c:	4a38      	ldr	r2, [pc, #224]	; (8007530 <HAL_FMC_MspInit+0xfc>)
 800744e:	4b38      	ldr	r3, [pc, #224]	; (8007530 <HAL_FMC_MspInit+0xfc>)
 8007450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007452:	f043 0301 	orr.w	r3, r3, #1
 8007456:	6393      	str	r3, [r2, #56]	; 0x38
 8007458:	4b35      	ldr	r3, [pc, #212]	; (8007530 <HAL_FMC_MspInit+0xfc>)
 800745a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	603b      	str	r3, [r7, #0]
 8007462:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin 
 8007464:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8007468:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin 
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800746a:	2302      	movs	r3, #2
 800746c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800746e:	2300      	movs	r3, #0
 8007470:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007472:	2303      	movs	r3, #3
 8007474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007476:	230c      	movs	r3, #12
 8007478:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800747a:	1d3b      	adds	r3, r7, #4
 800747c:	4619      	mov	r1, r3
 800747e:	482d      	ldr	r0, [pc, #180]	; (8007534 <HAL_FMC_MspInit+0x100>)
 8007480:	f7fc fa90 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8007484:	2301      	movs	r3, #1
 8007486:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007488:	2302      	movs	r3, #2
 800748a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800748c:	2300      	movs	r3, #0
 800748e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007490:	2303      	movs	r3, #3
 8007492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007494:	230c      	movs	r3, #12
 8007496:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8007498:	1d3b      	adds	r3, r7, #4
 800749a:	4619      	mov	r1, r3
 800749c:	4826      	ldr	r0, [pc, #152]	; (8007538 <HAL_FMC_MspInit+0x104>)
 800749e:	f7fc fa81 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin 
 80074a2:	f248 1333 	movw	r3, #33075	; 0x8133
 80074a6:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074a8:	2302      	movs	r3, #2
 80074aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074ac:	2300      	movs	r3, #0
 80074ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074b0:	2303      	movs	r3, #3
 80074b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80074b4:	230c      	movs	r3, #12
 80074b6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80074b8:	1d3b      	adds	r3, r7, #4
 80074ba:	4619      	mov	r1, r3
 80074bc:	481f      	ldr	r0, [pc, #124]	; (800753c <HAL_FMC_MspInit+0x108>)
 80074be:	f7fc fa71 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 80074c2:	f64f 7383 	movw	r3, #65411	; 0xff83
 80074c6:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin 
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074c8:	2302      	movs	r3, #2
 80074ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074cc:	2300      	movs	r3, #0
 80074ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074d0:	2303      	movs	r3, #3
 80074d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80074d4:	230c      	movs	r3, #12
 80074d6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80074d8:	1d3b      	adds	r3, r7, #4
 80074da:	4619      	mov	r1, r3
 80074dc:	4818      	ldr	r0, [pc, #96]	; (8007540 <HAL_FMC_MspInit+0x10c>)
 80074de:	f7fc fa61 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin 
 80074e2:	f24c 7303 	movw	r3, #50947	; 0xc703
 80074e6:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074e8:	2302      	movs	r3, #2
 80074ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074ec:	2300      	movs	r3, #0
 80074ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074f0:	2303      	movs	r3, #3
 80074f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80074f4:	230c      	movs	r3, #12
 80074f6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80074f8:	1d3b      	adds	r3, r7, #4
 80074fa:	4619      	mov	r1, r3
 80074fc:	4811      	ldr	r0, [pc, #68]	; (8007544 <HAL_FMC_MspInit+0x110>)
 80074fe:	f7fc fa51 	bl	80039a4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8007502:	2360      	movs	r3, #96	; 0x60
 8007504:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007506:	2302      	movs	r3, #2
 8007508:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800750a:	2300      	movs	r3, #0
 800750c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800750e:	2303      	movs	r3, #3
 8007510:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007512:	230c      	movs	r3, #12
 8007514:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007516:	1d3b      	adds	r3, r7, #4
 8007518:	4619      	mov	r1, r3
 800751a:	480b      	ldr	r0, [pc, #44]	; (8007548 <HAL_FMC_MspInit+0x114>)
 800751c:	f7fc fa42 	bl	80039a4 <HAL_GPIO_Init>
 8007520:	e000      	b.n	8007524 <HAL_FMC_MspInit+0xf0>
    return;
 8007522:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8007524:	3718      	adds	r7, #24
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	200002ac 	.word	0x200002ac
 8007530:	40023800 	.word	0x40023800
 8007534:	40021400 	.word	0x40021400
 8007538:	40020800 	.word	0x40020800
 800753c:	40021800 	.word	0x40021800
 8007540:	40021000 	.word	0x40021000
 8007544:	40020c00 	.word	0x40020c00
 8007548:	40020400 	.word	0x40020400

0800754c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8007554:	f7ff ff6e 	bl	8007434 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8007558:	bf00      	nop
 800755a:	3708      	adds	r7, #8
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <MX_GFXSIMULATOR_Init>:

/* USER CODE END 0 */

/* GFXSIMULATOR init function */
void MX_GFXSIMULATOR_Init(void)
{
 8007560:	b480      	push	{r7}
 8007562:	af00      	add	r7, sp, #0

}
 8007564:	bf00      	nop
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
	...

08007570 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b08e      	sub	sp, #56	; 0x38
 8007574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007576:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800757a:	2200      	movs	r2, #0
 800757c:	601a      	str	r2, [r3, #0]
 800757e:	605a      	str	r2, [r3, #4]
 8007580:	609a      	str	r2, [r3, #8]
 8007582:	60da      	str	r2, [r3, #12]
 8007584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8007586:	2300      	movs	r3, #0
 8007588:	623b      	str	r3, [r7, #32]
 800758a:	4a80      	ldr	r2, [pc, #512]	; (800778c <MX_GPIO_Init+0x21c>)
 800758c:	4b7f      	ldr	r3, [pc, #508]	; (800778c <MX_GPIO_Init+0x21c>)
 800758e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007590:	f043 0320 	orr.w	r3, r3, #32
 8007594:	6313      	str	r3, [r2, #48]	; 0x30
 8007596:	4b7d      	ldr	r3, [pc, #500]	; (800778c <MX_GPIO_Init+0x21c>)
 8007598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800759a:	f003 0320 	and.w	r3, r3, #32
 800759e:	623b      	str	r3, [r7, #32]
 80075a0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80075a2:	2300      	movs	r3, #0
 80075a4:	61fb      	str	r3, [r7, #28]
 80075a6:	4a79      	ldr	r2, [pc, #484]	; (800778c <MX_GPIO_Init+0x21c>)
 80075a8:	4b78      	ldr	r3, [pc, #480]	; (800778c <MX_GPIO_Init+0x21c>)
 80075aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075b0:	6313      	str	r3, [r2, #48]	; 0x30
 80075b2:	4b76      	ldr	r3, [pc, #472]	; (800778c <MX_GPIO_Init+0x21c>)
 80075b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ba:	61fb      	str	r3, [r7, #28]
 80075bc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80075be:	2300      	movs	r3, #0
 80075c0:	61bb      	str	r3, [r7, #24]
 80075c2:	4a72      	ldr	r2, [pc, #456]	; (800778c <MX_GPIO_Init+0x21c>)
 80075c4:	4b71      	ldr	r3, [pc, #452]	; (800778c <MX_GPIO_Init+0x21c>)
 80075c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075c8:	f043 0304 	orr.w	r3, r3, #4
 80075cc:	6313      	str	r3, [r2, #48]	; 0x30
 80075ce:	4b6f      	ldr	r3, [pc, #444]	; (800778c <MX_GPIO_Init+0x21c>)
 80075d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d2:	f003 0304 	and.w	r3, r3, #4
 80075d6:	61bb      	str	r3, [r7, #24]
 80075d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80075da:	2300      	movs	r3, #0
 80075dc:	617b      	str	r3, [r7, #20]
 80075de:	4a6b      	ldr	r2, [pc, #428]	; (800778c <MX_GPIO_Init+0x21c>)
 80075e0:	4b6a      	ldr	r3, [pc, #424]	; (800778c <MX_GPIO_Init+0x21c>)
 80075e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075e4:	f043 0301 	orr.w	r3, r3, #1
 80075e8:	6313      	str	r3, [r2, #48]	; 0x30
 80075ea:	4b68      	ldr	r3, [pc, #416]	; (800778c <MX_GPIO_Init+0x21c>)
 80075ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	617b      	str	r3, [r7, #20]
 80075f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80075f6:	2300      	movs	r3, #0
 80075f8:	613b      	str	r3, [r7, #16]
 80075fa:	4a64      	ldr	r2, [pc, #400]	; (800778c <MX_GPIO_Init+0x21c>)
 80075fc:	4b63      	ldr	r3, [pc, #396]	; (800778c <MX_GPIO_Init+0x21c>)
 80075fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007600:	f043 0302 	orr.w	r3, r3, #2
 8007604:	6313      	str	r3, [r2, #48]	; 0x30
 8007606:	4b61      	ldr	r3, [pc, #388]	; (800778c <MX_GPIO_Init+0x21c>)
 8007608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800760a:	f003 0302 	and.w	r3, r3, #2
 800760e:	613b      	str	r3, [r7, #16]
 8007610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8007612:	2300      	movs	r3, #0
 8007614:	60fb      	str	r3, [r7, #12]
 8007616:	4a5d      	ldr	r2, [pc, #372]	; (800778c <MX_GPIO_Init+0x21c>)
 8007618:	4b5c      	ldr	r3, [pc, #368]	; (800778c <MX_GPIO_Init+0x21c>)
 800761a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800761c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007620:	6313      	str	r3, [r2, #48]	; 0x30
 8007622:	4b5a      	ldr	r3, [pc, #360]	; (800778c <MX_GPIO_Init+0x21c>)
 8007624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800762a:	60fb      	str	r3, [r7, #12]
 800762c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800762e:	2300      	movs	r3, #0
 8007630:	60bb      	str	r3, [r7, #8]
 8007632:	4a56      	ldr	r2, [pc, #344]	; (800778c <MX_GPIO_Init+0x21c>)
 8007634:	4b55      	ldr	r3, [pc, #340]	; (800778c <MX_GPIO_Init+0x21c>)
 8007636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007638:	f043 0310 	orr.w	r3, r3, #16
 800763c:	6313      	str	r3, [r2, #48]	; 0x30
 800763e:	4b53      	ldr	r3, [pc, #332]	; (800778c <MX_GPIO_Init+0x21c>)
 8007640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007642:	f003 0310 	and.w	r3, r3, #16
 8007646:	60bb      	str	r3, [r7, #8]
 8007648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800764a:	2300      	movs	r3, #0
 800764c:	607b      	str	r3, [r7, #4]
 800764e:	4a4f      	ldr	r2, [pc, #316]	; (800778c <MX_GPIO_Init+0x21c>)
 8007650:	4b4e      	ldr	r3, [pc, #312]	; (800778c <MX_GPIO_Init+0x21c>)
 8007652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007654:	f043 0308 	orr.w	r3, r3, #8
 8007658:	6313      	str	r3, [r2, #48]	; 0x30
 800765a:	4b4c      	ldr	r3, [pc, #304]	; (800778c <MX_GPIO_Init+0x21c>)
 800765c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800765e:	f003 0308 	and.w	r3, r3, #8
 8007662:	607b      	str	r3, [r7, #4]
 8007664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8007666:	2200      	movs	r2, #0
 8007668:	2116      	movs	r1, #22
 800766a:	4849      	ldr	r0, [pc, #292]	; (8007790 <MX_GPIO_Init+0x220>)
 800766c:	f7fc fc68 	bl	8003f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8007670:	2200      	movs	r2, #0
 8007672:	2180      	movs	r1, #128	; 0x80
 8007674:	4847      	ldr	r0, [pc, #284]	; (8007794 <MX_GPIO_Init+0x224>)
 8007676:	f7fc fc63 	bl	8003f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800767a:	2200      	movs	r2, #0
 800767c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8007680:	4845      	ldr	r0, [pc, #276]	; (8007798 <MX_GPIO_Init+0x228>)
 8007682:	f7fc fc5d 	bl	8003f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8007686:	2200      	movs	r2, #0
 8007688:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800768c:	4843      	ldr	r0, [pc, #268]	; (800779c <MX_GPIO_Init+0x22c>)
 800768e:	f7fc fc57 	bl	8003f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8007692:	2316      	movs	r3, #22
 8007694:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007696:	2301      	movs	r3, #1
 8007698:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800769a:	2300      	movs	r3, #0
 800769c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800769e:	2300      	movs	r3, #0
 80076a0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80076a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076a6:	4619      	mov	r1, r3
 80076a8:	4839      	ldr	r0, [pc, #228]	; (8007790 <MX_GPIO_Init+0x220>)
 80076aa:	f7fc f97b 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BB_Pin;
 80076ae:	2301      	movs	r3, #1
 80076b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80076b2:	2300      	movs	r3, #0
 80076b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076b6:	2300      	movs	r3, #0
 80076b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BB_GPIO_Port, &GPIO_InitStruct);
 80076ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076be:	4619      	mov	r1, r3
 80076c0:	4834      	ldr	r0, [pc, #208]	; (8007794 <MX_GPIO_Init+0x224>)
 80076c2:	f7fc f96f 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80076c6:	2380      	movs	r3, #128	; 0x80
 80076c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80076ca:	2301      	movs	r3, #1
 80076cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076ce:	2300      	movs	r3, #0
 80076d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076d2:	2300      	movs	r3, #0
 80076d4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80076d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076da:	4619      	mov	r1, r3
 80076dc:	482d      	ldr	r0, [pc, #180]	; (8007794 <MX_GPIO_Init+0x224>)
 80076de:	f7fc f961 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80076e2:	2320      	movs	r3, #32
 80076e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80076e6:	4b2e      	ldr	r3, [pc, #184]	; (80077a0 <MX_GPIO_Init+0x230>)
 80076e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076ea:	2300      	movs	r3, #0
 80076ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80076ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076f2:	4619      	mov	r1, r3
 80076f4:	4826      	ldr	r0, [pc, #152]	; (8007790 <MX_GPIO_Init+0x220>)
 80076f6:	f7fc f955 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80076fa:	2304      	movs	r3, #4
 80076fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80076fe:	2300      	movs	r3, #0
 8007700:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007702:	2300      	movs	r3, #0
 8007704:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8007706:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800770a:	4619      	mov	r1, r3
 800770c:	4825      	ldr	r0, [pc, #148]	; (80077a4 <MX_GPIO_Init+0x234>)
 800770e:	f7fc f949 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 8007712:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007716:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007718:	2300      	movs	r3, #0
 800771a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800771c:	2300      	movs	r3, #0
 800771e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8007720:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007724:	4619      	mov	r1, r3
 8007726:	481c      	ldr	r0, [pc, #112]	; (8007798 <MX_GPIO_Init+0x228>)
 8007728:	f7fc f93c 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 800772c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007730:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007732:	2301      	movs	r3, #1
 8007734:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007736:	2300      	movs	r3, #0
 8007738:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800773a:	2300      	movs	r3, #0
 800773c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800773e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007742:	4619      	mov	r1, r3
 8007744:	4814      	ldr	r0, [pc, #80]	; (8007798 <MX_GPIO_Init+0x228>)
 8007746:	f7fc f92d 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TP_INT1_Pin;
 800774a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800774e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8007750:	4b13      	ldr	r3, [pc, #76]	; (80077a0 <MX_GPIO_Init+0x230>)
 8007752:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007754:	2300      	movs	r3, #0
 8007756:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TP_INT1_GPIO_Port, &GPIO_InitStruct);
 8007758:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800775c:	4619      	mov	r1, r3
 800775e:	480d      	ldr	r0, [pc, #52]	; (8007794 <MX_GPIO_Init+0x224>)
 8007760:	f7fc f920 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8007764:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8007768:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800776a:	2301      	movs	r3, #1
 800776c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800776e:	2300      	movs	r3, #0
 8007770:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007772:	2300      	movs	r3, #0
 8007774:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007776:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800777a:	4619      	mov	r1, r3
 800777c:	4807      	ldr	r0, [pc, #28]	; (800779c <MX_GPIO_Init+0x22c>)
 800777e:	f7fc f911 	bl	80039a4 <HAL_GPIO_Init>

}
 8007782:	bf00      	nop
 8007784:	3738      	adds	r7, #56	; 0x38
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	40023800 	.word	0x40023800
 8007790:	40020800 	.word	0x40020800
 8007794:	40020000 	.word	0x40020000
 8007798:	40020c00 	.word	0x40020c00
 800779c:	40021800 	.word	0x40021800
 80077a0:	10120000 	.word	0x10120000
 80077a4:	40020400 	.word	0x40020400

080077a8 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 80077ac:	4b1b      	ldr	r3, [pc, #108]	; (800781c <MX_I2C3_Init+0x74>)
 80077ae:	4a1c      	ldr	r2, [pc, #112]	; (8007820 <MX_I2C3_Init+0x78>)
 80077b0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80077b2:	4b1a      	ldr	r3, [pc, #104]	; (800781c <MX_I2C3_Init+0x74>)
 80077b4:	4a1b      	ldr	r2, [pc, #108]	; (8007824 <MX_I2C3_Init+0x7c>)
 80077b6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80077b8:	4b18      	ldr	r3, [pc, #96]	; (800781c <MX_I2C3_Init+0x74>)
 80077ba:	2200      	movs	r2, #0
 80077bc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80077be:	4b17      	ldr	r3, [pc, #92]	; (800781c <MX_I2C3_Init+0x74>)
 80077c0:	2200      	movs	r2, #0
 80077c2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80077c4:	4b15      	ldr	r3, [pc, #84]	; (800781c <MX_I2C3_Init+0x74>)
 80077c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80077ca:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80077cc:	4b13      	ldr	r3, [pc, #76]	; (800781c <MX_I2C3_Init+0x74>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80077d2:	4b12      	ldr	r3, [pc, #72]	; (800781c <MX_I2C3_Init+0x74>)
 80077d4:	2200      	movs	r2, #0
 80077d6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80077d8:	4b10      	ldr	r3, [pc, #64]	; (800781c <MX_I2C3_Init+0x74>)
 80077da:	2200      	movs	r2, #0
 80077dc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80077de:	4b0f      	ldr	r3, [pc, #60]	; (800781c <MX_I2C3_Init+0x74>)
 80077e0:	2200      	movs	r2, #0
 80077e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80077e4:	480d      	ldr	r0, [pc, #52]	; (800781c <MX_I2C3_Init+0x74>)
 80077e6:	f7fc fbc5 	bl	8003f74 <HAL_I2C_Init>
 80077ea:	4603      	mov	r3, r0
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d001      	beq.n	80077f4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80077f0:	f002 fb00 	bl	8009df4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80077f4:	2100      	movs	r1, #0
 80077f6:	4809      	ldr	r0, [pc, #36]	; (800781c <MX_I2C3_Init+0x74>)
 80077f8:	f7fc fce4 	bl	80041c4 <HAL_I2CEx_ConfigAnalogFilter>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d001      	beq.n	8007806 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8007802:	f002 faf7 	bl	8009df4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8007806:	2100      	movs	r1, #0
 8007808:	4804      	ldr	r0, [pc, #16]	; (800781c <MX_I2C3_Init+0x74>)
 800780a:	f7fc fd17 	bl	800423c <HAL_I2CEx_ConfigDigitalFilter>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d001      	beq.n	8007818 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8007814:	f002 faee 	bl	8009df4 <Error_Handler>
  }

}
 8007818:	bf00      	nop
 800781a:	bd80      	pop	{r7, pc}
 800781c:	200003ec 	.word	0x200003ec
 8007820:	40005c00 	.word	0x40005c00
 8007824:	000186a0 	.word	0x000186a0

08007828 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b08a      	sub	sp, #40	; 0x28
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007830:	f107 0314 	add.w	r3, r7, #20
 8007834:	2200      	movs	r2, #0
 8007836:	601a      	str	r2, [r3, #0]
 8007838:	605a      	str	r2, [r3, #4]
 800783a:	609a      	str	r2, [r3, #8]
 800783c:	60da      	str	r2, [r3, #12]
 800783e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a29      	ldr	r2, [pc, #164]	; (80078ec <HAL_I2C_MspInit+0xc4>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d14b      	bne.n	80078e2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800784a:	2300      	movs	r3, #0
 800784c:	613b      	str	r3, [r7, #16]
 800784e:	4a28      	ldr	r2, [pc, #160]	; (80078f0 <HAL_I2C_MspInit+0xc8>)
 8007850:	4b27      	ldr	r3, [pc, #156]	; (80078f0 <HAL_I2C_MspInit+0xc8>)
 8007852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007854:	f043 0304 	orr.w	r3, r3, #4
 8007858:	6313      	str	r3, [r2, #48]	; 0x30
 800785a:	4b25      	ldr	r3, [pc, #148]	; (80078f0 <HAL_I2C_MspInit+0xc8>)
 800785c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800785e:	f003 0304 	and.w	r3, r3, #4
 8007862:	613b      	str	r3, [r7, #16]
 8007864:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007866:	2300      	movs	r3, #0
 8007868:	60fb      	str	r3, [r7, #12]
 800786a:	4a21      	ldr	r2, [pc, #132]	; (80078f0 <HAL_I2C_MspInit+0xc8>)
 800786c:	4b20      	ldr	r3, [pc, #128]	; (80078f0 <HAL_I2C_MspInit+0xc8>)
 800786e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007870:	f043 0301 	orr.w	r3, r3, #1
 8007874:	6313      	str	r3, [r2, #48]	; 0x30
 8007876:	4b1e      	ldr	r3, [pc, #120]	; (80078f0 <HAL_I2C_MspInit+0xc8>)
 8007878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007882:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007886:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007888:	2312      	movs	r3, #18
 800788a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800788c:	2301      	movs	r3, #1
 800788e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007890:	2303      	movs	r3, #3
 8007892:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007894:	2304      	movs	r3, #4
 8007896:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007898:	f107 0314 	add.w	r3, r7, #20
 800789c:	4619      	mov	r1, r3
 800789e:	4815      	ldr	r0, [pc, #84]	; (80078f4 <HAL_I2C_MspInit+0xcc>)
 80078a0:	f7fc f880 	bl	80039a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80078a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80078a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80078aa:	2312      	movs	r3, #18
 80078ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80078ae:	2301      	movs	r3, #1
 80078b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078b2:	2303      	movs	r3, #3
 80078b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80078b6:	2304      	movs	r3, #4
 80078b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80078ba:	f107 0314 	add.w	r3, r7, #20
 80078be:	4619      	mov	r1, r3
 80078c0:	480d      	ldr	r0, [pc, #52]	; (80078f8 <HAL_I2C_MspInit+0xd0>)
 80078c2:	f7fc f86f 	bl	80039a4 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80078c6:	2300      	movs	r3, #0
 80078c8:	60bb      	str	r3, [r7, #8]
 80078ca:	4a09      	ldr	r2, [pc, #36]	; (80078f0 <HAL_I2C_MspInit+0xc8>)
 80078cc:	4b08      	ldr	r3, [pc, #32]	; (80078f0 <HAL_I2C_MspInit+0xc8>)
 80078ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80078d4:	6413      	str	r3, [r2, #64]	; 0x40
 80078d6:	4b06      	ldr	r3, [pc, #24]	; (80078f0 <HAL_I2C_MspInit+0xc8>)
 80078d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80078de:	60bb      	str	r3, [r7, #8]
 80078e0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80078e2:	bf00      	nop
 80078e4:	3728      	adds	r7, #40	; 0x28
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}
 80078ea:	bf00      	nop
 80078ec:	40005c00 	.word	0x40005c00
 80078f0:	40023800 	.word	0x40023800
 80078f4:	40020800 	.word	0x40020800
 80078f8:	40020000 	.word	0x40020000

080078fc <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b08e      	sub	sp, #56	; 0x38
 8007900:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8007902:	1d3b      	adds	r3, r7, #4
 8007904:	2234      	movs	r2, #52	; 0x34
 8007906:	2100      	movs	r1, #0
 8007908:	4618      	mov	r0, r3
 800790a:	f002 fe95 	bl	800a638 <memset>

  hltdc.Instance = LTDC;
 800790e:	4b39      	ldr	r3, [pc, #228]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007910:	4a39      	ldr	r2, [pc, #228]	; (80079f8 <MX_LTDC_Init+0xfc>)
 8007912:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8007914:	4b37      	ldr	r3, [pc, #220]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007916:	2200      	movs	r2, #0
 8007918:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800791a:	4b36      	ldr	r3, [pc, #216]	; (80079f4 <MX_LTDC_Init+0xf8>)
 800791c:	2200      	movs	r2, #0
 800791e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8007920:	4b34      	ldr	r3, [pc, #208]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007922:	2200      	movs	r2, #0
 8007924:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8007926:	4b33      	ldr	r3, [pc, #204]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007928:	2200      	movs	r2, #0
 800792a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 800792c:	4b31      	ldr	r3, [pc, #196]	; (80079f4 <MX_LTDC_Init+0xf8>)
 800792e:	2209      	movs	r2, #9
 8007930:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8007932:	4b30      	ldr	r3, [pc, #192]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007934:	2201      	movs	r2, #1
 8007936:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8007938:	4b2e      	ldr	r3, [pc, #184]	; (80079f4 <MX_LTDC_Init+0xf8>)
 800793a:	221d      	movs	r2, #29
 800793c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800793e:	4b2d      	ldr	r3, [pc, #180]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007940:	2203      	movs	r2, #3
 8007942:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8007944:	4b2b      	ldr	r3, [pc, #172]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007946:	f240 120d 	movw	r2, #269	; 0x10d
 800794a:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 800794c:	4b29      	ldr	r3, [pc, #164]	; (80079f4 <MX_LTDC_Init+0xf8>)
 800794e:	f240 1243 	movw	r2, #323	; 0x143
 8007952:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8007954:	4b27      	ldr	r3, [pc, #156]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007956:	f240 1217 	movw	r2, #279	; 0x117
 800795a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 800795c:	4b25      	ldr	r3, [pc, #148]	; (80079f4 <MX_LTDC_Init+0xf8>)
 800795e:	f240 1247 	movw	r2, #327	; 0x147
 8007962:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8007964:	4b23      	ldr	r3, [pc, #140]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007966:	2200      	movs	r2, #0
 8007968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800796c:	4b21      	ldr	r3, [pc, #132]	; (80079f4 <MX_LTDC_Init+0xf8>)
 800796e:	2200      	movs	r2, #0
 8007970:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8007974:	4b1f      	ldr	r3, [pc, #124]	; (80079f4 <MX_LTDC_Init+0xf8>)
 8007976:	2200      	movs	r2, #0
 8007978:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800797c:	481d      	ldr	r0, [pc, #116]	; (80079f4 <MX_LTDC_Init+0xf8>)
 800797e:	f7fc fc9d 	bl	80042bc <HAL_LTDC_Init>
 8007982:	4603      	mov	r3, r0
 8007984:	2b00      	cmp	r3, #0
 8007986:	d001      	beq.n	800798c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8007988:	f002 fa34 	bl	8009df4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800798c:	2300      	movs	r3, #0
 800798e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8007990:	23f0      	movs	r3, #240	; 0xf0
 8007992:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8007994:	2300      	movs	r3, #0
 8007996:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8007998:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800799c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800799e:	2302      	movs	r3, #2
 80079a0:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80079a2:	23ff      	movs	r3, #255	; 0xff
 80079a4:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80079a6:	2300      	movs	r3, #0
 80079a8:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80079aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80079ae:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80079b0:	2307      	movs	r3, #7
 80079b2:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80079b4:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 80079b8:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 80079ba:	23f0      	movs	r3, #240	; 0xf0
 80079bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 80079be:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80079c2:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80079c4:	2300      	movs	r3, #0
 80079c6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80079ca:	2300      	movs	r3, #0
 80079cc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 80079d0:	2300      	movs	r3, #0
 80079d2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80079d6:	1d3b      	adds	r3, r7, #4
 80079d8:	2200      	movs	r2, #0
 80079da:	4619      	mov	r1, r3
 80079dc:	4805      	ldr	r0, [pc, #20]	; (80079f4 <MX_LTDC_Init+0xf8>)
 80079de:	f7fc fdff 	bl	80045e0 <HAL_LTDC_ConfigLayer>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d001      	beq.n	80079ec <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 80079e8:	f002 fa04 	bl	8009df4 <Error_Handler>
  }

}
 80079ec:	bf00      	nop
 80079ee:	3738      	adds	r7, #56	; 0x38
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	20000440 	.word	0x20000440
 80079f8:	40016800 	.word	0x40016800

080079fc <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b08e      	sub	sp, #56	; 0x38
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a08:	2200      	movs	r2, #0
 8007a0a:	601a      	str	r2, [r3, #0]
 8007a0c:	605a      	str	r2, [r3, #4]
 8007a0e:	609a      	str	r2, [r3, #8]
 8007a10:	60da      	str	r2, [r3, #12]
 8007a12:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a7b      	ldr	r2, [pc, #492]	; (8007c08 <HAL_LTDC_MspInit+0x20c>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	f040 80f0 	bne.w	8007c00 <HAL_LTDC_MspInit+0x204>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8007a20:	2300      	movs	r3, #0
 8007a22:	623b      	str	r3, [r7, #32]
 8007a24:	4a79      	ldr	r2, [pc, #484]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a26:	4b79      	ldr	r3, [pc, #484]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a2a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007a2e:	6453      	str	r3, [r2, #68]	; 0x44
 8007a30:	4b76      	ldr	r3, [pc, #472]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007a38:	623b      	str	r3, [r7, #32]
 8007a3a:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	61fb      	str	r3, [r7, #28]
 8007a40:	4a72      	ldr	r2, [pc, #456]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a42:	4b72      	ldr	r3, [pc, #456]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a46:	f043 0320 	orr.w	r3, r3, #32
 8007a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8007a4c:	4b6f      	ldr	r3, [pc, #444]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a50:	f003 0320 	and.w	r3, r3, #32
 8007a54:	61fb      	str	r3, [r7, #28]
 8007a56:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a58:	2300      	movs	r3, #0
 8007a5a:	61bb      	str	r3, [r7, #24]
 8007a5c:	4a6b      	ldr	r2, [pc, #428]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a5e:	4b6b      	ldr	r3, [pc, #428]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a62:	f043 0301 	orr.w	r3, r3, #1
 8007a66:	6313      	str	r3, [r2, #48]	; 0x30
 8007a68:	4b68      	ldr	r3, [pc, #416]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a6c:	f003 0301 	and.w	r3, r3, #1
 8007a70:	61bb      	str	r3, [r7, #24]
 8007a72:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a74:	2300      	movs	r3, #0
 8007a76:	617b      	str	r3, [r7, #20]
 8007a78:	4a64      	ldr	r2, [pc, #400]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a7a:	4b64      	ldr	r3, [pc, #400]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a7e:	f043 0302 	orr.w	r3, r3, #2
 8007a82:	6313      	str	r3, [r2, #48]	; 0x30
 8007a84:	4b61      	ldr	r3, [pc, #388]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a88:	f003 0302 	and.w	r3, r3, #2
 8007a8c:	617b      	str	r3, [r7, #20]
 8007a8e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007a90:	2300      	movs	r3, #0
 8007a92:	613b      	str	r3, [r7, #16]
 8007a94:	4a5d      	ldr	r2, [pc, #372]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a96:	4b5d      	ldr	r3, [pc, #372]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a9e:	6313      	str	r3, [r2, #48]	; 0x30
 8007aa0:	4b5a      	ldr	r3, [pc, #360]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aa8:	613b      	str	r3, [r7, #16]
 8007aaa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007aac:	2300      	movs	r3, #0
 8007aae:	60fb      	str	r3, [r7, #12]
 8007ab0:	4a56      	ldr	r2, [pc, #344]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007ab2:	4b56      	ldr	r3, [pc, #344]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ab6:	f043 0304 	orr.w	r3, r3, #4
 8007aba:	6313      	str	r3, [r2, #48]	; 0x30
 8007abc:	4b53      	ldr	r3, [pc, #332]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ac0:	f003 0304 	and.w	r3, r3, #4
 8007ac4:	60fb      	str	r3, [r7, #12]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007ac8:	2300      	movs	r3, #0
 8007aca:	60bb      	str	r3, [r7, #8]
 8007acc:	4a4f      	ldr	r2, [pc, #316]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007ace:	4b4f      	ldr	r3, [pc, #316]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ad2:	f043 0308 	orr.w	r3, r3, #8
 8007ad6:	6313      	str	r3, [r2, #48]	; 0x30
 8007ad8:	4b4c      	ldr	r3, [pc, #304]	; (8007c0c <HAL_LTDC_MspInit+0x210>)
 8007ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007adc:	f003 0308 	and.w	r3, r3, #8
 8007ae0:	60bb      	str	r3, [r7, #8]
 8007ae2:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8007ae4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ae8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aea:	2302      	movs	r3, #2
 8007aec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aee:	2300      	movs	r3, #0
 8007af0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007af2:	2300      	movs	r3, #0
 8007af4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007af6:	230e      	movs	r3, #14
 8007af8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8007afa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007afe:	4619      	mov	r1, r3
 8007b00:	4843      	ldr	r0, [pc, #268]	; (8007c10 <HAL_LTDC_MspInit+0x214>)
 8007b02:	f7fb ff4f 	bl	80039a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin 
 8007b06:	f641 0358 	movw	r3, #6232	; 0x1858
 8007b0a:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b0c:	2302      	movs	r3, #2
 8007b0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b10:	2300      	movs	r3, #0
 8007b12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b14:	2300      	movs	r3, #0
 8007b16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007b18:	230e      	movs	r3, #14
 8007b1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b20:	4619      	mov	r1, r3
 8007b22:	483c      	ldr	r0, [pc, #240]	; (8007c14 <HAL_LTDC_MspInit+0x218>)
 8007b24:	f7fb ff3e 	bl	80039a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8007b28:	2303      	movs	r3, #3
 8007b2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b30:	2300      	movs	r3, #0
 8007b32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b34:	2300      	movs	r3, #0
 8007b36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8007b38:	2309      	movs	r3, #9
 8007b3a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b40:	4619      	mov	r1, r3
 8007b42:	4835      	ldr	r0, [pc, #212]	; (8007c18 <HAL_LTDC_MspInit+0x21c>)
 8007b44:	f7fb ff2e 	bl	80039a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8007b48:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8007b4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b4e:	2302      	movs	r3, #2
 8007b50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b52:	2300      	movs	r3, #0
 8007b54:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b56:	2300      	movs	r3, #0
 8007b58:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007b5a:	230e      	movs	r3, #14
 8007b5c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b62:	4619      	mov	r1, r3
 8007b64:	482c      	ldr	r0, [pc, #176]	; (8007c18 <HAL_LTDC_MspInit+0x21c>)
 8007b66:	f7fb ff1d 	bl	80039a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8007b6a:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8007b6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b70:	2302      	movs	r3, #2
 8007b72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b74:	2300      	movs	r3, #0
 8007b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007b7c:	230e      	movs	r3, #14
 8007b7e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007b80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b84:	4619      	mov	r1, r3
 8007b86:	4825      	ldr	r0, [pc, #148]	; (8007c1c <HAL_LTDC_MspInit+0x220>)
 8007b88:	f7fb ff0c 	bl	80039a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|GPIO_PIN_10;
 8007b8c:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8007b90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b92:	2302      	movs	r3, #2
 8007b94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b96:	2300      	movs	r3, #0
 8007b98:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007b9e:	230e      	movs	r3, #14
 8007ba0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007ba2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	481d      	ldr	r0, [pc, #116]	; (8007c20 <HAL_LTDC_MspInit+0x224>)
 8007baa:	f7fb fefb 	bl	80039a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|GPIO_PIN_6;
 8007bae:	2348      	movs	r3, #72	; 0x48
 8007bb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bb2:	2302      	movs	r3, #2
 8007bb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007bbe:	230e      	movs	r3, #14
 8007bc0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007bc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	4816      	ldr	r0, [pc, #88]	; (8007c24 <HAL_LTDC_MspInit+0x228>)
 8007bca:	f7fb feeb 	bl	80039a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8007bce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007bd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bd4:	2302      	movs	r3, #2
 8007bd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8007be0:	2309      	movs	r3, #9
 8007be2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007be8:	4619      	mov	r1, r3
 8007bea:	480c      	ldr	r0, [pc, #48]	; (8007c1c <HAL_LTDC_MspInit+0x220>)
 8007bec:	f7fb feda 	bl	80039a4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	2105      	movs	r1, #5
 8007bf4:	2058      	movs	r0, #88	; 0x58
 8007bf6:	f7fb f935 	bl	8002e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8007bfa:	2058      	movs	r0, #88	; 0x58
 8007bfc:	f7fb f94e 	bl	8002e9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8007c00:	bf00      	nop
 8007c02:	3738      	adds	r7, #56	; 0x38
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}
 8007c08:	40016800 	.word	0x40016800
 8007c0c:	40023800 	.word	0x40023800
 8007c10:	40021400 	.word	0x40021400
 8007c14:	40020000 	.word	0x40020000
 8007c18:	40020400 	.word	0x40020400
 8007c1c:	40021800 	.word	0x40021800
 8007c20:	40020800 	.word	0x40020800
 8007c24:	40020c00 	.word	0x40020c00

08007c28 <spi5_sendrecv>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t spi5_sendrecv(uint8_t byte)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b086      	sub	sp, #24
 8007c2c:	af02      	add	r7, sp, #8
 8007c2e:	4603      	mov	r3, r0
 8007c30:	71fb      	strb	r3, [r7, #7]
	uint8_t answer;

	HAL_SPI_TransmitReceive(&hspi5, &byte, &answer, 1, HAL_MAX_DELAY);
 8007c32:	f107 020f 	add.w	r2, r7, #15
 8007c36:	1df9      	adds	r1, r7, #7
 8007c38:	f04f 33ff 	mov.w	r3, #4294967295
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	2301      	movs	r3, #1
 8007c40:	4803      	ldr	r0, [pc, #12]	; (8007c50 <spi5_sendrecv+0x28>)
 8007c42:	f7fe f86f 	bl	8005d24 <HAL_SPI_TransmitReceive>

	return answer;
 8007c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3710      	adds	r7, #16
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	20000514 	.word	0x20000514

08007c54 <SPI5_read>:

uint8_t SPI5_read(uint8_t address)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	71fb      	strb	r3, [r7, #7]
	uint8_t dane;
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8007c5e:	2200      	movs	r2, #0
 8007c60:	2102      	movs	r1, #2
 8007c62:	480c      	ldr	r0, [pc, #48]	; (8007c94 <SPI5_read+0x40>)
 8007c64:	f7fc f96c 	bl	8003f40 <HAL_GPIO_WritePin>
	spi5_sendrecv(address | 0x80);
 8007c68:	79fb      	ldrb	r3, [r7, #7]
 8007c6a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7ff ffd9 	bl	8007c28 <spi5_sendrecv>
	dane = spi5_sendrecv(0xFF);
 8007c76:	20ff      	movs	r0, #255	; 0xff
 8007c78:	f7ff ffd6 	bl	8007c28 <spi5_sendrecv>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8007c80:	2201      	movs	r2, #1
 8007c82:	2102      	movs	r1, #2
 8007c84:	4803      	ldr	r0, [pc, #12]	; (8007c94 <SPI5_read+0x40>)
 8007c86:	f7fc f95b 	bl	8003f40 <HAL_GPIO_WritePin>

	return dane;
 8007c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3710      	adds	r7, #16
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	40020800 	.word	0x40020800

08007c98 <OurL3GD20_Read>:
	//Everything OK
	return 0;
}

void OurL3GD20_Read()
{
 8007c98:	b590      	push	{r4, r7, lr}
 8007c9a:	b087      	sub	sp, #28
 8007c9c:	af00      	add	r7, sp, #0
	float s;
	short temp1, temp2, temp3;

	// Read X axis

	temp1 = (SPI5_read(0x28) | SPI5_read(0x29) << 8);
 8007c9e:	2028      	movs	r0, #40	; 0x28
 8007ca0:	f7ff ffd8 	bl	8007c54 <SPI5_read>
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	b21c      	sxth	r4, r3
 8007ca8:	2029      	movs	r0, #41	; 0x29
 8007caa:	f7ff ffd3 	bl	8007c54 <SPI5_read>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	021b      	lsls	r3, r3, #8
 8007cb2:	b21b      	sxth	r3, r3
 8007cb4:	4323      	orrs	r3, r4
 8007cb6:	82fb      	strh	r3, [r7, #22]
	temp2 = (SPI5_read(0x2A) | SPI5_read(0x2B) << 8);
 8007cb8:	202a      	movs	r0, #42	; 0x2a
 8007cba:	f7ff ffcb 	bl	8007c54 <SPI5_read>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	b21c      	sxth	r4, r3
 8007cc2:	202b      	movs	r0, #43	; 0x2b
 8007cc4:	f7ff ffc6 	bl	8007c54 <SPI5_read>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	021b      	lsls	r3, r3, #8
 8007ccc:	b21b      	sxth	r3, r3
 8007cce:	4323      	orrs	r3, r4
 8007cd0:	82bb      	strh	r3, [r7, #20]
	temp3 = (SPI5_read(0x2C) | SPI5_read(0x2D) << 8);
 8007cd2:	202c      	movs	r0, #44	; 0x2c
 8007cd4:	f7ff ffbe 	bl	8007c54 <SPI5_read>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	b21c      	sxth	r4, r3
 8007cdc:	202d      	movs	r0, #45	; 0x2d
 8007cde:	f7ff ffb9 	bl	8007c54 <SPI5_read>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	021b      	lsls	r3, r3, #8
 8007ce6:	b21b      	sxth	r3, r3
 8007ce8:	4323      	orrs	r3, r4
 8007cea:	827b      	strh	r3, [r7, #18]

	// Sensitivity at 250 range = 8.75 mdps/digit
	s = 8.75 * 0.001;
 8007cec:	4b1d      	ldr	r3, [pc, #116]	; (8007d64 <OurL3GD20_Read+0xcc>)
 8007cee:	60fb      	str	r3, [r7, #12]

	DataNow.OsX = (short) ((float) temp1 * s);
 8007cf0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8007cf4:	ee07 3a90 	vmov	s15, r3
 8007cf8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007cfc:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007d08:	edc7 7a01 	vstr	s15, [r7, #4]
 8007d0c:	88bb      	ldrh	r3, [r7, #4]
 8007d0e:	b21a      	sxth	r2, r3
 8007d10:	4b15      	ldr	r3, [pc, #84]	; (8007d68 <OurL3GD20_Read+0xd0>)
 8007d12:	801a      	strh	r2, [r3, #0]
	DataNow.OsY = (short) ((float) temp2 * s);
 8007d14:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8007d18:	ee07 3a90 	vmov	s15, r3
 8007d1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007d20:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007d2c:	edc7 7a01 	vstr	s15, [r7, #4]
 8007d30:	88bb      	ldrh	r3, [r7, #4]
 8007d32:	b21a      	sxth	r2, r3
 8007d34:	4b0c      	ldr	r3, [pc, #48]	; (8007d68 <OurL3GD20_Read+0xd0>)
 8007d36:	805a      	strh	r2, [r3, #2]
	DataNow.OsZ = (short) ((float) temp3 * s);
 8007d38:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007d3c:	ee07 3a90 	vmov	s15, r3
 8007d40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007d44:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007d50:	edc7 7a01 	vstr	s15, [r7, #4]
 8007d54:	88bb      	ldrh	r3, [r7, #4]
 8007d56:	b21a      	sxth	r2, r3
 8007d58:	4b03      	ldr	r3, [pc, #12]	; (8007d68 <OurL3GD20_Read+0xd0>)
 8007d5a:	809a      	strh	r2, [r3, #4]

}
 8007d5c:	bf00      	nop
 8007d5e:	371c      	adds	r7, #28
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd90      	pop	{r4, r7, pc}
 8007d64:	3c0f5c29 	.word	0x3c0f5c29
 8007d68:	200005bc 	.word	0x200005bc

08007d6c <send_char>:

void send_char(char c)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b082      	sub	sp, #8
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	4603      	mov	r3, r0
 8007d74:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, (uint8_t*) &c, 1, 1000);
 8007d76:	1df9      	adds	r1, r7, #7
 8007d78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	4803      	ldr	r0, [pc, #12]	; (8007d8c <send_char+0x20>)
 8007d80:	f7fe fe52 	bl	8006a28 <HAL_UART_Transmit>
}
 8007d84:	bf00      	nop
 8007d86:	3708      	adds	r7, #8
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	2000072c 	.word	0x2000072c

08007d90 <__io_putchar>:

int __io_putchar(int ch)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b082      	sub	sp, #8
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
	send_char(ch);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f7ff ffe5 	bl	8007d6c <send_char>
	return ch;
 8007da2:	687b      	ldr	r3, [r7, #4]
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3708      	adds	r7, #8
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}

08007dac <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8007db2:	f7fa ff3d 	bl	8002c30 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8007db6:	f000 fdcb 	bl	8008950 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8007dba:	f7ff fbd9 	bl	8007570 <MX_GPIO_Init>
	MX_CRC_Init();
 8007dbe:	f7ff fa61 	bl	8007284 <MX_CRC_Init>
	MX_DMA2D_Init();
 8007dc2:	f7ff fa95 	bl	80072f0 <MX_DMA2D_Init>
	MX_FMC_Init();
 8007dc6:	f7ff faed 	bl	80073a4 <MX_FMC_Init>
	MX_LTDC_Init();
 8007dca:	f7ff fd97 	bl	80078fc <MX_LTDC_Init>
	MX_SPI5_Init();
 8007dce:	f002 f819 	bl	8009e04 <MX_SPI5_Init>
	MX_TIM1_Init();
 8007dd2:	f002 fa67 	bl	800a2a4 <MX_TIM1_Init>
	MX_USART1_UART_Init();
 8007dd6:	f002 fb69 	bl	800a4ac <MX_USART1_UART_Init>
	MX_I2C3_Init();
 8007dda:	f7ff fce5 	bl	80077a8 <MX_I2C3_Init>
	MX_TIM10_Init();
 8007dde:	f002 fab1 	bl	800a344 <MX_TIM10_Init>
	MX_TIM11_Init();
 8007de2:	f002 fad3 	bl	800a38c <MX_TIM11_Init>
	MX_GFXSIMULATOR_Init();
 8007de6:	f7ff fbbb 	bl	8007560 <MX_GFXSIMULATOR_Init>
	/* USER CODE BEGIN 2 */

	__HAL_SPI_ENABLE(&hspi5);
 8007dea:	4ba7      	ldr	r3, [pc, #668]	; (8008088 <main+0x2dc>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4aa6      	ldr	r2, [pc, #664]	; (8008088 <main+0x2dc>)
 8007df0:	6812      	ldr	r2, [r2, #0]
 8007df2:	6812      	ldr	r2, [r2, #0]
 8007df4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007df8:	601a      	str	r2, [r3, #0]

	//Do testu*************
	LicznikPomocniczy = 0;
 8007dfa:	4ba4      	ldr	r3, [pc, #656]	; (800808c <main+0x2e0>)
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	701a      	strb	r2, [r3, #0]
	LicznikPomocniczyRomberg = 0;
 8007e00:	4ba3      	ldr	r3, [pc, #652]	; (8008090 <main+0x2e4>)
 8007e02:	2200      	movs	r2, #0
 8007e04:	701a      	strb	r2, [r3, #0]
	//*********************

	//Poczatkowy stan gry**
	StanGry = Menu;
 8007e06:	4ba3      	ldr	r3, [pc, #652]	; (8008094 <main+0x2e8>)
 8007e08:	2200      	movs	r2, #0
 8007e0a:	701a      	strb	r2, [r3, #0]
	StanMenu = NowaGra;
 8007e0c:	4ba2      	ldr	r3, [pc, #648]	; (8008098 <main+0x2ec>)
 8007e0e:	2200      	movs	r2, #0
 8007e10:	701a      	strb	r2, [r3, #0]
	ZmienionoStanMenu = 1;
 8007e12:	4ba2      	ldr	r3, [pc, #648]	; (800809c <main+0x2f0>)
 8007e14:	2201      	movs	r2, #1
 8007e16:	701a      	strb	r2, [r3, #0]
	ZmienionoStanPoziomow = 1;
 8007e18:	4ba1      	ldr	r3, [pc, #644]	; (80080a0 <main+0x2f4>)
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	701a      	strb	r2, [r3, #0]
	WybranyPoziom = 0;
 8007e1e:	4ba1      	ldr	r3, [pc, #644]	; (80080a4 <main+0x2f8>)
 8007e20:	2200      	movs	r2, #0
 8007e22:	701a      	strb	r2, [r3, #0]
	RozpoczetoNowaGre = 0;
 8007e24:	4ba0      	ldr	r3, [pc, #640]	; (80080a8 <main+0x2fc>)
 8007e26:	2200      	movs	r2, #0
 8007e28:	701a      	strb	r2, [r3, #0]
	//*********************

	Animacja = 0;
 8007e2a:	4ba0      	ldr	r3, [pc, #640]	; (80080ac <main+0x300>)
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	701a      	strb	r2, [r3, #0]
	Direction = 1;
 8007e30:	4b9f      	ldr	r3, [pc, #636]	; (80080b0 <main+0x304>)
 8007e32:	2201      	movs	r2, #1
 8007e34:	701a      	strb	r2, [r3, #0]
	X = 120;
 8007e36:	4b9f      	ldr	r3, [pc, #636]	; (80080b4 <main+0x308>)
 8007e38:	2278      	movs	r2, #120	; 0x78
 8007e3a:	801a      	strh	r2, [r3, #0]
	Y = 170;
 8007e3c:	4b9e      	ldr	r3, [pc, #632]	; (80080b8 <main+0x30c>)
 8007e3e:	22aa      	movs	r2, #170	; 0xaa
 8007e40:	801a      	strh	r2, [r3, #0]
	dT = 0.001;
 8007e42:	4b9e      	ldr	r3, [pc, #632]	; (80080bc <main+0x310>)
 8007e44:	4a9e      	ldr	r2, [pc, #632]	; (80080c0 <main+0x314>)
 8007e46:	601a      	str	r2, [r3, #0]
	fMovedX = 0;
 8007e48:	4b9e      	ldr	r3, [pc, #632]	; (80080c4 <main+0x318>)
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	701a      	strb	r2, [r3, #0]
	fMovedY = 0;
 8007e4e:	4b9e      	ldr	r3, [pc, #632]	; (80080c8 <main+0x31c>)
 8007e50:	2200      	movs	r2, #0
 8007e52:	701a      	strb	r2, [r3, #0]
	ResetTimeX = 0;
 8007e54:	4b9d      	ldr	r3, [pc, #628]	; (80080cc <main+0x320>)
 8007e56:	2200      	movs	r2, #0
 8007e58:	801a      	strh	r2, [r3, #0]
	ResetTimeY = 0;
 8007e5a:	4b9d      	ldr	r3, [pc, #628]	; (80080d0 <main+0x324>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	801a      	strh	r2, [r3, #0]

	BSP_LCD_Init();
 8007e60:	f7f9 fe26 	bl	8001ab0 <BSP_LCD_Init>
	//BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER+1024*1024*4);
	BSP_LCD_LayerDefaultInit(LCD_BACKGROUND_LAYER, LCD_FRAME_BUFFER);
 8007e64:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8007e68:	2000      	movs	r0, #0
 8007e6a:	f7f9 fea3 	bl	8001bb4 <BSP_LCD_LayerDefaultInit>

	BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 8007e6e:	2000      	movs	r0, #0
 8007e70:	f7f9 ff04 	bl	8001c7c <BSP_LCD_SelectLayer>

	BSP_LCD_DisplayOn();
 8007e74:	f7fa fad0 	bl	8002418 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8007e78:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8007e7c:	f7f9 ff40 	bl	8001d00 <BSP_LCD_Clear>
//	//*********************************

	//BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
	//BSP_LCD_DisplayStringAtLine(5, (uint8_t*) "Hello");

	HAL_Delay(1000);
 8007e80:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007e84:	f7fa ff16 	bl	8002cb4 <HAL_Delay>
	BSP_LCD_ClearStringLine(5);
 8007e88:	2005      	movs	r0, #5
 8007e8a:	f7f9 ff61 	bl	8001d50 <BSP_LCD_ClearStringLine>

	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8007e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e92:	f7f9 ff35 	bl	8001d00 <BSP_LCD_Clear>
//	BSP_LCD_FillRect(0, 305, 240, 15);
//	BSP_LCD_FillRect(0, 15, 15, 290);
//	BSP_LCD_FillRect(225, 15, 15, 290);
	//*********************************

	if(BSP_GYRO_Init() == GYRO_ERROR)
 8007e96:	f7f9 fda1 	bl	80019dc <BSP_GYRO_Init>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d106      	bne.n	8007eae <main+0x102>
	{
		printf("Nie udalo sie polaczyc z zyroskopem");
 8007ea0:	488c      	ldr	r0, [pc, #560]	; (80080d4 <main+0x328>)
 8007ea2:	f002 fbd1 	bl	800a648 <iprintf>
		HAL_Delay(10000);
 8007ea6:	f242 7010 	movw	r0, #10000	; 0x2710
 8007eaa:	f7fa ff03 	bl	8002cb4 <HAL_Delay>
	}


	czasZmiany = 0;
 8007eae:	4b8a      	ldr	r3, [pc, #552]	; (80080d8 <main+0x32c>)
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim10);
 8007eb4:	4889      	ldr	r0, [pc, #548]	; (80080dc <main+0x330>)
 8007eb6:	f7fe f9cb 	bl	8006250 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim11);
 8007eba:	4889      	ldr	r0, [pc, #548]	; (80080e0 <main+0x334>)
 8007ebc:	f7fe f9c8 	bl	8006250 <HAL_TIM_Base_Start_IT>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		if (HAL_GetTick() - czasZmiany > 2000)
 8007ec0:	f7fa feec 	bl	8002c9c <HAL_GetTick>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	4b84      	ldr	r3, [pc, #528]	; (80080d8 <main+0x32c>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	1ad3      	subs	r3, r2, r3
 8007ecc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007ed0:	d935      	bls.n	8007f3e <main+0x192>
		{
			if (StanGry == Menu)
 8007ed2:	4b70      	ldr	r3, [pc, #448]	; (8008094 <main+0x2e8>)
 8007ed4:	781b      	ldrb	r3, [r3, #0]
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d113      	bne.n	8007f04 <main+0x158>
			{

				StanMenu = (StanMenu + 1) % 3;
 8007edc:	4b6e      	ldr	r3, [pc, #440]	; (8008098 <main+0x2ec>)
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	1c5a      	adds	r2, r3, #1
 8007ee4:	4b7f      	ldr	r3, [pc, #508]	; (80080e4 <main+0x338>)
 8007ee6:	fb83 3102 	smull	r3, r1, r3, r2
 8007eea:	17d3      	asrs	r3, r2, #31
 8007eec:	1ac9      	subs	r1, r1, r3
 8007eee:	460b      	mov	r3, r1
 8007ef0:	005b      	lsls	r3, r3, #1
 8007ef2:	440b      	add	r3, r1
 8007ef4:	1ad1      	subs	r1, r2, r3
 8007ef6:	b2ca      	uxtb	r2, r1
 8007ef8:	4b67      	ldr	r3, [pc, #412]	; (8008098 <main+0x2ec>)
 8007efa:	701a      	strb	r2, [r3, #0]
				ZmienionoStanMenu = 1;
 8007efc:	4b67      	ldr	r3, [pc, #412]	; (800809c <main+0x2f0>)
 8007efe:	2201      	movs	r2, #1
 8007f00:	701a      	strb	r2, [r3, #0]
 8007f02:	e017      	b.n	8007f34 <main+0x188>

			}
			else if (StanGry == WyborPoziomu)
 8007f04:	4b63      	ldr	r3, [pc, #396]	; (8008094 <main+0x2e8>)
 8007f06:	781b      	ldrb	r3, [r3, #0]
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	d112      	bne.n	8007f34 <main+0x188>
			{
				WybranyPoziom = (WybranyPoziom + 1) % 3;
 8007f0e:	4b65      	ldr	r3, [pc, #404]	; (80080a4 <main+0x2f8>)
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	1c5a      	adds	r2, r3, #1
 8007f16:	4b73      	ldr	r3, [pc, #460]	; (80080e4 <main+0x338>)
 8007f18:	fb83 3102 	smull	r3, r1, r3, r2
 8007f1c:	17d3      	asrs	r3, r2, #31
 8007f1e:	1ac9      	subs	r1, r1, r3
 8007f20:	460b      	mov	r3, r1
 8007f22:	005b      	lsls	r3, r3, #1
 8007f24:	440b      	add	r3, r1
 8007f26:	1ad1      	subs	r1, r2, r3
 8007f28:	b2ca      	uxtb	r2, r1
 8007f2a:	4b5e      	ldr	r3, [pc, #376]	; (80080a4 <main+0x2f8>)
 8007f2c:	701a      	strb	r2, [r3, #0]
				ZmienionoStanPoziomow = 1;
 8007f2e:	4b5c      	ldr	r3, [pc, #368]	; (80080a0 <main+0x2f4>)
 8007f30:	2201      	movs	r2, #1
 8007f32:	701a      	strb	r2, [r3, #0]
			}

			czasZmiany = HAL_GetTick();
 8007f34:	f7fa feb2 	bl	8002c9c <HAL_GetTick>
 8007f38:	4602      	mov	r2, r0
 8007f3a:	4b67      	ldr	r3, [pc, #412]	; (80080d8 <main+0x32c>)
 8007f3c:	601a      	str	r2, [r3, #0]
		}
		//Sprawdzanie stanu przycisku*****************
		OdczytanyStanPrzycisku = HAL_GPIO_ReadPin(BB_GPIO_Port, BB_Pin);
 8007f3e:	2101      	movs	r1, #1
 8007f40:	4869      	ldr	r0, [pc, #420]	; (80080e8 <main+0x33c>)
 8007f42:	f7fb ffe5 	bl	8003f10 <HAL_GPIO_ReadPin>
 8007f46:	4603      	mov	r3, r0
 8007f48:	71fb      	strb	r3, [r7, #7]

		if (OdczytanyStanPrzycisku != PoprzedniStanPrzycisku)
 8007f4a:	4b68      	ldr	r3, [pc, #416]	; (80080ec <main+0x340>)
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	79fa      	ldrb	r2, [r7, #7]
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d004      	beq.n	8007f5e <main+0x1b2>
		{
			PoprzedniCzasPrzycisku = HAL_GetTick();
 8007f54:	f7fa fea2 	bl	8002c9c <HAL_GetTick>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	4b65      	ldr	r3, [pc, #404]	; (80080f0 <main+0x344>)
 8007f5c:	601a      	str	r2, [r3, #0]
		}

		if ((HAL_GetTick() - PoprzedniCzasPrzycisku) > 10)
 8007f5e:	f7fa fe9d 	bl	8002c9c <HAL_GetTick>
 8007f62:	4602      	mov	r2, r0
 8007f64:	4b62      	ldr	r3, [pc, #392]	; (80080f0 <main+0x344>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	1ad3      	subs	r3, r2, r3
 8007f6a:	2b0a      	cmp	r3, #10
 8007f6c:	d946      	bls.n	8007ffc <main+0x250>
		{
			if (OdczytanyStanPrzycisku != StanPrzycisku)
 8007f6e:	4b61      	ldr	r3, [pc, #388]	; (80080f4 <main+0x348>)
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	79fa      	ldrb	r2, [r7, #7]
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d041      	beq.n	8007ffc <main+0x250>
			{
				StanPrzycisku = OdczytanyStanPrzycisku;
 8007f78:	4a5e      	ldr	r2, [pc, #376]	; (80080f4 <main+0x348>)
 8007f7a:	79fb      	ldrb	r3, [r7, #7]
 8007f7c:	7013      	strb	r3, [r2, #0]
//					}
				//}

				//Przetestowac !!!!!!!!!!!!!!!!!
				//Jezeli przytrzymamy przycisk dluzej nastapi przejscie miedzy gra, a menu
				if (StanPrzycisku == GPIO_PIN_SET)
 8007f7e:	4b5d      	ldr	r3, [pc, #372]	; (80080f4 <main+0x348>)
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d13a      	bne.n	8007ffc <main+0x250>
				{

					if (StanGry == Menu && StanMenu == NowaGra)
 8007f86:	4b43      	ldr	r3, [pc, #268]	; (8008094 <main+0x2e8>)
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d10b      	bne.n	8007fa8 <main+0x1fc>
 8007f90:	4b41      	ldr	r3, [pc, #260]	; (8008098 <main+0x2ec>)
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d106      	bne.n	8007fa8 <main+0x1fc>
					{
						StanGry = Gra;
 8007f9a:	4b3e      	ldr	r3, [pc, #248]	; (8008094 <main+0x2e8>)
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	701a      	strb	r2, [r3, #0]
						RozpoczetoNowaGre = 1;
 8007fa0:	4b41      	ldr	r3, [pc, #260]	; (80080a8 <main+0x2fc>)
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	701a      	strb	r2, [r3, #0]
 8007fa6:	e024      	b.n	8007ff2 <main+0x246>

					}
					else if (StanGry == Menu && StanMenu == ZmienPoziom)
 8007fa8:	4b3a      	ldr	r3, [pc, #232]	; (8008094 <main+0x2e8>)
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d10e      	bne.n	8007fd0 <main+0x224>
 8007fb2:	4b39      	ldr	r3, [pc, #228]	; (8008098 <main+0x2ec>)
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	2b02      	cmp	r3, #2
 8007fba:	d109      	bne.n	8007fd0 <main+0x224>
					{
						StanGry = WyborPoziomu;
 8007fbc:	4b35      	ldr	r3, [pc, #212]	; (8008094 <main+0x2e8>)
 8007fbe:	2202      	movs	r2, #2
 8007fc0:	701a      	strb	r2, [r3, #0]
						WybranyPoziom = 0;
 8007fc2:	4b38      	ldr	r3, [pc, #224]	; (80080a4 <main+0x2f8>)
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	701a      	strb	r2, [r3, #0]
						ZmienionoStanPoziomow = 1;
 8007fc8:	4b35      	ldr	r3, [pc, #212]	; (80080a0 <main+0x2f4>)
 8007fca:	2201      	movs	r2, #1
 8007fcc:	701a      	strb	r2, [r3, #0]
 8007fce:	e010      	b.n	8007ff2 <main+0x246>

					}
					else if (StanGry == WyborPoziomu)
 8007fd0:	4b30      	ldr	r3, [pc, #192]	; (8008094 <main+0x2e8>)
 8007fd2:	781b      	ldrb	r3, [r3, #0]
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	2b02      	cmp	r3, #2
 8007fd8:	d103      	bne.n	8007fe2 <main+0x236>
					{
						StanGry = Menu;
 8007fda:	4b2e      	ldr	r3, [pc, #184]	; (8008094 <main+0x2e8>)
 8007fdc:	2200      	movs	r2, #0
 8007fde:	701a      	strb	r2, [r3, #0]
 8007fe0:	e007      	b.n	8007ff2 <main+0x246>

					}
					else if (StanGry == Gra)
 8007fe2:	4b2c      	ldr	r3, [pc, #176]	; (8008094 <main+0x2e8>)
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d102      	bne.n	8007ff2 <main+0x246>
					{
						StanGry = Menu;
 8007fec:	4b29      	ldr	r3, [pc, #164]	; (8008094 <main+0x2e8>)
 8007fee:	2200      	movs	r2, #0
 8007ff0:	701a      	strb	r2, [r3, #0]
					}

					PoprzedniCzasPrzycisku = HAL_GetTick();
 8007ff2:	f7fa fe53 	bl	8002c9c <HAL_GetTick>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	4b3d      	ldr	r3, [pc, #244]	; (80080f0 <main+0x344>)
 8007ffa:	601a      	str	r2, [r3, #0]

				}
			}
		}

		PoprzedniStanPrzycisku = OdczytanyStanPrzycisku;
 8007ffc:	4a3b      	ldr	r2, [pc, #236]	; (80080ec <main+0x340>)
 8007ffe:	79fb      	ldrb	r3, [r7, #7]
 8008000:	7013      	strb	r3, [r2, #0]

		//Koniec sprawdzania stanu przycisku**********

		//Petla gry***********************************

		if (StanGry == Menu)
 8008002:	4b24      	ldr	r3, [pc, #144]	; (8008094 <main+0x2e8>)
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	b2db      	uxtb	r3, r3
 8008008:	2b00      	cmp	r3, #0
 800800a:	d125      	bne.n	8008058 <main+0x2ac>
		{
			if (ZmienionoStanMenu == 1)
 800800c:	4b23      	ldr	r3, [pc, #140]	; (800809c <main+0x2f0>)
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	b2db      	uxtb	r3, r3
 8008012:	2b01      	cmp	r3, #1
 8008014:	f040 842a 	bne.w	800886c <main+0xac0>
			{
				switch (StanMenu)
 8008018:	4b1f      	ldr	r3, [pc, #124]	; (8008098 <main+0x2ec>)
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	b2db      	uxtb	r3, r3
 800801e:	2b01      	cmp	r3, #1
 8008020:	d009      	beq.n	8008036 <main+0x28a>
 8008022:	2b02      	cmp	r3, #2
 8008024:	d00d      	beq.n	8008042 <main+0x296>
 8008026:	2b00      	cmp	r3, #0
 8008028:	d111      	bne.n	800804e <main+0x2a2>
				{
				case NowaGra:
					BSP_LCD_DrawBitmap(0, 0,
 800802a:	4a33      	ldr	r2, [pc, #204]	; (80080f8 <main+0x34c>)
 800802c:	2100      	movs	r1, #0
 800802e:	2000      	movs	r0, #0
 8008030:	f7fa f864 	bl	80020fc <BSP_LCD_DrawBitmap>
							(uint8_t*) image_data_Menu_nowagra);
					break;
 8008034:	e00b      	b.n	800804e <main+0x2a2>

				case KontynuujGre:
					BSP_LCD_DrawBitmap(0, 0,
 8008036:	4a31      	ldr	r2, [pc, #196]	; (80080fc <main+0x350>)
 8008038:	2100      	movs	r1, #0
 800803a:	2000      	movs	r0, #0
 800803c:	f7fa f85e 	bl	80020fc <BSP_LCD_DrawBitmap>
							(uint8_t*) image_data_Menu_kontynuuj);
					break;
 8008040:	e005      	b.n	800804e <main+0x2a2>

				case ZmienPoziom:

					BSP_LCD_DrawBitmap(0, 0,
 8008042:	4a2f      	ldr	r2, [pc, #188]	; (8008100 <main+0x354>)
 8008044:	2100      	movs	r1, #0
 8008046:	2000      	movs	r0, #0
 8008048:	f7fa f858 	bl	80020fc <BSP_LCD_DrawBitmap>
							(uint8_t*) image_data_Menu_poziomy);
					break;
 800804c:	bf00      	nop
				}

				ZmienionoStanMenu = 0;
 800804e:	4b13      	ldr	r3, [pc, #76]	; (800809c <main+0x2f0>)
 8008050:	2200      	movs	r2, #0
 8008052:	701a      	strb	r2, [r3, #0]
 8008054:	f000 bc0a 	b.w	800886c <main+0xac0>
			}

		}
		else if (StanGry == WyborPoziomu)
 8008058:	4b0e      	ldr	r3, [pc, #56]	; (8008094 <main+0x2e8>)
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	b2db      	uxtb	r3, r3
 800805e:	2b02      	cmp	r3, #2
 8008060:	f040 80e6 	bne.w	8008230 <main+0x484>
		{
			if (ZmienionoStanPoziomow == 1)
 8008064:	4b0e      	ldr	r3, [pc, #56]	; (80080a0 <main+0x2f4>)
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b01      	cmp	r3, #1
 800806c:	f040 83fe 	bne.w	800886c <main+0xac0>
			{
				switch (WybranyPoziom)
 8008070:	4b0c      	ldr	r3, [pc, #48]	; (80080a4 <main+0x2f8>)
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	b2db      	uxtb	r3, r3
 8008076:	2b01      	cmp	r3, #1
 8008078:	d072      	beq.n	8008160 <main+0x3b4>
 800807a:	2b02      	cmp	r3, #2
 800807c:	f000 80a2 	beq.w	80081c4 <main+0x418>
 8008080:	2b00      	cmp	r3, #0
 8008082:	d03f      	beq.n	8008104 <main+0x358>
					BSP_LCD_FillRect(160, 20, 60, 60);
					BSP_LCD_DisplayChar(170, 30, 51);
					break;

				default:
					break;
 8008084:	e0d0      	b.n	8008228 <main+0x47c>
 8008086:	bf00      	nop
 8008088:	20000514 	.word	0x20000514
 800808c:	200005f4 	.word	0x200005f4
 8008090:	20000578 	.word	0x20000578
 8008094:	20000605 	.word	0x20000605
 8008098:	200005e5 	.word	0x200005e5
 800809c:	20000606 	.word	0x20000606
 80080a0:	20000592 	.word	0x20000592
 80080a4:	2000061a 	.word	0x2000061a
 80080a8:	200005fc 	.word	0x200005fc
 80080ac:	200005e4 	.word	0x200005e4
 80080b0:	200004ee 	.word	0x200004ee
 80080b4:	20000628 	.word	0x20000628
 80080b8:	200005b0 	.word	0x200005b0
 80080bc:	20000588 	.word	0x20000588
 80080c0:	3a83126f 	.word	0x3a83126f
 80080c4:	200005cc 	.word	0x200005cc
 80080c8:	20000604 	.word	0x20000604
 80080cc:	200005c2 	.word	0x200005c2
 80080d0:	20000618 	.word	0x20000618
 80080d4:	0800b450 	.word	0x0800b450
 80080d8:	200005f0 	.word	0x200005f0
 80080dc:	2000066c 	.word	0x2000066c
 80080e0:	200006ac 	.word	0x200006ac
 80080e4:	55555556 	.word	0x55555556
 80080e8:	40020000 	.word	0x40020000
 80080ec:	200002b0 	.word	0x200002b0
 80080f0:	2000056c 	.word	0x2000056c
 80080f4:	20000570 	.word	0x20000570
 80080f8:	080327ec 	.word	0x080327ec
 80080fc:	0800cfcc 	.word	0x0800cfcc
 8008100:	0805800c 	.word	0x0805800c
					BSP_LCD_Clear(LCD_COLOR_WHITE);
 8008104:	f04f 30ff 	mov.w	r0, #4294967295
 8008108:	f7f9 fdfa 	bl	8001d00 <BSP_LCD_Clear>
					BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800810c:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 8008110:	f7f9 fdc4 	bl	8001c9c <BSP_LCD_SetTextColor>
					BSP_LCD_FillRect(20, 20, 60, 60);
 8008114:	233c      	movs	r3, #60	; 0x3c
 8008116:	223c      	movs	r2, #60	; 0x3c
 8008118:	2114      	movs	r1, #20
 800811a:	2014      	movs	r0, #20
 800811c:	f7fa f882 	bl	8002224 <BSP_LCD_FillRect>
					BSP_LCD_DisplayChar(30, 30, 49);
 8008120:	2231      	movs	r2, #49	; 0x31
 8008122:	211e      	movs	r1, #30
 8008124:	201e      	movs	r0, #30
 8008126:	f7f9 fe77 	bl	8001e18 <BSP_LCD_DisplayChar>
					BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800812a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800812e:	f7f9 fdb5 	bl	8001c9c <BSP_LCD_SetTextColor>
					BSP_LCD_FillRect(90, 20, 60, 60);
 8008132:	233c      	movs	r3, #60	; 0x3c
 8008134:	223c      	movs	r2, #60	; 0x3c
 8008136:	2114      	movs	r1, #20
 8008138:	205a      	movs	r0, #90	; 0x5a
 800813a:	f7fa f873 	bl	8002224 <BSP_LCD_FillRect>
					BSP_LCD_DisplayChar(100, 30, 50);
 800813e:	2232      	movs	r2, #50	; 0x32
 8008140:	211e      	movs	r1, #30
 8008142:	2064      	movs	r0, #100	; 0x64
 8008144:	f7f9 fe68 	bl	8001e18 <BSP_LCD_DisplayChar>
					BSP_LCD_FillRect(160, 20, 60, 60);
 8008148:	233c      	movs	r3, #60	; 0x3c
 800814a:	223c      	movs	r2, #60	; 0x3c
 800814c:	2114      	movs	r1, #20
 800814e:	20a0      	movs	r0, #160	; 0xa0
 8008150:	f7fa f868 	bl	8002224 <BSP_LCD_FillRect>
					BSP_LCD_DisplayChar(170, 30, 51);
 8008154:	2233      	movs	r2, #51	; 0x33
 8008156:	211e      	movs	r1, #30
 8008158:	20aa      	movs	r0, #170	; 0xaa
 800815a:	f7f9 fe5d 	bl	8001e18 <BSP_LCD_DisplayChar>
					break;
 800815e:	e063      	b.n	8008228 <main+0x47c>
					BSP_LCD_Clear(LCD_COLOR_WHITE);
 8008160:	f04f 30ff 	mov.w	r0, #4294967295
 8008164:	f7f9 fdcc 	bl	8001d00 <BSP_LCD_Clear>
					BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8008168:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800816c:	f7f9 fd96 	bl	8001c9c <BSP_LCD_SetTextColor>
					BSP_LCD_FillRect(20, 20, 60, 60);
 8008170:	233c      	movs	r3, #60	; 0x3c
 8008172:	223c      	movs	r2, #60	; 0x3c
 8008174:	2114      	movs	r1, #20
 8008176:	2014      	movs	r0, #20
 8008178:	f7fa f854 	bl	8002224 <BSP_LCD_FillRect>
					BSP_LCD_DisplayChar(30, 30, 49);
 800817c:	2231      	movs	r2, #49	; 0x31
 800817e:	211e      	movs	r1, #30
 8008180:	201e      	movs	r0, #30
 8008182:	f7f9 fe49 	bl	8001e18 <BSP_LCD_DisplayChar>
					BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8008186:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 800818a:	f7f9 fd87 	bl	8001c9c <BSP_LCD_SetTextColor>
					BSP_LCD_FillRect(90, 20, 60, 60);
 800818e:	233c      	movs	r3, #60	; 0x3c
 8008190:	223c      	movs	r2, #60	; 0x3c
 8008192:	2114      	movs	r1, #20
 8008194:	205a      	movs	r0, #90	; 0x5a
 8008196:	f7fa f845 	bl	8002224 <BSP_LCD_FillRect>
					BSP_LCD_DisplayChar(100, 30, 50);
 800819a:	2232      	movs	r2, #50	; 0x32
 800819c:	211e      	movs	r1, #30
 800819e:	2064      	movs	r0, #100	; 0x64
 80081a0:	f7f9 fe3a 	bl	8001e18 <BSP_LCD_DisplayChar>
					BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80081a4:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80081a8:	f7f9 fd78 	bl	8001c9c <BSP_LCD_SetTextColor>
					BSP_LCD_FillRect(160, 20, 60, 60);
 80081ac:	233c      	movs	r3, #60	; 0x3c
 80081ae:	223c      	movs	r2, #60	; 0x3c
 80081b0:	2114      	movs	r1, #20
 80081b2:	20a0      	movs	r0, #160	; 0xa0
 80081b4:	f7fa f836 	bl	8002224 <BSP_LCD_FillRect>
					BSP_LCD_DisplayChar(170, 30, 51);
 80081b8:	2233      	movs	r2, #51	; 0x33
 80081ba:	211e      	movs	r1, #30
 80081bc:	20aa      	movs	r0, #170	; 0xaa
 80081be:	f7f9 fe2b 	bl	8001e18 <BSP_LCD_DisplayChar>
					break;
 80081c2:	e031      	b.n	8008228 <main+0x47c>
					BSP_LCD_Clear(LCD_COLOR_WHITE);
 80081c4:	f04f 30ff 	mov.w	r0, #4294967295
 80081c8:	f7f9 fd9a 	bl	8001d00 <BSP_LCD_Clear>
					BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80081cc:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80081d0:	f7f9 fd64 	bl	8001c9c <BSP_LCD_SetTextColor>
					BSP_LCD_FillRect(20, 20, 60, 60);
 80081d4:	233c      	movs	r3, #60	; 0x3c
 80081d6:	223c      	movs	r2, #60	; 0x3c
 80081d8:	2114      	movs	r1, #20
 80081da:	2014      	movs	r0, #20
 80081dc:	f7fa f822 	bl	8002224 <BSP_LCD_FillRect>
					BSP_LCD_DisplayChar(30, 30, 49);
 80081e0:	2231      	movs	r2, #49	; 0x31
 80081e2:	211e      	movs	r1, #30
 80081e4:	201e      	movs	r0, #30
 80081e6:	f7f9 fe17 	bl	8001e18 <BSP_LCD_DisplayChar>
					BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80081ea:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80081ee:	f7f9 fd55 	bl	8001c9c <BSP_LCD_SetTextColor>
					BSP_LCD_FillRect(90, 20, 60, 60);
 80081f2:	233c      	movs	r3, #60	; 0x3c
 80081f4:	223c      	movs	r2, #60	; 0x3c
 80081f6:	2114      	movs	r1, #20
 80081f8:	205a      	movs	r0, #90	; 0x5a
 80081fa:	f7fa f813 	bl	8002224 <BSP_LCD_FillRect>
					BSP_LCD_DisplayChar(100, 30, 50);
 80081fe:	2232      	movs	r2, #50	; 0x32
 8008200:	211e      	movs	r1, #30
 8008202:	2064      	movs	r0, #100	; 0x64
 8008204:	f7f9 fe08 	bl	8001e18 <BSP_LCD_DisplayChar>
					BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8008208:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 800820c:	f7f9 fd46 	bl	8001c9c <BSP_LCD_SetTextColor>
					BSP_LCD_FillRect(160, 20, 60, 60);
 8008210:	233c      	movs	r3, #60	; 0x3c
 8008212:	223c      	movs	r2, #60	; 0x3c
 8008214:	2114      	movs	r1, #20
 8008216:	20a0      	movs	r0, #160	; 0xa0
 8008218:	f7fa f804 	bl	8002224 <BSP_LCD_FillRect>
					BSP_LCD_DisplayChar(170, 30, 51);
 800821c:	2233      	movs	r2, #51	; 0x33
 800821e:	211e      	movs	r1, #30
 8008220:	20aa      	movs	r0, #170	; 0xaa
 8008222:	f7f9 fdf9 	bl	8001e18 <BSP_LCD_DisplayChar>
					break;
 8008226:	bf00      	nop
				}

				ZmienionoStanPoziomow = 0;
 8008228:	4b22      	ldr	r3, [pc, #136]	; (80082b4 <main+0x508>)
 800822a:	2200      	movs	r2, #0
 800822c:	701a      	strb	r2, [r3, #0]
 800822e:	e31d      	b.n	800886c <main+0xac0>
			}

		}
		else if (StanGry == Gra)
 8008230:	4b21      	ldr	r3, [pc, #132]	; (80082b8 <main+0x50c>)
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	b2db      	uxtb	r3, r3
 8008236:	2b01      	cmp	r3, #1
 8008238:	f040 8318 	bne.w	800886c <main+0xac0>
		{
			if (WybranyPoziom == 0 && RozpoczetoNowaGre == 1)
 800823c:	4b1f      	ldr	r3, [pc, #124]	; (80082bc <main+0x510>)
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	b2db      	uxtb	r3, r3
 8008242:	2b00      	cmp	r3, #0
 8008244:	f040 82fe 	bne.w	8008844 <main+0xa98>
 8008248:	4b1d      	ldr	r3, [pc, #116]	; (80082c0 <main+0x514>)
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	b2db      	uxtb	r3, r3
 800824e:	2b01      	cmp	r3, #1
 8008250:	f040 82f8 	bne.w	8008844 <main+0xa98>
			{
				BSP_LCD_Clear(LCD_COLOR_BLACK);
 8008254:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8008258:	f7f9 fd52 	bl	8001d00 <BSP_LCD_Clear>

				for (int i = 1; i < 1780; i++)
 800825c:	2301      	movs	r3, #1
 800825e:	60fb      	str	r3, [r7, #12]
 8008260:	e2ae      	b.n	80087c0 <main+0xa14>
				{
					for (int j = -6; j < 7; j++)
 8008262:	f06f 0305 	mvn.w	r3, #5
 8008266:	60bb      	str	r3, [r7, #8]
 8008268:	e2a3      	b.n	80087b2 <main+0xa06>
					{
						if (i < 1778)
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f240 62f1 	movw	r2, #1777	; 0x6f1
 8008270:	4293      	cmp	r3, r2
 8008272:	f300 829b 	bgt.w	80087ac <main+0xa00>
						{
							if (Sciezka1[i].X != Sciezka1[i + 1].X)
 8008276:	4a13      	ldr	r2, [pc, #76]	; (80082c4 <main+0x518>)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	3301      	adds	r3, #1
 8008282:	4910      	ldr	r1, [pc, #64]	; (80082c4 <main+0x518>)
 8008284:	f831 3023 	ldrh.w	r3, [r1, r3, lsl #2]
 8008288:	429a      	cmp	r2, r3
 800828a:	d01d      	beq.n	80082c8 <main+0x51c>
								BSP_LCD_DrawPixel(Sciezka1[i].X, Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 800828c:	4a0d      	ldr	r2, [pc, #52]	; (80082c4 <main+0x518>)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f832 0023 	ldrh.w	r0, [r2, r3, lsl #2]
 8008294:	4a0b      	ldr	r2, [pc, #44]	; (80082c4 <main+0x518>)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4413      	add	r3, r2
 800829c:	885a      	ldrh	r2, [r3, #2]
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	4413      	add	r3, r2
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	f04f 32ff 	mov.w	r2, #4294967295
 80082aa:	4619      	mov	r1, r3
 80082ac:	f7fa f99a 	bl	80025e4 <BSP_LCD_DrawPixel>
 80082b0:	e01c      	b.n	80082ec <main+0x540>
 80082b2:	bf00      	nop
 80082b4:	20000592 	.word	0x20000592
 80082b8:	20000605 	.word	0x20000605
 80082bc:	2000061a 	.word	0x2000061a
 80082c0:	200005fc 	.word	0x200005fc
 80082c4:	080a304c 	.word	0x080a304c
							else
								BSP_LCD_DrawPixel(Sciezka1[i].X + j, Sciezka1[i].Y, LCD_COLOR_WHITE);
 80082c8:	4a9f      	ldr	r2, [pc, #636]	; (8008548 <main+0x79c>)
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	4413      	add	r3, r2
 80082d6:	b298      	uxth	r0, r3
 80082d8:	4a9b      	ldr	r2, [pc, #620]	; (8008548 <main+0x79c>)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	4413      	add	r3, r2
 80082e0:	885b      	ldrh	r3, [r3, #2]
 80082e2:	f04f 32ff 	mov.w	r2, #4294967295
 80082e6:	4619      	mov	r1, r3
 80082e8:	f7fa f97c 	bl	80025e4 <BSP_LCD_DrawPixel>

							if (Sciezka1[i - 1].X != Sciezka1[i].X && Sciezka1[i].X == Sciezka1[i + 1].X)
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	3b01      	subs	r3, #1
 80082f0:	4a95      	ldr	r2, [pc, #596]	; (8008548 <main+0x79c>)
 80082f2:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80082f6:	4994      	ldr	r1, [pc, #592]	; (8008548 <main+0x79c>)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f831 3023 	ldrh.w	r3, [r1, r3, lsl #2]
 80082fe:	429a      	cmp	r2, r3
 8008300:	f000 8124 	beq.w	800854c <main+0x7a0>
 8008304:	4a90      	ldr	r2, [pc, #576]	; (8008548 <main+0x79c>)
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	3301      	adds	r3, #1
 8008310:	498d      	ldr	r1, [pc, #564]	; (8008548 <main+0x79c>)
 8008312:	f831 3023 	ldrh.w	r3, [r1, r3, lsl #2]
 8008316:	429a      	cmp	r2, r3
 8008318:	f040 8118 	bne.w	800854c <main+0x7a0>
							{
								BSP_LCD_DrawPixel(Sciezka1[i].X, Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 800831c:	4a8a      	ldr	r2, [pc, #552]	; (8008548 <main+0x79c>)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	f832 0023 	ldrh.w	r0, [r2, r3, lsl #2]
 8008324:	4a88      	ldr	r2, [pc, #544]	; (8008548 <main+0x79c>)
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	4413      	add	r3, r2
 800832c:	885a      	ldrh	r2, [r3, #2]
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	b29b      	uxth	r3, r3
 8008332:	4413      	add	r3, r2
 8008334:	b29b      	uxth	r3, r3
 8008336:	f04f 32ff 	mov.w	r2, #4294967295
 800833a:	4619      	mov	r1, r3
 800833c:	f7fa f952 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + 1,
 8008340:	4a81      	ldr	r2, [pc, #516]	; (8008548 <main+0x79c>)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8008348:	3301      	adds	r3, #1
 800834a:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 800834c:	4a7e      	ldr	r2, [pc, #504]	; (8008548 <main+0x79c>)
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4413      	add	r3, r2
 8008354:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + 1,
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	b29b      	uxth	r3, r3
 800835a:	4413      	add	r3, r2
 800835c:	b29b      	uxth	r3, r3
 800835e:	f04f 32ff 	mov.w	r2, #4294967295
 8008362:	4619      	mov	r1, r3
 8008364:	f7fa f93e 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + 2,
 8008368:	4a77      	ldr	r2, [pc, #476]	; (8008548 <main+0x79c>)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8008370:	3302      	adds	r3, #2
 8008372:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 8008374:	4a74      	ldr	r2, [pc, #464]	; (8008548 <main+0x79c>)
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	4413      	add	r3, r2
 800837c:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + 2,
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	b29b      	uxth	r3, r3
 8008382:	4413      	add	r3, r2
 8008384:	b29b      	uxth	r3, r3
 8008386:	f04f 32ff 	mov.w	r2, #4294967295
 800838a:	4619      	mov	r1, r3
 800838c:	f7fa f92a 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + 3,
 8008390:	4a6d      	ldr	r2, [pc, #436]	; (8008548 <main+0x79c>)
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8008398:	3303      	adds	r3, #3
 800839a:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 800839c:	4a6a      	ldr	r2, [pc, #424]	; (8008548 <main+0x79c>)
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + 3,
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	b29b      	uxth	r3, r3
 80083aa:	4413      	add	r3, r2
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	f04f 32ff 	mov.w	r2, #4294967295
 80083b2:	4619      	mov	r1, r3
 80083b4:	f7fa f916 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + 4,
 80083b8:	4a63      	ldr	r2, [pc, #396]	; (8008548 <main+0x79c>)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80083c0:	3304      	adds	r3, #4
 80083c2:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 80083c4:	4a60      	ldr	r2, [pc, #384]	; (8008548 <main+0x79c>)
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	4413      	add	r3, r2
 80083cc:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + 4,
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	4413      	add	r3, r2
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	f04f 32ff 	mov.w	r2, #4294967295
 80083da:	4619      	mov	r1, r3
 80083dc:	f7fa f902 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + 5,
 80083e0:	4a59      	ldr	r2, [pc, #356]	; (8008548 <main+0x79c>)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80083e8:	3305      	adds	r3, #5
 80083ea:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 80083ec:	4a56      	ldr	r2, [pc, #344]	; (8008548 <main+0x79c>)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	4413      	add	r3, r2
 80083f4:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + 5,
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	4413      	add	r3, r2
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008402:	4619      	mov	r1, r3
 8008404:	f7fa f8ee 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + 6,
 8008408:	4a4f      	ldr	r2, [pc, #316]	; (8008548 <main+0x79c>)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8008410:	3306      	adds	r3, #6
 8008412:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 8008414:	4a4c      	ldr	r2, [pc, #304]	; (8008548 <main+0x79c>)
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	009b      	lsls	r3, r3, #2
 800841a:	4413      	add	r3, r2
 800841c:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + 6,
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	b29b      	uxth	r3, r3
 8008422:	4413      	add	r3, r2
 8008424:	b29b      	uxth	r3, r3
 8008426:	f04f 32ff 	mov.w	r2, #4294967295
 800842a:	4619      	mov	r1, r3
 800842c:	f7fa f8da 	bl	80025e4 <BSP_LCD_DrawPixel>

								BSP_LCD_DrawPixel(Sciezka1[i].X, Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 8008430:	4a45      	ldr	r2, [pc, #276]	; (8008548 <main+0x79c>)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f832 0023 	ldrh.w	r0, [r2, r3, lsl #2]
 8008438:	4a43      	ldr	r2, [pc, #268]	; (8008548 <main+0x79c>)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	4413      	add	r3, r2
 8008440:	885a      	ldrh	r2, [r3, #2]
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	b29b      	uxth	r3, r3
 8008446:	4413      	add	r3, r2
 8008448:	b29b      	uxth	r3, r3
 800844a:	f04f 32ff 	mov.w	r2, #4294967295
 800844e:	4619      	mov	r1, r3
 8008450:	f7fa f8c8 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X - 1, Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 8008454:	4a3c      	ldr	r2, [pc, #240]	; (8008548 <main+0x79c>)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800845c:	3b01      	subs	r3, #1
 800845e:	b298      	uxth	r0, r3
 8008460:	4a39      	ldr	r2, [pc, #228]	; (8008548 <main+0x79c>)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	4413      	add	r3, r2
 8008468:	885a      	ldrh	r2, [r3, #2]
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	b29b      	uxth	r3, r3
 800846e:	4413      	add	r3, r2
 8008470:	b29b      	uxth	r3, r3
 8008472:	f04f 32ff 	mov.w	r2, #4294967295
 8008476:	4619      	mov	r1, r3
 8008478:	f7fa f8b4 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X - 2,
 800847c:	4a32      	ldr	r2, [pc, #200]	; (8008548 <main+0x79c>)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8008484:	3b02      	subs	r3, #2
 8008486:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 8008488:	4a2f      	ldr	r2, [pc, #188]	; (8008548 <main+0x79c>)
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	4413      	add	r3, r2
 8008490:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X - 2,
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	b29b      	uxth	r3, r3
 8008496:	4413      	add	r3, r2
 8008498:	b29b      	uxth	r3, r3
 800849a:	f04f 32ff 	mov.w	r2, #4294967295
 800849e:	4619      	mov	r1, r3
 80084a0:	f7fa f8a0 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X - 3,
 80084a4:	4a28      	ldr	r2, [pc, #160]	; (8008548 <main+0x79c>)
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80084ac:	3b03      	subs	r3, #3
 80084ae:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 80084b0:	4a25      	ldr	r2, [pc, #148]	; (8008548 <main+0x79c>)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	4413      	add	r3, r2
 80084b8:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X - 3,
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	b29b      	uxth	r3, r3
 80084be:	4413      	add	r3, r2
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	f04f 32ff 	mov.w	r2, #4294967295
 80084c6:	4619      	mov	r1, r3
 80084c8:	f7fa f88c 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X - 4,
 80084cc:	4a1e      	ldr	r2, [pc, #120]	; (8008548 <main+0x79c>)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80084d4:	3b04      	subs	r3, #4
 80084d6:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 80084d8:	4a1b      	ldr	r2, [pc, #108]	; (8008548 <main+0x79c>)
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	009b      	lsls	r3, r3, #2
 80084de:	4413      	add	r3, r2
 80084e0:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X - 4,
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	4413      	add	r3, r2
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	f04f 32ff 	mov.w	r2, #4294967295
 80084ee:	4619      	mov	r1, r3
 80084f0:	f7fa f878 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X - 5,
 80084f4:	4a14      	ldr	r2, [pc, #80]	; (8008548 <main+0x79c>)
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80084fc:	3b05      	subs	r3, #5
 80084fe:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 8008500:	4a11      	ldr	r2, [pc, #68]	; (8008548 <main+0x79c>)
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	4413      	add	r3, r2
 8008508:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X - 5,
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	b29b      	uxth	r3, r3
 800850e:	4413      	add	r3, r2
 8008510:	b29b      	uxth	r3, r3
 8008512:	f04f 32ff 	mov.w	r2, #4294967295
 8008516:	4619      	mov	r1, r3
 8008518:	f7fa f864 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X - 6,
 800851c:	4a0a      	ldr	r2, [pc, #40]	; (8008548 <main+0x79c>)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8008524:	3b06      	subs	r3, #6
 8008526:	b298      	uxth	r0, r3
										Sciezka1[i].Y + j, LCD_COLOR_WHITE);
 8008528:	4a07      	ldr	r2, [pc, #28]	; (8008548 <main+0x79c>)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	4413      	add	r3, r2
 8008530:	885a      	ldrh	r2, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X - 6,
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	b29b      	uxth	r3, r3
 8008536:	4413      	add	r3, r2
 8008538:	b29b      	uxth	r3, r3
 800853a:	f04f 32ff 	mov.w	r2, #4294967295
 800853e:	4619      	mov	r1, r3
 8008540:	f7fa f850 	bl	80025e4 <BSP_LCD_DrawPixel>
 8008544:	e132      	b.n	80087ac <main+0xa00>
 8008546:	bf00      	nop
 8008548:	080a304c 	.word	0x080a304c

							}
							else if (Sciezka1[i - 1].Y != Sciezka1[i].Y && Sciezka1[i].Y == Sciezka1[i + 1].Y)
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	3b01      	subs	r3, #1
 8008550:	4aae      	ldr	r2, [pc, #696]	; (800880c <main+0xa60>)
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	4413      	add	r3, r2
 8008556:	885a      	ldrh	r2, [r3, #2]
 8008558:	49ac      	ldr	r1, [pc, #688]	; (800880c <main+0xa60>)
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	009b      	lsls	r3, r3, #2
 800855e:	440b      	add	r3, r1
 8008560:	885b      	ldrh	r3, [r3, #2]
 8008562:	429a      	cmp	r2, r3
 8008564:	f000 8122 	beq.w	80087ac <main+0xa00>
 8008568:	4aa8      	ldr	r2, [pc, #672]	; (800880c <main+0xa60>)
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	4413      	add	r3, r2
 8008570:	885a      	ldrh	r2, [r3, #2]
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	3301      	adds	r3, #1
 8008576:	49a5      	ldr	r1, [pc, #660]	; (800880c <main+0xa60>)
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	440b      	add	r3, r1
 800857c:	885b      	ldrh	r3, [r3, #2]
 800857e:	429a      	cmp	r2, r3
 8008580:	f040 8114 	bne.w	80087ac <main+0xa00>
							{
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008584:	4aa1      	ldr	r2, [pc, #644]	; (800880c <main+0xa60>)
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	b29b      	uxth	r3, r3
 8008590:	4413      	add	r3, r2
 8008592:	b298      	uxth	r0, r3
 8008594:	4a9d      	ldr	r2, [pc, #628]	; (800880c <main+0xa60>)
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	4413      	add	r3, r2
 800859c:	885b      	ldrh	r3, [r3, #2]
 800859e:	f04f 32ff 	mov.w	r2, #4294967295
 80085a2:	4619      	mov	r1, r3
 80085a4:	f7fa f81e 	bl	80025e4 <BSP_LCD_DrawPixel>
										Sciezka1[i].Y, LCD_COLOR_WHITE);
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 80085a8:	4a98      	ldr	r2, [pc, #608]	; (800880c <main+0xa60>)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	4413      	add	r3, r2
 80085b6:	b298      	uxth	r0, r3
										Sciezka1[i].Y + 1, LCD_COLOR_WHITE);
 80085b8:	4a94      	ldr	r2, [pc, #592]	; (800880c <main+0xa60>)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	4413      	add	r3, r2
 80085c0:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 80085c2:	3301      	adds	r3, #1
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	f04f 32ff 	mov.w	r2, #4294967295
 80085ca:	4619      	mov	r1, r3
 80085cc:	f7fa f80a 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 80085d0:	4a8e      	ldr	r2, [pc, #568]	; (800880c <main+0xa60>)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	b29b      	uxth	r3, r3
 80085dc:	4413      	add	r3, r2
 80085de:	b298      	uxth	r0, r3
										Sciezka1[i].Y + 2, LCD_COLOR_WHITE);
 80085e0:	4a8a      	ldr	r2, [pc, #552]	; (800880c <main+0xa60>)
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	4413      	add	r3, r2
 80085e8:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 80085ea:	3302      	adds	r3, #2
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	f04f 32ff 	mov.w	r2, #4294967295
 80085f2:	4619      	mov	r1, r3
 80085f4:	f7f9 fff6 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 80085f8:	4a84      	ldr	r2, [pc, #528]	; (800880c <main+0xa60>)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	b29b      	uxth	r3, r3
 8008604:	4413      	add	r3, r2
 8008606:	b298      	uxth	r0, r3
										Sciezka1[i].Y + 3, LCD_COLOR_WHITE);
 8008608:	4a80      	ldr	r2, [pc, #512]	; (800880c <main+0xa60>)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	4413      	add	r3, r2
 8008610:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008612:	3303      	adds	r3, #3
 8008614:	b29b      	uxth	r3, r3
 8008616:	f04f 32ff 	mov.w	r2, #4294967295
 800861a:	4619      	mov	r1, r3
 800861c:	f7f9 ffe2 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008620:	4a7a      	ldr	r2, [pc, #488]	; (800880c <main+0xa60>)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	b29b      	uxth	r3, r3
 800862c:	4413      	add	r3, r2
 800862e:	b298      	uxth	r0, r3
										Sciezka1[i].Y + 4, LCD_COLOR_WHITE);
 8008630:	4a76      	ldr	r2, [pc, #472]	; (800880c <main+0xa60>)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	4413      	add	r3, r2
 8008638:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 800863a:	3304      	adds	r3, #4
 800863c:	b29b      	uxth	r3, r3
 800863e:	f04f 32ff 	mov.w	r2, #4294967295
 8008642:	4619      	mov	r1, r3
 8008644:	f7f9 ffce 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008648:	4a70      	ldr	r2, [pc, #448]	; (800880c <main+0xa60>)
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	b29b      	uxth	r3, r3
 8008654:	4413      	add	r3, r2
 8008656:	b298      	uxth	r0, r3
										Sciezka1[i].Y + 5, LCD_COLOR_WHITE);
 8008658:	4a6c      	ldr	r2, [pc, #432]	; (800880c <main+0xa60>)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	4413      	add	r3, r2
 8008660:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008662:	3305      	adds	r3, #5
 8008664:	b29b      	uxth	r3, r3
 8008666:	f04f 32ff 	mov.w	r2, #4294967295
 800866a:	4619      	mov	r1, r3
 800866c:	f7f9 ffba 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008670:	4a66      	ldr	r2, [pc, #408]	; (800880c <main+0xa60>)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	b29b      	uxth	r3, r3
 800867c:	4413      	add	r3, r2
 800867e:	b298      	uxth	r0, r3
										Sciezka1[i].Y + 6, LCD_COLOR_WHITE);
 8008680:	4a62      	ldr	r2, [pc, #392]	; (800880c <main+0xa60>)
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	009b      	lsls	r3, r3, #2
 8008686:	4413      	add	r3, r2
 8008688:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 800868a:	3306      	adds	r3, #6
 800868c:	b29b      	uxth	r3, r3
 800868e:	f04f 32ff 	mov.w	r2, #4294967295
 8008692:	4619      	mov	r1, r3
 8008694:	f7f9 ffa6 	bl	80025e4 <BSP_LCD_DrawPixel>

								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008698:	4a5c      	ldr	r2, [pc, #368]	; (800880c <main+0xa60>)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	b29b      	uxth	r3, r3
 80086a4:	4413      	add	r3, r2
 80086a6:	b298      	uxth	r0, r3
 80086a8:	4a58      	ldr	r2, [pc, #352]	; (800880c <main+0xa60>)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	4413      	add	r3, r2
 80086b0:	885b      	ldrh	r3, [r3, #2]
 80086b2:	f04f 32ff 	mov.w	r2, #4294967295
 80086b6:	4619      	mov	r1, r3
 80086b8:	f7f9 ff94 	bl	80025e4 <BSP_LCD_DrawPixel>
										Sciezka1[i].Y, LCD_COLOR_WHITE);
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 80086bc:	4a53      	ldr	r2, [pc, #332]	; (800880c <main+0xa60>)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	4413      	add	r3, r2
 80086ca:	b298      	uxth	r0, r3
										Sciezka1[i].Y - 1, LCD_COLOR_WHITE);
 80086cc:	4a4f      	ldr	r2, [pc, #316]	; (800880c <main+0xa60>)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	009b      	lsls	r3, r3, #2
 80086d2:	4413      	add	r3, r2
 80086d4:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 80086d6:	3b01      	subs	r3, #1
 80086d8:	b29b      	uxth	r3, r3
 80086da:	f04f 32ff 	mov.w	r2, #4294967295
 80086de:	4619      	mov	r1, r3
 80086e0:	f7f9 ff80 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 80086e4:	4a49      	ldr	r2, [pc, #292]	; (800880c <main+0xa60>)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	4413      	add	r3, r2
 80086f2:	b298      	uxth	r0, r3
										Sciezka1[i].Y - 2, LCD_COLOR_WHITE);
 80086f4:	4a45      	ldr	r2, [pc, #276]	; (800880c <main+0xa60>)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	4413      	add	r3, r2
 80086fc:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 80086fe:	3b02      	subs	r3, #2
 8008700:	b29b      	uxth	r3, r3
 8008702:	f04f 32ff 	mov.w	r2, #4294967295
 8008706:	4619      	mov	r1, r3
 8008708:	f7f9 ff6c 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 800870c:	4a3f      	ldr	r2, [pc, #252]	; (800880c <main+0xa60>)
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	b29b      	uxth	r3, r3
 8008718:	4413      	add	r3, r2
 800871a:	b298      	uxth	r0, r3
										Sciezka1[i].Y - 3, LCD_COLOR_WHITE);
 800871c:	4a3b      	ldr	r2, [pc, #236]	; (800880c <main+0xa60>)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	009b      	lsls	r3, r3, #2
 8008722:	4413      	add	r3, r2
 8008724:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008726:	3b03      	subs	r3, #3
 8008728:	b29b      	uxth	r3, r3
 800872a:	f04f 32ff 	mov.w	r2, #4294967295
 800872e:	4619      	mov	r1, r3
 8008730:	f7f9 ff58 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008734:	4a35      	ldr	r2, [pc, #212]	; (800880c <main+0xa60>)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	b29b      	uxth	r3, r3
 8008740:	4413      	add	r3, r2
 8008742:	b298      	uxth	r0, r3
										Sciezka1[i].Y - 4, LCD_COLOR_WHITE);
 8008744:	4a31      	ldr	r2, [pc, #196]	; (800880c <main+0xa60>)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	4413      	add	r3, r2
 800874c:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 800874e:	3b04      	subs	r3, #4
 8008750:	b29b      	uxth	r3, r3
 8008752:	f04f 32ff 	mov.w	r2, #4294967295
 8008756:	4619      	mov	r1, r3
 8008758:	f7f9 ff44 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 800875c:	4a2b      	ldr	r2, [pc, #172]	; (800880c <main+0xa60>)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	b29b      	uxth	r3, r3
 8008768:	4413      	add	r3, r2
 800876a:	b298      	uxth	r0, r3
										Sciezka1[i].Y - 5, LCD_COLOR_WHITE);
 800876c:	4a27      	ldr	r2, [pc, #156]	; (800880c <main+0xa60>)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	4413      	add	r3, r2
 8008774:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008776:	3b05      	subs	r3, #5
 8008778:	b29b      	uxth	r3, r3
 800877a:	f04f 32ff 	mov.w	r2, #4294967295
 800877e:	4619      	mov	r1, r3
 8008780:	f7f9 ff30 	bl	80025e4 <BSP_LCD_DrawPixel>
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 8008784:	4a21      	ldr	r2, [pc, #132]	; (800880c <main+0xa60>)
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	b29b      	uxth	r3, r3
 8008790:	4413      	add	r3, r2
 8008792:	b298      	uxth	r0, r3
										Sciezka1[i].Y - 6, LCD_COLOR_WHITE);
 8008794:	4a1d      	ldr	r2, [pc, #116]	; (800880c <main+0xa60>)
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	4413      	add	r3, r2
 800879c:	885b      	ldrh	r3, [r3, #2]
								BSP_LCD_DrawPixel(Sciezka1[i].X + j,
 800879e:	3b06      	subs	r3, #6
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	f04f 32ff 	mov.w	r2, #4294967295
 80087a6:	4619      	mov	r1, r3
 80087a8:	f7f9 ff1c 	bl	80025e4 <BSP_LCD_DrawPixel>
					for (int j = -6; j < 7; j++)
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	3301      	adds	r3, #1
 80087b0:	60bb      	str	r3, [r7, #8]
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	2b06      	cmp	r3, #6
 80087b6:	f77f ad58 	ble.w	800826a <main+0x4be>
				for (int i = 1; i < 1780; i++)
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	3301      	adds	r3, #1
 80087be:	60fb      	str	r3, [r7, #12]
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f240 62f3 	movw	r2, #1779	; 0x6f3
 80087c6:	4293      	cmp	r3, r2
 80087c8:	f77f ad4b 	ble.w	8008262 <main+0x4b6>

					}
				}
				//BSP_LCD_DrawBitmap(0, 0, (uint8_t*) image_data_mapa1);

				PozycjaNaSciezce = 0;
 80087cc:	4b10      	ldr	r3, [pc, #64]	; (8008810 <main+0xa64>)
 80087ce:	2200      	movs	r2, #0
 80087d0:	601a      	str	r2, [r3, #0]

				BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80087d2:	4810      	ldr	r0, [pc, #64]	; (8008814 <main+0xa68>)
 80087d4:	f7f9 fa62 	bl	8001c9c <BSP_LCD_SetTextColor>

				BSP_LCD_FillCircle(Sciezka1[PozycjaNaSciezce].X, Sciezka1[PozycjaNaSciezce].Y, 5);
 80087d8:	4b0d      	ldr	r3, [pc, #52]	; (8008810 <main+0xa64>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a0b      	ldr	r2, [pc, #44]	; (800880c <main+0xa60>)
 80087de:	f832 0023 	ldrh.w	r0, [r2, r3, lsl #2]
 80087e2:	4b0b      	ldr	r3, [pc, #44]	; (8008810 <main+0xa64>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a09      	ldr	r2, [pc, #36]	; (800880c <main+0xa60>)
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	4413      	add	r3, r2
 80087ec:	885b      	ldrh	r3, [r3, #2]
 80087ee:	2205      	movs	r2, #5
 80087f0:	4619      	mov	r1, r3
 80087f2:	f7f9 fd71 	bl	80022d8 <BSP_LCD_FillCircle>

				X = Sciezka1[PozycjaNaSciezce].X;
 80087f6:	4b06      	ldr	r3, [pc, #24]	; (8008810 <main+0xa64>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a04      	ldr	r2, [pc, #16]	; (800880c <main+0xa60>)
 80087fc:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8008800:	4b05      	ldr	r3, [pc, #20]	; (8008818 <main+0xa6c>)
 8008802:	801a      	strh	r2, [r3, #0]
				Y = Sciezka1[PozycjaNaSciezce].Y;
 8008804:	4b02      	ldr	r3, [pc, #8]	; (8008810 <main+0xa64>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	e008      	b.n	800881c <main+0xa70>
 800880a:	bf00      	nop
 800880c:	080a304c 	.word	0x080a304c
 8008810:	200005b4 	.word	0x200005b4
 8008814:	ffff0000 	.word	0xffff0000
 8008818:	20000628 	.word	0x20000628
 800881c:	4a33      	ldr	r2, [pc, #204]	; (80088ec <main+0xb40>)
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	4413      	add	r3, r2
 8008822:	885a      	ldrh	r2, [r3, #2]
 8008824:	4b32      	ldr	r3, [pc, #200]	; (80088f0 <main+0xb44>)
 8008826:	801a      	strh	r2, [r3, #0]

				PoprzednieX = X;
 8008828:	4b32      	ldr	r3, [pc, #200]	; (80088f4 <main+0xb48>)
 800882a:	881b      	ldrh	r3, [r3, #0]
 800882c:	b29a      	uxth	r2, r3
 800882e:	4b32      	ldr	r3, [pc, #200]	; (80088f8 <main+0xb4c>)
 8008830:	801a      	strh	r2, [r3, #0]
				PoprzednieY = Y;
 8008832:	4b2f      	ldr	r3, [pc, #188]	; (80088f0 <main+0xb44>)
 8008834:	881b      	ldrh	r3, [r3, #0]
 8008836:	b29a      	uxth	r2, r3
 8008838:	4b30      	ldr	r3, [pc, #192]	; (80088fc <main+0xb50>)
 800883a:	801a      	strh	r2, [r3, #0]

				RozpoczetoNowaGre = 0;
 800883c:	4b30      	ldr	r3, [pc, #192]	; (8008900 <main+0xb54>)
 800883e:	2200      	movs	r2, #0
 8008840:	701a      	strb	r2, [r3, #0]
 8008842:	e011      	b.n	8008868 <main+0xabc>

			}
			else if (WybranyPoziom == 1 && RozpoczetoNowaGre == 1)
 8008844:	4b2f      	ldr	r3, [pc, #188]	; (8008904 <main+0xb58>)
 8008846:	781b      	ldrb	r3, [r3, #0]
 8008848:	b2db      	uxtb	r3, r3
 800884a:	2b01      	cmp	r3, #1
 800884c:	d10c      	bne.n	8008868 <main+0xabc>
 800884e:	4b2c      	ldr	r3, [pc, #176]	; (8008900 <main+0xb54>)
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	b2db      	uxtb	r3, r3
 8008854:	2b01      	cmp	r3, #1
 8008856:	d107      	bne.n	8008868 <main+0xabc>
			{

				BSP_LCD_DrawBitmap(0, 0, (uint8_t*) image_data_mapa2);
 8008858:	4a2b      	ldr	r2, [pc, #172]	; (8008908 <main+0xb5c>)
 800885a:	2100      	movs	r1, #0
 800885c:	2000      	movs	r0, #0
 800885e:	f7f9 fc4d 	bl	80020fc <BSP_LCD_DrawBitmap>

				RozpoczetoNowaGre = 0;
 8008862:	4b27      	ldr	r3, [pc, #156]	; (8008900 <main+0xb54>)
 8008864:	2200      	movs	r2, #0
 8008866:	701a      	strb	r2, [r3, #0]
			}

			if (WybranyPoziom == 0)
 8008868:	4b26      	ldr	r3, [pc, #152]	; (8008904 <main+0xb58>)
 800886a:	781b      	ldrb	r3, [r3, #0]

		}

		//Koniec petli gry****************************

		printf("Angle X: %li\n\r", AngleX);
 800886c:	4b27      	ldr	r3, [pc, #156]	; (800890c <main+0xb60>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4619      	mov	r1, r3
 8008872:	4827      	ldr	r0, [pc, #156]	; (8008910 <main+0xb64>)
 8008874:	f001 fee8 	bl	800a648 <iprintf>
		printf("Angle Y: %li\n\r", AngleY);
 8008878:	4b26      	ldr	r3, [pc, #152]	; (8008914 <main+0xb68>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4619      	mov	r1, r3
 800887e:	4826      	ldr	r0, [pc, #152]	; (8008918 <main+0xb6c>)
 8008880:	f001 fee2 	bl	800a648 <iprintf>
		printf("Angle Z: %li\n\r", AngleZ);
 8008884:	4b25      	ldr	r3, [pc, #148]	; (800891c <main+0xb70>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4619      	mov	r1, r3
 800888a:	4825      	ldr	r0, [pc, #148]	; (8008920 <main+0xb74>)
 800888c:	f001 fedc 	bl	800a648 <iprintf>
		printf("CzasX: %d\n\r", ResetTimeX);
 8008890:	4b24      	ldr	r3, [pc, #144]	; (8008924 <main+0xb78>)
 8008892:	881b      	ldrh	r3, [r3, #0]
 8008894:	b29b      	uxth	r3, r3
 8008896:	4619      	mov	r1, r3
 8008898:	4823      	ldr	r0, [pc, #140]	; (8008928 <main+0xb7c>)
 800889a:	f001 fed5 	bl	800a648 <iprintf>
		printf("CzasY: %d\n\r", ResetTimeY);
 800889e:	4b23      	ldr	r3, [pc, #140]	; (800892c <main+0xb80>)
 80088a0:	881b      	ldrh	r3, [r3, #0]
 80088a2:	b29b      	uxth	r3, r3
 80088a4:	4619      	mov	r1, r3
 80088a6:	4822      	ldr	r0, [pc, #136]	; (8008930 <main+0xb84>)
 80088a8:	f001 fece 	bl	800a648 <iprintf>
		printf("Predkosc X: %d\n\r", DataNow.OsX);
 80088ac:	4b21      	ldr	r3, [pc, #132]	; (8008934 <main+0xb88>)
 80088ae:	881b      	ldrh	r3, [r3, #0]
 80088b0:	b21b      	sxth	r3, r3
 80088b2:	4619      	mov	r1, r3
 80088b4:	4820      	ldr	r0, [pc, #128]	; (8008938 <main+0xb8c>)
 80088b6:	f001 fec7 	bl	800a648 <iprintf>
		printf("Predkosc Y: %d\n\r", DataNow.OsY);
 80088ba:	4b1e      	ldr	r3, [pc, #120]	; (8008934 <main+0xb88>)
 80088bc:	885b      	ldrh	r3, [r3, #2]
 80088be:	b21b      	sxth	r3, r3
 80088c0:	4619      	mov	r1, r3
 80088c2:	481e      	ldr	r0, [pc, #120]	; (800893c <main+0xb90>)
 80088c4:	f001 fec0 	bl	800a648 <iprintf>
		 printf("CalkaTrap Y: %li\n\r", CalkaTrapY);

		 printf("CalkaRicha X: %li\n\r", CalkaRichaX);
		 printf("CalkaRicha Y: %li\n\r", CalkaRichaY);*/

		printf("CalkaRomb X: %li\n\r", CalkaRombX);
 80088c8:	4b1d      	ldr	r3, [pc, #116]	; (8008940 <main+0xb94>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4619      	mov	r1, r3
 80088ce:	481d      	ldr	r0, [pc, #116]	; (8008944 <main+0xb98>)
 80088d0:	f001 feba 	bl	800a648 <iprintf>
		printf("CalkaRomb Y: %li\n\r", CalkaRombY);
 80088d4:	4b1c      	ldr	r3, [pc, #112]	; (8008948 <main+0xb9c>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4619      	mov	r1, r3
 80088da:	481c      	ldr	r0, [pc, #112]	; (800894c <main+0xba0>)
 80088dc:	f001 feb4 	bl	800a648 <iprintf>
		//********************************************

		//printf("OsX: %d\n\r", Data.OsX);
		//printf("OsY: %d\n\r", Data.OsY);
		//printf("OsZ: %d\n\r", Data.OsZ);
		HAL_Delay(300);
 80088e0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80088e4:	f7fa f9e6 	bl	8002cb4 <HAL_Delay>
		if (HAL_GetTick() - czasZmiany > 2000)
 80088e8:	f7ff baea 	b.w	8007ec0 <main+0x114>
 80088ec:	080a304c 	.word	0x080a304c
 80088f0:	200005b0 	.word	0x200005b0
 80088f4:	20000628 	.word	0x20000628
 80088f8:	2000061c 	.word	0x2000061c
 80088fc:	20000590 	.word	0x20000590
 8008900:	200005fc 	.word	0x200005fc
 8008904:	2000061a 	.word	0x2000061a
 8008908:	0807d82c 	.word	0x0807d82c
 800890c:	200005b8 	.word	0x200005b8
 8008910:	0800b474 	.word	0x0800b474
 8008914:	200005ec 	.word	0x200005ec
 8008918:	0800b484 	.word	0x0800b484
 800891c:	200005e8 	.word	0x200005e8
 8008920:	0800b494 	.word	0x0800b494
 8008924:	200005c2 	.word	0x200005c2
 8008928:	0800b4a4 	.word	0x0800b4a4
 800892c:	20000618 	.word	0x20000618
 8008930:	0800b4b0 	.word	0x0800b4b0
 8008934:	200005bc 	.word	0x200005bc
 8008938:	0800b4bc 	.word	0x0800b4bc
 800893c:	0800b4d0 	.word	0x0800b4d0
 8008940:	20000574 	.word	0x20000574
 8008944:	0800b4e4 	.word	0x0800b4e4
 8008948:	20000600 	.word	0x20000600
 800894c:	0800b4f8 	.word	0x0800b4f8

08008950 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b0a0      	sub	sp, #128	; 0x80
 8008954:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8008956:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800895a:	2230      	movs	r2, #48	; 0x30
 800895c:	2100      	movs	r1, #0
 800895e:	4618      	mov	r0, r3
 8008960:	f001 fe6a 	bl	800a638 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8008964:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008968:	2200      	movs	r2, #0
 800896a:	601a      	str	r2, [r3, #0]
 800896c:	605a      	str	r2, [r3, #4]
 800896e:	609a      	str	r2, [r3, #8]
 8008970:	60da      	str	r2, [r3, #12]
 8008972:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 8008974:	f107 030c 	add.w	r3, r7, #12
 8008978:	2230      	movs	r2, #48	; 0x30
 800897a:	2100      	movs	r1, #0
 800897c:	4618      	mov	r0, r3
 800897e:	f001 fe5b 	bl	800a638 <memset>
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8008982:	2300      	movs	r3, #0
 8008984:	60bb      	str	r3, [r7, #8]
 8008986:	4a35      	ldr	r2, [pc, #212]	; (8008a5c <SystemClock_Config+0x10c>)
 8008988:	4b34      	ldr	r3, [pc, #208]	; (8008a5c <SystemClock_Config+0x10c>)
 800898a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008990:	6413      	str	r3, [r2, #64]	; 0x40
 8008992:	4b32      	ldr	r3, [pc, #200]	; (8008a5c <SystemClock_Config+0x10c>)
 8008994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800899a:	60bb      	str	r3, [r7, #8]
 800899c:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800899e:	2300      	movs	r3, #0
 80089a0:	607b      	str	r3, [r7, #4]
 80089a2:	4a2f      	ldr	r2, [pc, #188]	; (8008a60 <SystemClock_Config+0x110>)
 80089a4:	4b2e      	ldr	r3, [pc, #184]	; (8008a60 <SystemClock_Config+0x110>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80089ac:	6013      	str	r3, [r2, #0]
 80089ae:	4b2c      	ldr	r3, [pc, #176]	; (8008a60 <SystemClock_Config+0x110>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80089b6:	607b      	str	r3, [r7, #4]
 80089b8:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80089ba:	2301      	movs	r3, #1
 80089bc:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80089be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80089c2:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80089c4:	2302      	movs	r3, #2
 80089c6:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80089c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80089cc:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80089ce:	2304      	movs	r3, #4
 80089d0:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 180;
 80089d2:	23b4      	movs	r3, #180	; 0xb4
 80089d4:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80089d6:	2302      	movs	r3, #2
 80089d8:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 3;
 80089da:	2303      	movs	r3, #3
 80089dc:	67fb      	str	r3, [r7, #124]	; 0x7c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80089de:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7fc f856 	bl	8004a94 <HAL_RCC_OscConfig>
 80089e8:	4603      	mov	r3, r0
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d001      	beq.n	80089f2 <SystemClock_Config+0xa2>
	{
		Error_Handler();
 80089ee:	f001 fa01 	bl	8009df4 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80089f2:	f7fb ffff 	bl	80049f4 <HAL_PWREx_EnableOverDrive>
 80089f6:	4603      	mov	r3, r0
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d001      	beq.n	8008a00 <SystemClock_Config+0xb0>
	{
		Error_Handler();
 80089fc:	f001 f9fa 	bl	8009df4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8008a00:	230f      	movs	r3, #15
 8008a02:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008a04:	2302      	movs	r3, #2
 8008a06:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8008a0c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8008a10:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8008a12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008a16:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8008a18:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008a1c:	2105      	movs	r1, #5
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7fc fa7a 	bl	8004f18 <HAL_RCC_ClockConfig>
 8008a24:	4603      	mov	r3, r0
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d001      	beq.n	8008a2e <SystemClock_Config+0xde>
	{
		Error_Handler();
 8008a2a:	f001 f9e3 	bl	8009df4 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8008a2e:	2308      	movs	r3, #8
 8008a30:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8008a32:	23c0      	movs	r3, #192	; 0xc0
 8008a34:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8008a36:	2302      	movs	r3, #2
 8008a38:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008a3e:	f107 030c 	add.w	r3, r7, #12
 8008a42:	4618      	mov	r0, r3
 8008a44:	f7fc fc88 	bl	8005358 <HAL_RCCEx_PeriphCLKConfig>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <SystemClock_Config+0x102>
	{
		Error_Handler();
 8008a4e:	f001 f9d1 	bl	8009df4 <Error_Handler>
	}
}
 8008a52:	bf00      	nop
 8008a54:	3780      	adds	r7, #128	; 0x80
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	40023800 	.word	0x40023800
 8008a60:	40007000 	.word	0x40007000

08008a64 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008a64:	b5b0      	push	{r4, r5, r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM10) //Przerwanie pochodzi od timera 10
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a67      	ldr	r2, [pc, #412]	; (8008c10 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d101      	bne.n	8008a7a <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		//Zamienic na if(StanGry == Gra) przy uruchomieniu menu
		if (StanGry == Gra)
 8008a76:	4b67      	ldr	r3, [pc, #412]	; (8008c14 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8008a78:	781b      	ldrb	r3, [r3, #0]
			 }
			 */
		}
	}

	if (htim->Instance == TIM11)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a66      	ldr	r2, [pc, #408]	; (8008c18 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	f041 818a 	bne.w	8009d9a <HAL_TIM_PeriodElapsedCallback+0x1336>
	{
		OurL3GD20_Read();
 8008a86:	f7ff f907 	bl	8007c98 <OurL3GD20_Read>

		//To mozna wsumie przy testowaniu wywalic za czesc testowa
		if ((DataNow.OsX >= 25 && DataNow.OsY <= 20)
 8008a8a:	4b64      	ldr	r3, [pc, #400]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008a8c:	881b      	ldrh	r3, [r3, #0]
 8008a8e:	b21b      	sxth	r3, r3
 8008a90:	2b18      	cmp	r3, #24
 8008a92:	dd04      	ble.n	8008a9e <HAL_TIM_PeriodElapsedCallback+0x3a>
 8008a94:	4b61      	ldr	r3, [pc, #388]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008a96:	885b      	ldrh	r3, [r3, #2]
 8008a98:	b21b      	sxth	r3, r3
 8008a9a:	2b14      	cmp	r3, #20
 8008a9c:	dd0b      	ble.n	8008ab6 <HAL_TIM_PeriodElapsedCallback+0x52>
				|| (DataNow.OsX <= -25 && DataNow.OsY >= -20))
 8008a9e:	4b5f      	ldr	r3, [pc, #380]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008aa0:	881b      	ldrh	r3, [r3, #0]
 8008aa2:	b21b      	sxth	r3, r3
 8008aa4:	f113 0f18 	cmn.w	r3, #24
 8008aa8:	da30      	bge.n	8008b0c <HAL_TIM_PeriodElapsedCallback+0xa8>
 8008aaa:	4b5c      	ldr	r3, [pc, #368]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008aac:	885b      	ldrh	r3, [r3, #2]
 8008aae:	b21b      	sxth	r3, r3
 8008ab0:	f113 0f14 	cmn.w	r3, #20
 8008ab4:	db2a      	blt.n	8008b0c <HAL_TIM_PeriodElapsedCallback+0xa8>
			AngleX +=
					(long) (DataNow.OsX + ((DataOld.OsX - DataNow.OsX) * 0.5));
 8008ab6:	4b59      	ldr	r3, [pc, #356]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008ab8:	881b      	ldrh	r3, [r3, #0]
 8008aba:	b21b      	sxth	r3, r3
 8008abc:	4618      	mov	r0, r3
 8008abe:	f7f7 fd39 	bl	8000534 <__aeabi_i2d>
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	460d      	mov	r5, r1
 8008ac6:	4b56      	ldr	r3, [pc, #344]	; (8008c20 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8008ac8:	881b      	ldrh	r3, [r3, #0]
 8008aca:	b21b      	sxth	r3, r3
 8008acc:	461a      	mov	r2, r3
 8008ace:	4b53      	ldr	r3, [pc, #332]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008ad0:	881b      	ldrh	r3, [r3, #0]
 8008ad2:	b21b      	sxth	r3, r3
 8008ad4:	1ad3      	subs	r3, r2, r3
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7f7 fd2c 	bl	8000534 <__aeabi_i2d>
 8008adc:	f04f 0200 	mov.w	r2, #0
 8008ae0:	4b50      	ldr	r3, [pc, #320]	; (8008c24 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8008ae2:	f7f7 fd8d 	bl	8000600 <__aeabi_dmul>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	460b      	mov	r3, r1
 8008aea:	4620      	mov	r0, r4
 8008aec:	4629      	mov	r1, r5
 8008aee:	f7f7 fbd5 	bl	800029c <__adddf3>
 8008af2:	4603      	mov	r3, r0
 8008af4:	460c      	mov	r4, r1
 8008af6:	4618      	mov	r0, r3
 8008af8:	4621      	mov	r1, r4
 8008afa:	f7f7 ff93 	bl	8000a24 <__aeabi_d2iz>
 8008afe:	4602      	mov	r2, r0
			AngleX +=
 8008b00:	4b49      	ldr	r3, [pc, #292]	; (8008c28 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4413      	add	r3, r2
 8008b06:	4a48      	ldr	r2, [pc, #288]	; (8008c28 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8008b08:	6013      	str	r3, [r2, #0]
					(long) (DataNow.OsX + ((DataOld.OsX - DataNow.OsX) * 0.5));
 8008b0a:	e03f      	b.n	8008b8c <HAL_TIM_PeriodElapsedCallback+0x128>
		else if ((DataNow.OsX >= 25 && DataNow.OsY >= 25)
 8008b0c:	4b43      	ldr	r3, [pc, #268]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008b0e:	881b      	ldrh	r3, [r3, #0]
 8008b10:	b21b      	sxth	r3, r3
 8008b12:	2b18      	cmp	r3, #24
 8008b14:	dd04      	ble.n	8008b20 <HAL_TIM_PeriodElapsedCallback+0xbc>
 8008b16:	4b41      	ldr	r3, [pc, #260]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008b18:	885b      	ldrh	r3, [r3, #2]
 8008b1a:	b21b      	sxth	r3, r3
 8008b1c:	2b18      	cmp	r3, #24
 8008b1e:	dc0b      	bgt.n	8008b38 <HAL_TIM_PeriodElapsedCallback+0xd4>
				|| (DataNow.OsX <= -25 && DataNow.OsY <= -25))
 8008b20:	4b3e      	ldr	r3, [pc, #248]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008b22:	881b      	ldrh	r3, [r3, #0]
 8008b24:	b21b      	sxth	r3, r3
 8008b26:	f113 0f18 	cmn.w	r3, #24
 8008b2a:	da2f      	bge.n	8008b8c <HAL_TIM_PeriodElapsedCallback+0x128>
 8008b2c:	4b3b      	ldr	r3, [pc, #236]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008b2e:	885b      	ldrh	r3, [r3, #2]
 8008b30:	b21b      	sxth	r3, r3
 8008b32:	f113 0f18 	cmn.w	r3, #24
 8008b36:	da29      	bge.n	8008b8c <HAL_TIM_PeriodElapsedCallback+0x128>
			AngleX +=
					(long) (DataNow.OsX + ((DataOld.OsX - DataNow.OsX) * 0.5));
 8008b38:	4b38      	ldr	r3, [pc, #224]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008b3a:	881b      	ldrh	r3, [r3, #0]
 8008b3c:	b21b      	sxth	r3, r3
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f7f7 fcf8 	bl	8000534 <__aeabi_i2d>
 8008b44:	4604      	mov	r4, r0
 8008b46:	460d      	mov	r5, r1
 8008b48:	4b35      	ldr	r3, [pc, #212]	; (8008c20 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8008b4a:	881b      	ldrh	r3, [r3, #0]
 8008b4c:	b21b      	sxth	r3, r3
 8008b4e:	461a      	mov	r2, r3
 8008b50:	4b32      	ldr	r3, [pc, #200]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008b52:	881b      	ldrh	r3, [r3, #0]
 8008b54:	b21b      	sxth	r3, r3
 8008b56:	1ad3      	subs	r3, r2, r3
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f7f7 fceb 	bl	8000534 <__aeabi_i2d>
 8008b5e:	f04f 0200 	mov.w	r2, #0
 8008b62:	4b30      	ldr	r3, [pc, #192]	; (8008c24 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8008b64:	f7f7 fd4c 	bl	8000600 <__aeabi_dmul>
 8008b68:	4602      	mov	r2, r0
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	4620      	mov	r0, r4
 8008b6e:	4629      	mov	r1, r5
 8008b70:	f7f7 fb94 	bl	800029c <__adddf3>
 8008b74:	4603      	mov	r3, r0
 8008b76:	460c      	mov	r4, r1
 8008b78:	4618      	mov	r0, r3
 8008b7a:	4621      	mov	r1, r4
 8008b7c:	f7f7 ff52 	bl	8000a24 <__aeabi_d2iz>
 8008b80:	4602      	mov	r2, r0
			AngleX +=
 8008b82:	4b29      	ldr	r3, [pc, #164]	; (8008c28 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4413      	add	r3, r2
 8008b88:	4a27      	ldr	r2, [pc, #156]	; (8008c28 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8008b8a:	6013      	str	r3, [r2, #0]

		if ((DataNow.OsY >= 25 && DataNow.OsX <= 20)
 8008b8c:	4b23      	ldr	r3, [pc, #140]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008b8e:	885b      	ldrh	r3, [r3, #2]
 8008b90:	b21b      	sxth	r3, r3
 8008b92:	2b18      	cmp	r3, #24
 8008b94:	dd04      	ble.n	8008ba0 <HAL_TIM_PeriodElapsedCallback+0x13c>
 8008b96:	4b21      	ldr	r3, [pc, #132]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008b98:	881b      	ldrh	r3, [r3, #0]
 8008b9a:	b21b      	sxth	r3, r3
 8008b9c:	2b14      	cmp	r3, #20
 8008b9e:	dd0b      	ble.n	8008bb8 <HAL_TIM_PeriodElapsedCallback+0x154>
				|| (DataNow.OsY <= -25 && DataNow.OsX >= -20))
 8008ba0:	4b1e      	ldr	r3, [pc, #120]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008ba2:	885b      	ldrh	r3, [r3, #2]
 8008ba4:	b21b      	sxth	r3, r3
 8008ba6:	f113 0f18 	cmn.w	r3, #24
 8008baa:	da41      	bge.n	8008c30 <HAL_TIM_PeriodElapsedCallback+0x1cc>
 8008bac:	4b1b      	ldr	r3, [pc, #108]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008bae:	881b      	ldrh	r3, [r3, #0]
 8008bb0:	b21b      	sxth	r3, r3
 8008bb2:	f113 0f14 	cmn.w	r3, #20
 8008bb6:	db3b      	blt.n	8008c30 <HAL_TIM_PeriodElapsedCallback+0x1cc>
			AngleY +=
					(long) (DataNow.OsY + ((DataOld.OsY - DataNow.OsY) * 0.5));
 8008bb8:	4b18      	ldr	r3, [pc, #96]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008bba:	885b      	ldrh	r3, [r3, #2]
 8008bbc:	b21b      	sxth	r3, r3
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f7f7 fcb8 	bl	8000534 <__aeabi_i2d>
 8008bc4:	4604      	mov	r4, r0
 8008bc6:	460d      	mov	r5, r1
 8008bc8:	4b15      	ldr	r3, [pc, #84]	; (8008c20 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8008bca:	885b      	ldrh	r3, [r3, #2]
 8008bcc:	b21b      	sxth	r3, r3
 8008bce:	461a      	mov	r2, r3
 8008bd0:	4b12      	ldr	r3, [pc, #72]	; (8008c1c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8008bd2:	885b      	ldrh	r3, [r3, #2]
 8008bd4:	b21b      	sxth	r3, r3
 8008bd6:	1ad3      	subs	r3, r2, r3
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7f7 fcab 	bl	8000534 <__aeabi_i2d>
 8008bde:	f04f 0200 	mov.w	r2, #0
 8008be2:	4b10      	ldr	r3, [pc, #64]	; (8008c24 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8008be4:	f7f7 fd0c 	bl	8000600 <__aeabi_dmul>
 8008be8:	4602      	mov	r2, r0
 8008bea:	460b      	mov	r3, r1
 8008bec:	4620      	mov	r0, r4
 8008bee:	4629      	mov	r1, r5
 8008bf0:	f7f7 fb54 	bl	800029c <__adddf3>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	460c      	mov	r4, r1
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	4621      	mov	r1, r4
 8008bfc:	f7f7 ff12 	bl	8000a24 <__aeabi_d2iz>
 8008c00:	4602      	mov	r2, r0
			AngleY +=
 8008c02:	4b0a      	ldr	r3, [pc, #40]	; (8008c2c <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4413      	add	r3, r2
 8008c08:	4a08      	ldr	r2, [pc, #32]	; (8008c2c <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8008c0a:	6013      	str	r3, [r2, #0]
					(long) (DataNow.OsY + ((DataOld.OsY - DataNow.OsY) * 0.5));
 8008c0c:	e050      	b.n	8008cb0 <HAL_TIM_PeriodElapsedCallback+0x24c>
 8008c0e:	bf00      	nop
 8008c10:	40014400 	.word	0x40014400
 8008c14:	20000605 	.word	0x20000605
 8008c18:	40014800 	.word	0x40014800
 8008c1c:	200005bc 	.word	0x200005bc
 8008c20:	200004e8 	.word	0x200004e8
 8008c24:	3fe00000 	.word	0x3fe00000
 8008c28:	200005b8 	.word	0x200005b8
 8008c2c:	200005ec 	.word	0x200005ec
		else if ((DataNow.OsX >= 25 && DataNow.OsY >= 25)
 8008c30:	4b96      	ldr	r3, [pc, #600]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008c32:	881b      	ldrh	r3, [r3, #0]
 8008c34:	b21b      	sxth	r3, r3
 8008c36:	2b18      	cmp	r3, #24
 8008c38:	dd04      	ble.n	8008c44 <HAL_TIM_PeriodElapsedCallback+0x1e0>
 8008c3a:	4b94      	ldr	r3, [pc, #592]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008c3c:	885b      	ldrh	r3, [r3, #2]
 8008c3e:	b21b      	sxth	r3, r3
 8008c40:	2b18      	cmp	r3, #24
 8008c42:	dc0b      	bgt.n	8008c5c <HAL_TIM_PeriodElapsedCallback+0x1f8>
				|| (DataNow.OsX <= -25 && DataNow.OsY <= -25))
 8008c44:	4b91      	ldr	r3, [pc, #580]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008c46:	881b      	ldrh	r3, [r3, #0]
 8008c48:	b21b      	sxth	r3, r3
 8008c4a:	f113 0f18 	cmn.w	r3, #24
 8008c4e:	da2f      	bge.n	8008cb0 <HAL_TIM_PeriodElapsedCallback+0x24c>
 8008c50:	4b8e      	ldr	r3, [pc, #568]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008c52:	885b      	ldrh	r3, [r3, #2]
 8008c54:	b21b      	sxth	r3, r3
 8008c56:	f113 0f18 	cmn.w	r3, #24
 8008c5a:	da29      	bge.n	8008cb0 <HAL_TIM_PeriodElapsedCallback+0x24c>
			AngleY +=
					(long) (DataNow.OsY + ((DataOld.OsY - DataNow.OsY) * 0.5));
 8008c5c:	4b8b      	ldr	r3, [pc, #556]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008c5e:	885b      	ldrh	r3, [r3, #2]
 8008c60:	b21b      	sxth	r3, r3
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7f7 fc66 	bl	8000534 <__aeabi_i2d>
 8008c68:	4604      	mov	r4, r0
 8008c6a:	460d      	mov	r5, r1
 8008c6c:	4b88      	ldr	r3, [pc, #544]	; (8008e90 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8008c6e:	885b      	ldrh	r3, [r3, #2]
 8008c70:	b21b      	sxth	r3, r3
 8008c72:	461a      	mov	r2, r3
 8008c74:	4b85      	ldr	r3, [pc, #532]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008c76:	885b      	ldrh	r3, [r3, #2]
 8008c78:	b21b      	sxth	r3, r3
 8008c7a:	1ad3      	subs	r3, r2, r3
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f7f7 fc59 	bl	8000534 <__aeabi_i2d>
 8008c82:	f04f 0200 	mov.w	r2, #0
 8008c86:	4b83      	ldr	r3, [pc, #524]	; (8008e94 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8008c88:	f7f7 fcba 	bl	8000600 <__aeabi_dmul>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	460b      	mov	r3, r1
 8008c90:	4620      	mov	r0, r4
 8008c92:	4629      	mov	r1, r5
 8008c94:	f7f7 fb02 	bl	800029c <__adddf3>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	f7f7 fec0 	bl	8000a24 <__aeabi_d2iz>
 8008ca4:	4602      	mov	r2, r0
			AngleY +=
 8008ca6:	4b7c      	ldr	r3, [pc, #496]	; (8008e98 <HAL_TIM_PeriodElapsedCallback+0x434>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4413      	add	r3, r2
 8008cac:	4a7a      	ldr	r2, [pc, #488]	; (8008e98 <HAL_TIM_PeriodElapsedCallback+0x434>)
 8008cae:	6013      	str	r3, [r2, #0]
		 LicznikPomocniczy = 0;
		 }
		 */
		//koniec
		//Liczenie calki za pomoca metody Romberga
		if (LicznikPomocniczyRomberg == 0)
 8008cb0:	4b7a      	ldr	r3, [pc, #488]	; (8008e9c <HAL_TIM_PeriodElapsedCallback+0x438>)
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	b2db      	uxtb	r3, r3
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d14e      	bne.n	8008d58 <HAL_TIM_PeriodElapsedCallback+0x2f4>
		{
			DataTempRom[0] = DataOld;
 8008cba:	4b79      	ldr	r3, [pc, #484]	; (8008ea0 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8008cbc:	4a74      	ldr	r2, [pc, #464]	; (8008e90 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8008cbe:	6811      	ldr	r1, [r2, #0]
 8008cc0:	6019      	str	r1, [r3, #0]
 8008cc2:	8892      	ldrh	r2, [r2, #4]
 8008cc4:	809a      	strh	r2, [r3, #4]

			CalkaPosredniaRomX[3] = (long) (4
					* ((DataOld.OsX + DataNow.OsX) * 0.5));
 8008cc6:	4b72      	ldr	r3, [pc, #456]	; (8008e90 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8008cc8:	881b      	ldrh	r3, [r3, #0]
 8008cca:	b21b      	sxth	r3, r3
 8008ccc:	461a      	mov	r2, r3
 8008cce:	4b6f      	ldr	r3, [pc, #444]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008cd0:	881b      	ldrh	r3, [r3, #0]
 8008cd2:	b21b      	sxth	r3, r3
 8008cd4:	4413      	add	r3, r2
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7f7 fc2c 	bl	8000534 <__aeabi_i2d>
 8008cdc:	f04f 0200 	mov.w	r2, #0
 8008ce0:	4b6c      	ldr	r3, [pc, #432]	; (8008e94 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8008ce2:	f7f7 fc8d 	bl	8000600 <__aeabi_dmul>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	460c      	mov	r4, r1
 8008cea:	4618      	mov	r0, r3
 8008cec:	4621      	mov	r1, r4
 8008cee:	f04f 0200 	mov.w	r2, #0
 8008cf2:	4b6c      	ldr	r3, [pc, #432]	; (8008ea4 <HAL_TIM_PeriodElapsedCallback+0x440>)
 8008cf4:	f7f7 fc84 	bl	8000600 <__aeabi_dmul>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	460c      	mov	r4, r1
			CalkaPosredniaRomX[3] = (long) (4
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	4621      	mov	r1, r4
 8008d00:	f7f7 fe90 	bl	8000a24 <__aeabi_d2iz>
 8008d04:	4602      	mov	r2, r0
 8008d06:	4b68      	ldr	r3, [pc, #416]	; (8008ea8 <HAL_TIM_PeriodElapsedCallback+0x444>)
 8008d08:	60da      	str	r2, [r3, #12]
			CalkaPosredniaRomY[3] = (long) (4
					* ((DataOld.OsY + DataNow.OsY) * 0.5));
 8008d0a:	4b61      	ldr	r3, [pc, #388]	; (8008e90 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8008d0c:	885b      	ldrh	r3, [r3, #2]
 8008d0e:	b21b      	sxth	r3, r3
 8008d10:	461a      	mov	r2, r3
 8008d12:	4b5e      	ldr	r3, [pc, #376]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008d14:	885b      	ldrh	r3, [r3, #2]
 8008d16:	b21b      	sxth	r3, r3
 8008d18:	4413      	add	r3, r2
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f7f7 fc0a 	bl	8000534 <__aeabi_i2d>
 8008d20:	f04f 0200 	mov.w	r2, #0
 8008d24:	4b5b      	ldr	r3, [pc, #364]	; (8008e94 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8008d26:	f7f7 fc6b 	bl	8000600 <__aeabi_dmul>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	460c      	mov	r4, r1
 8008d2e:	4618      	mov	r0, r3
 8008d30:	4621      	mov	r1, r4
 8008d32:	f04f 0200 	mov.w	r2, #0
 8008d36:	4b5b      	ldr	r3, [pc, #364]	; (8008ea4 <HAL_TIM_PeriodElapsedCallback+0x440>)
 8008d38:	f7f7 fc62 	bl	8000600 <__aeabi_dmul>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	460c      	mov	r4, r1
			CalkaPosredniaRomY[3] = (long) (4
 8008d40:	4618      	mov	r0, r3
 8008d42:	4621      	mov	r1, r4
 8008d44:	f7f7 fe6e 	bl	8000a24 <__aeabi_d2iz>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	4b58      	ldr	r3, [pc, #352]	; (8008eac <HAL_TIM_PeriodElapsedCallback+0x448>)
 8008d4c:	60da      	str	r2, [r3, #12]

			LicznikPomocniczyRomberg = 1;
 8008d4e:	4b53      	ldr	r3, [pc, #332]	; (8008e9c <HAL_TIM_PeriodElapsedCallback+0x438>)
 8008d50:	2201      	movs	r2, #1
 8008d52:	701a      	strb	r2, [r3, #0]
 8008d54:	f000 bd72 	b.w	800983c <HAL_TIM_PeriodElapsedCallback+0xdd8>

		}
		else if (LicznikPomocniczyRomberg == 1)
 8008d58:	4b50      	ldr	r3, [pc, #320]	; (8008e9c <HAL_TIM_PeriodElapsedCallback+0x438>)
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	f040 80a8 	bne.w	8008eb4 <HAL_TIM_PeriodElapsedCallback+0x450>
		{
			CalkaPosredniaRomX[3] += (long) (4
					* ((DataOld.OsX + DataNow.OsX) * 0.5));
 8008d64:	4b4a      	ldr	r3, [pc, #296]	; (8008e90 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8008d66:	881b      	ldrh	r3, [r3, #0]
 8008d68:	b21b      	sxth	r3, r3
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	4b47      	ldr	r3, [pc, #284]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008d6e:	881b      	ldrh	r3, [r3, #0]
 8008d70:	b21b      	sxth	r3, r3
 8008d72:	4413      	add	r3, r2
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7f7 fbdd 	bl	8000534 <__aeabi_i2d>
 8008d7a:	f04f 0200 	mov.w	r2, #0
 8008d7e:	4b45      	ldr	r3, [pc, #276]	; (8008e94 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8008d80:	f7f7 fc3e 	bl	8000600 <__aeabi_dmul>
 8008d84:	4603      	mov	r3, r0
 8008d86:	460c      	mov	r4, r1
 8008d88:	4618      	mov	r0, r3
 8008d8a:	4621      	mov	r1, r4
 8008d8c:	f04f 0200 	mov.w	r2, #0
 8008d90:	4b44      	ldr	r3, [pc, #272]	; (8008ea4 <HAL_TIM_PeriodElapsedCallback+0x440>)
 8008d92:	f7f7 fc35 	bl	8000600 <__aeabi_dmul>
 8008d96:	4603      	mov	r3, r0
 8008d98:	460c      	mov	r4, r1
			CalkaPosredniaRomX[3] += (long) (4
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	f7f7 fe41 	bl	8000a24 <__aeabi_d2iz>
 8008da2:	4602      	mov	r2, r0
 8008da4:	4b40      	ldr	r3, [pc, #256]	; (8008ea8 <HAL_TIM_PeriodElapsedCallback+0x444>)
 8008da6:	68db      	ldr	r3, [r3, #12]
 8008da8:	4413      	add	r3, r2
 8008daa:	4a3f      	ldr	r2, [pc, #252]	; (8008ea8 <HAL_TIM_PeriodElapsedCallback+0x444>)
 8008dac:	60d3      	str	r3, [r2, #12]
			CalkaPosredniaRomY[3] += (long) (4
					* ((DataOld.OsY + DataNow.OsY) * 0.5));
 8008dae:	4b38      	ldr	r3, [pc, #224]	; (8008e90 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8008db0:	885b      	ldrh	r3, [r3, #2]
 8008db2:	b21b      	sxth	r3, r3
 8008db4:	461a      	mov	r2, r3
 8008db6:	4b35      	ldr	r3, [pc, #212]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008db8:	885b      	ldrh	r3, [r3, #2]
 8008dba:	b21b      	sxth	r3, r3
 8008dbc:	4413      	add	r3, r2
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f7f7 fbb8 	bl	8000534 <__aeabi_i2d>
 8008dc4:	f04f 0200 	mov.w	r2, #0
 8008dc8:	4b32      	ldr	r3, [pc, #200]	; (8008e94 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8008dca:	f7f7 fc19 	bl	8000600 <__aeabi_dmul>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	460c      	mov	r4, r1
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	4621      	mov	r1, r4
 8008dd6:	f04f 0200 	mov.w	r2, #0
 8008dda:	4b32      	ldr	r3, [pc, #200]	; (8008ea4 <HAL_TIM_PeriodElapsedCallback+0x440>)
 8008ddc:	f7f7 fc10 	bl	8000600 <__aeabi_dmul>
 8008de0:	4603      	mov	r3, r0
 8008de2:	460c      	mov	r4, r1
			CalkaPosredniaRomY[3] += (long) (4
 8008de4:	4618      	mov	r0, r3
 8008de6:	4621      	mov	r1, r4
 8008de8:	f7f7 fe1c 	bl	8000a24 <__aeabi_d2iz>
 8008dec:	4602      	mov	r2, r0
 8008dee:	4b2f      	ldr	r3, [pc, #188]	; (8008eac <HAL_TIM_PeriodElapsedCallback+0x448>)
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	4413      	add	r3, r2
 8008df4:	4a2d      	ldr	r2, [pc, #180]	; (8008eac <HAL_TIM_PeriodElapsedCallback+0x448>)
 8008df6:	60d3      	str	r3, [r2, #12]

			CalkaPosredniaRomX[2] = (long) (8
					* ((DataTempRom[0].OsX + DataNow.OsX) * 0.5));
 8008df8:	4b29      	ldr	r3, [pc, #164]	; (8008ea0 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8008dfa:	881b      	ldrh	r3, [r3, #0]
 8008dfc:	b21b      	sxth	r3, r3
 8008dfe:	461a      	mov	r2, r3
 8008e00:	4b22      	ldr	r3, [pc, #136]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008e02:	881b      	ldrh	r3, [r3, #0]
 8008e04:	b21b      	sxth	r3, r3
 8008e06:	4413      	add	r3, r2
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f7f7 fb93 	bl	8000534 <__aeabi_i2d>
 8008e0e:	f04f 0200 	mov.w	r2, #0
 8008e12:	4b20      	ldr	r3, [pc, #128]	; (8008e94 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8008e14:	f7f7 fbf4 	bl	8000600 <__aeabi_dmul>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	460c      	mov	r4, r1
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	4621      	mov	r1, r4
 8008e20:	f04f 0200 	mov.w	r2, #0
 8008e24:	4b22      	ldr	r3, [pc, #136]	; (8008eb0 <HAL_TIM_PeriodElapsedCallback+0x44c>)
 8008e26:	f7f7 fbeb 	bl	8000600 <__aeabi_dmul>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	460c      	mov	r4, r1
			CalkaPosredniaRomX[2] = (long) (8
 8008e2e:	4618      	mov	r0, r3
 8008e30:	4621      	mov	r1, r4
 8008e32:	f7f7 fdf7 	bl	8000a24 <__aeabi_d2iz>
 8008e36:	4602      	mov	r2, r0
 8008e38:	4b1b      	ldr	r3, [pc, #108]	; (8008ea8 <HAL_TIM_PeriodElapsedCallback+0x444>)
 8008e3a:	609a      	str	r2, [r3, #8]
			CalkaPosredniaRomY[2] = (long) (8
					* ((DataTempRom[0].OsY + DataNow.OsY) * 0.5));
 8008e3c:	4b18      	ldr	r3, [pc, #96]	; (8008ea0 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8008e3e:	885b      	ldrh	r3, [r3, #2]
 8008e40:	b21b      	sxth	r3, r3
 8008e42:	461a      	mov	r2, r3
 8008e44:	4b11      	ldr	r3, [pc, #68]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x428>)
 8008e46:	885b      	ldrh	r3, [r3, #2]
 8008e48:	b21b      	sxth	r3, r3
 8008e4a:	4413      	add	r3, r2
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f7f7 fb71 	bl	8000534 <__aeabi_i2d>
 8008e52:	f04f 0200 	mov.w	r2, #0
 8008e56:	4b0f      	ldr	r3, [pc, #60]	; (8008e94 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8008e58:	f7f7 fbd2 	bl	8000600 <__aeabi_dmul>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	460c      	mov	r4, r1
 8008e60:	4618      	mov	r0, r3
 8008e62:	4621      	mov	r1, r4
 8008e64:	f04f 0200 	mov.w	r2, #0
 8008e68:	4b11      	ldr	r3, [pc, #68]	; (8008eb0 <HAL_TIM_PeriodElapsedCallback+0x44c>)
 8008e6a:	f7f7 fbc9 	bl	8000600 <__aeabi_dmul>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	460c      	mov	r4, r1
			CalkaPosredniaRomY[2] = (long) (8
 8008e72:	4618      	mov	r0, r3
 8008e74:	4621      	mov	r1, r4
 8008e76:	f7f7 fdd5 	bl	8000a24 <__aeabi_d2iz>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	4b0b      	ldr	r3, [pc, #44]	; (8008eac <HAL_TIM_PeriodElapsedCallback+0x448>)
 8008e7e:	609a      	str	r2, [r3, #8]

			LicznikPomocniczyRomberg = 2;
 8008e80:	4b06      	ldr	r3, [pc, #24]	; (8008e9c <HAL_TIM_PeriodElapsedCallback+0x438>)
 8008e82:	2202      	movs	r2, #2
 8008e84:	701a      	strb	r2, [r3, #0]
 8008e86:	f000 bcd9 	b.w	800983c <HAL_TIM_PeriodElapsedCallback+0xdd8>
 8008e8a:	bf00      	nop
 8008e8c:	200005bc 	.word	0x200005bc
 8008e90:	200004e8 	.word	0x200004e8
 8008e94:	3fe00000 	.word	0x3fe00000
 8008e98:	200005ec 	.word	0x200005ec
 8008e9c:	20000578 	.word	0x20000578
 8008ea0:	200004f0 	.word	0x200004f0
 8008ea4:	40100000 	.word	0x40100000
 8008ea8:	200005d4 	.word	0x200005d4
 8008eac:	200005a0 	.word	0x200005a0
 8008eb0:	40200000 	.word	0x40200000

		}
		else if (LicznikPomocniczyRomberg == 2)
 8008eb4:	4b9e      	ldr	r3, [pc, #632]	; (8009130 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	2b02      	cmp	r3, #2
 8008ebc:	d155      	bne.n	8008f6a <HAL_TIM_PeriodElapsedCallback+0x506>
		{
			DataTempRom[2] = DataOld;
 8008ebe:	4b9d      	ldr	r3, [pc, #628]	; (8009134 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 8008ec0:	4a9d      	ldr	r2, [pc, #628]	; (8009138 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8008ec2:	330c      	adds	r3, #12
 8008ec4:	6811      	ldr	r1, [r2, #0]
 8008ec6:	6019      	str	r1, [r3, #0]
 8008ec8:	8892      	ldrh	r2, [r2, #4]
 8008eca:	809a      	strh	r2, [r3, #4]

			CalkaPosredniaRomX[3] += (long) (4
					* ((DataOld.OsX + DataNow.OsX) * 0.5));
 8008ecc:	4b9a      	ldr	r3, [pc, #616]	; (8009138 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8008ece:	881b      	ldrh	r3, [r3, #0]
 8008ed0:	b21b      	sxth	r3, r3
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	4b99      	ldr	r3, [pc, #612]	; (800913c <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8008ed6:	881b      	ldrh	r3, [r3, #0]
 8008ed8:	b21b      	sxth	r3, r3
 8008eda:	4413      	add	r3, r2
 8008edc:	4618      	mov	r0, r3
 8008ede:	f7f7 fb29 	bl	8000534 <__aeabi_i2d>
 8008ee2:	f04f 0200 	mov.w	r2, #0
 8008ee6:	4b96      	ldr	r3, [pc, #600]	; (8009140 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8008ee8:	f7f7 fb8a 	bl	8000600 <__aeabi_dmul>
 8008eec:	4603      	mov	r3, r0
 8008eee:	460c      	mov	r4, r1
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	4621      	mov	r1, r4
 8008ef4:	f04f 0200 	mov.w	r2, #0
 8008ef8:	4b92      	ldr	r3, [pc, #584]	; (8009144 <HAL_TIM_PeriodElapsedCallback+0x6e0>)
 8008efa:	f7f7 fb81 	bl	8000600 <__aeabi_dmul>
 8008efe:	4603      	mov	r3, r0
 8008f00:	460c      	mov	r4, r1
			CalkaPosredniaRomX[3] += (long) (4
 8008f02:	4618      	mov	r0, r3
 8008f04:	4621      	mov	r1, r4
 8008f06:	f7f7 fd8d 	bl	8000a24 <__aeabi_d2iz>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	4b8e      	ldr	r3, [pc, #568]	; (8009148 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	4413      	add	r3, r2
 8008f12:	4a8d      	ldr	r2, [pc, #564]	; (8009148 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 8008f14:	60d3      	str	r3, [r2, #12]
			CalkaPosredniaRomY[3] += (long) (4
					* ((DataOld.OsY + DataNow.OsY) * 0.5));
 8008f16:	4b88      	ldr	r3, [pc, #544]	; (8009138 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8008f18:	885b      	ldrh	r3, [r3, #2]
 8008f1a:	b21b      	sxth	r3, r3
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	4b87      	ldr	r3, [pc, #540]	; (800913c <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8008f20:	885b      	ldrh	r3, [r3, #2]
 8008f22:	b21b      	sxth	r3, r3
 8008f24:	4413      	add	r3, r2
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7f7 fb04 	bl	8000534 <__aeabi_i2d>
 8008f2c:	f04f 0200 	mov.w	r2, #0
 8008f30:	4b83      	ldr	r3, [pc, #524]	; (8009140 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8008f32:	f7f7 fb65 	bl	8000600 <__aeabi_dmul>
 8008f36:	4603      	mov	r3, r0
 8008f38:	460c      	mov	r4, r1
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	f04f 0200 	mov.w	r2, #0
 8008f42:	4b80      	ldr	r3, [pc, #512]	; (8009144 <HAL_TIM_PeriodElapsedCallback+0x6e0>)
 8008f44:	f7f7 fb5c 	bl	8000600 <__aeabi_dmul>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	460c      	mov	r4, r1
			CalkaPosredniaRomY[3] += (long) (4
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	4621      	mov	r1, r4
 8008f50:	f7f7 fd68 	bl	8000a24 <__aeabi_d2iz>
 8008f54:	4602      	mov	r2, r0
 8008f56:	4b7d      	ldr	r3, [pc, #500]	; (800914c <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	4a7b      	ldr	r2, [pc, #492]	; (800914c <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8008f5e:	60d3      	str	r3, [r2, #12]

			LicznikPomocniczyRomberg = 3;
 8008f60:	4b73      	ldr	r3, [pc, #460]	; (8009130 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8008f62:	2203      	movs	r2, #3
 8008f64:	701a      	strb	r2, [r3, #0]
 8008f66:	f000 bc69 	b.w	800983c <HAL_TIM_PeriodElapsedCallback+0xdd8>

		}
		else if (LicznikPomocniczyRomberg == 3)
 8008f6a:	4b71      	ldr	r3, [pc, #452]	; (8009130 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8008f6c:	781b      	ldrb	r3, [r3, #0]
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	2b03      	cmp	r3, #3
 8008f72:	f040 80f1 	bne.w	8009158 <HAL_TIM_PeriodElapsedCallback+0x6f4>
		{
			CalkaPosredniaRomX[3] += (long) (4
					* ((DataOld.OsX + DataNow.OsX) * 0.5));
 8008f76:	4b70      	ldr	r3, [pc, #448]	; (8009138 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8008f78:	881b      	ldrh	r3, [r3, #0]
 8008f7a:	b21b      	sxth	r3, r3
 8008f7c:	461a      	mov	r2, r3
 8008f7e:	4b6f      	ldr	r3, [pc, #444]	; (800913c <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8008f80:	881b      	ldrh	r3, [r3, #0]
 8008f82:	b21b      	sxth	r3, r3
 8008f84:	4413      	add	r3, r2
 8008f86:	4618      	mov	r0, r3
 8008f88:	f7f7 fad4 	bl	8000534 <__aeabi_i2d>
 8008f8c:	f04f 0200 	mov.w	r2, #0
 8008f90:	4b6b      	ldr	r3, [pc, #428]	; (8009140 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8008f92:	f7f7 fb35 	bl	8000600 <__aeabi_dmul>
 8008f96:	4603      	mov	r3, r0
 8008f98:	460c      	mov	r4, r1
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	4621      	mov	r1, r4
 8008f9e:	f04f 0200 	mov.w	r2, #0
 8008fa2:	4b68      	ldr	r3, [pc, #416]	; (8009144 <HAL_TIM_PeriodElapsedCallback+0x6e0>)
 8008fa4:	f7f7 fb2c 	bl	8000600 <__aeabi_dmul>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	460c      	mov	r4, r1
			CalkaPosredniaRomX[3] += (long) (4
 8008fac:	4618      	mov	r0, r3
 8008fae:	4621      	mov	r1, r4
 8008fb0:	f7f7 fd38 	bl	8000a24 <__aeabi_d2iz>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	4b64      	ldr	r3, [pc, #400]	; (8009148 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 8008fb8:	68db      	ldr	r3, [r3, #12]
 8008fba:	4413      	add	r3, r2
 8008fbc:	4a62      	ldr	r2, [pc, #392]	; (8009148 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 8008fbe:	60d3      	str	r3, [r2, #12]
			CalkaPosredniaRomY[3] += (long) (4
					* ((DataOld.OsY + DataNow.OsY) * 0.5));
 8008fc0:	4b5d      	ldr	r3, [pc, #372]	; (8009138 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8008fc2:	885b      	ldrh	r3, [r3, #2]
 8008fc4:	b21b      	sxth	r3, r3
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	4b5c      	ldr	r3, [pc, #368]	; (800913c <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8008fca:	885b      	ldrh	r3, [r3, #2]
 8008fcc:	b21b      	sxth	r3, r3
 8008fce:	4413      	add	r3, r2
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f7f7 faaf 	bl	8000534 <__aeabi_i2d>
 8008fd6:	f04f 0200 	mov.w	r2, #0
 8008fda:	4b59      	ldr	r3, [pc, #356]	; (8009140 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8008fdc:	f7f7 fb10 	bl	8000600 <__aeabi_dmul>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	460c      	mov	r4, r1
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	f04f 0200 	mov.w	r2, #0
 8008fec:	4b55      	ldr	r3, [pc, #340]	; (8009144 <HAL_TIM_PeriodElapsedCallback+0x6e0>)
 8008fee:	f7f7 fb07 	bl	8000600 <__aeabi_dmul>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	460c      	mov	r4, r1
			CalkaPosredniaRomY[3] += (long) (4
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	4621      	mov	r1, r4
 8008ffa:	f7f7 fd13 	bl	8000a24 <__aeabi_d2iz>
 8008ffe:	4602      	mov	r2, r0
 8009000:	4b52      	ldr	r3, [pc, #328]	; (800914c <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8009002:	68db      	ldr	r3, [r3, #12]
 8009004:	4413      	add	r3, r2
 8009006:	4a51      	ldr	r2, [pc, #324]	; (800914c <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8009008:	60d3      	str	r3, [r2, #12]

			CalkaPosredniaRomX[2] += (long) (8
					* ((DataTempRom[2].OsX + DataNow.OsX) * 0.5));
 800900a:	4b4a      	ldr	r3, [pc, #296]	; (8009134 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 800900c:	899b      	ldrh	r3, [r3, #12]
 800900e:	b21b      	sxth	r3, r3
 8009010:	461a      	mov	r2, r3
 8009012:	4b4a      	ldr	r3, [pc, #296]	; (800913c <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8009014:	881b      	ldrh	r3, [r3, #0]
 8009016:	b21b      	sxth	r3, r3
 8009018:	4413      	add	r3, r2
 800901a:	4618      	mov	r0, r3
 800901c:	f7f7 fa8a 	bl	8000534 <__aeabi_i2d>
 8009020:	f04f 0200 	mov.w	r2, #0
 8009024:	4b46      	ldr	r3, [pc, #280]	; (8009140 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8009026:	f7f7 faeb 	bl	8000600 <__aeabi_dmul>
 800902a:	4603      	mov	r3, r0
 800902c:	460c      	mov	r4, r1
 800902e:	4618      	mov	r0, r3
 8009030:	4621      	mov	r1, r4
 8009032:	f04f 0200 	mov.w	r2, #0
 8009036:	4b46      	ldr	r3, [pc, #280]	; (8009150 <HAL_TIM_PeriodElapsedCallback+0x6ec>)
 8009038:	f7f7 fae2 	bl	8000600 <__aeabi_dmul>
 800903c:	4603      	mov	r3, r0
 800903e:	460c      	mov	r4, r1
			CalkaPosredniaRomX[2] += (long) (8
 8009040:	4618      	mov	r0, r3
 8009042:	4621      	mov	r1, r4
 8009044:	f7f7 fcee 	bl	8000a24 <__aeabi_d2iz>
 8009048:	4602      	mov	r2, r0
 800904a:	4b3f      	ldr	r3, [pc, #252]	; (8009148 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	4413      	add	r3, r2
 8009050:	4a3d      	ldr	r2, [pc, #244]	; (8009148 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 8009052:	6093      	str	r3, [r2, #8]
			CalkaPosredniaRomY[2] += (long) (8
					* ((DataTempRom[2].OsY + DataNow.OsY) * 0.5));
 8009054:	4b37      	ldr	r3, [pc, #220]	; (8009134 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 8009056:	89db      	ldrh	r3, [r3, #14]
 8009058:	b21b      	sxth	r3, r3
 800905a:	461a      	mov	r2, r3
 800905c:	4b37      	ldr	r3, [pc, #220]	; (800913c <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 800905e:	885b      	ldrh	r3, [r3, #2]
 8009060:	b21b      	sxth	r3, r3
 8009062:	4413      	add	r3, r2
 8009064:	4618      	mov	r0, r3
 8009066:	f7f7 fa65 	bl	8000534 <__aeabi_i2d>
 800906a:	f04f 0200 	mov.w	r2, #0
 800906e:	4b34      	ldr	r3, [pc, #208]	; (8009140 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8009070:	f7f7 fac6 	bl	8000600 <__aeabi_dmul>
 8009074:	4603      	mov	r3, r0
 8009076:	460c      	mov	r4, r1
 8009078:	4618      	mov	r0, r3
 800907a:	4621      	mov	r1, r4
 800907c:	f04f 0200 	mov.w	r2, #0
 8009080:	4b33      	ldr	r3, [pc, #204]	; (8009150 <HAL_TIM_PeriodElapsedCallback+0x6ec>)
 8009082:	f7f7 fabd 	bl	8000600 <__aeabi_dmul>
 8009086:	4603      	mov	r3, r0
 8009088:	460c      	mov	r4, r1
			CalkaPosredniaRomY[2] += (long) (8
 800908a:	4618      	mov	r0, r3
 800908c:	4621      	mov	r1, r4
 800908e:	f7f7 fcc9 	bl	8000a24 <__aeabi_d2iz>
 8009092:	4602      	mov	r2, r0
 8009094:	4b2d      	ldr	r3, [pc, #180]	; (800914c <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8009096:	689b      	ldr	r3, [r3, #8]
 8009098:	4413      	add	r3, r2
 800909a:	4a2c      	ldr	r2, [pc, #176]	; (800914c <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 800909c:	6093      	str	r3, [r2, #8]

			CalkaPosredniaRomX[1] = (long) (16
					* ((DataTempRom[0].OsX + DataNow.OsX) * 0.5));
 800909e:	4b25      	ldr	r3, [pc, #148]	; (8009134 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 80090a0:	881b      	ldrh	r3, [r3, #0]
 80090a2:	b21b      	sxth	r3, r3
 80090a4:	461a      	mov	r2, r3
 80090a6:	4b25      	ldr	r3, [pc, #148]	; (800913c <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 80090a8:	881b      	ldrh	r3, [r3, #0]
 80090aa:	b21b      	sxth	r3, r3
 80090ac:	4413      	add	r3, r2
 80090ae:	4618      	mov	r0, r3
 80090b0:	f7f7 fa40 	bl	8000534 <__aeabi_i2d>
 80090b4:	f04f 0200 	mov.w	r2, #0
 80090b8:	4b21      	ldr	r3, [pc, #132]	; (8009140 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 80090ba:	f7f7 faa1 	bl	8000600 <__aeabi_dmul>
 80090be:	4603      	mov	r3, r0
 80090c0:	460c      	mov	r4, r1
 80090c2:	4618      	mov	r0, r3
 80090c4:	4621      	mov	r1, r4
 80090c6:	f04f 0200 	mov.w	r2, #0
 80090ca:	4b22      	ldr	r3, [pc, #136]	; (8009154 <HAL_TIM_PeriodElapsedCallback+0x6f0>)
 80090cc:	f7f7 fa98 	bl	8000600 <__aeabi_dmul>
 80090d0:	4603      	mov	r3, r0
 80090d2:	460c      	mov	r4, r1
			CalkaPosredniaRomX[1] = (long) (16
 80090d4:	4618      	mov	r0, r3
 80090d6:	4621      	mov	r1, r4
 80090d8:	f7f7 fca4 	bl	8000a24 <__aeabi_d2iz>
 80090dc:	4602      	mov	r2, r0
 80090de:	4b1a      	ldr	r3, [pc, #104]	; (8009148 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 80090e0:	605a      	str	r2, [r3, #4]
			CalkaPosredniaRomY[1] = (long) (16
					* ((DataTempRom[0].OsY + DataNow.OsY) * 0.5));
 80090e2:	4b14      	ldr	r3, [pc, #80]	; (8009134 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 80090e4:	885b      	ldrh	r3, [r3, #2]
 80090e6:	b21b      	sxth	r3, r3
 80090e8:	461a      	mov	r2, r3
 80090ea:	4b14      	ldr	r3, [pc, #80]	; (800913c <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 80090ec:	885b      	ldrh	r3, [r3, #2]
 80090ee:	b21b      	sxth	r3, r3
 80090f0:	4413      	add	r3, r2
 80090f2:	4618      	mov	r0, r3
 80090f4:	f7f7 fa1e 	bl	8000534 <__aeabi_i2d>
 80090f8:	f04f 0200 	mov.w	r2, #0
 80090fc:	4b10      	ldr	r3, [pc, #64]	; (8009140 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 80090fe:	f7f7 fa7f 	bl	8000600 <__aeabi_dmul>
 8009102:	4603      	mov	r3, r0
 8009104:	460c      	mov	r4, r1
 8009106:	4618      	mov	r0, r3
 8009108:	4621      	mov	r1, r4
 800910a:	f04f 0200 	mov.w	r2, #0
 800910e:	4b11      	ldr	r3, [pc, #68]	; (8009154 <HAL_TIM_PeriodElapsedCallback+0x6f0>)
 8009110:	f7f7 fa76 	bl	8000600 <__aeabi_dmul>
 8009114:	4603      	mov	r3, r0
 8009116:	460c      	mov	r4, r1
			CalkaPosredniaRomY[1] = (long) (16
 8009118:	4618      	mov	r0, r3
 800911a:	4621      	mov	r1, r4
 800911c:	f7f7 fc82 	bl	8000a24 <__aeabi_d2iz>
 8009120:	4602      	mov	r2, r0
 8009122:	4b0a      	ldr	r3, [pc, #40]	; (800914c <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8009124:	605a      	str	r2, [r3, #4]

			LicznikPomocniczyRomberg = 4;
 8009126:	4b02      	ldr	r3, [pc, #8]	; (8009130 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8009128:	2204      	movs	r2, #4
 800912a:	701a      	strb	r2, [r3, #0]
 800912c:	e386      	b.n	800983c <HAL_TIM_PeriodElapsedCallback+0xdd8>
 800912e:	bf00      	nop
 8009130:	20000578 	.word	0x20000578
 8009134:	200004f0 	.word	0x200004f0
 8009138:	200004e8 	.word	0x200004e8
 800913c:	200005bc 	.word	0x200005bc
 8009140:	3fe00000 	.word	0x3fe00000
 8009144:	40100000 	.word	0x40100000
 8009148:	200005d4 	.word	0x200005d4
 800914c:	200005a0 	.word	0x200005a0
 8009150:	40200000 	.word	0x40200000
 8009154:	40300000 	.word	0x40300000

		}
		else if (LicznikPomocniczyRomberg == 4)
 8009158:	4ba8      	ldr	r3, [pc, #672]	; (80093fc <HAL_TIM_PeriodElapsedCallback+0x998>)
 800915a:	781b      	ldrb	r3, [r3, #0]
 800915c:	b2db      	uxtb	r3, r3
 800915e:	2b04      	cmp	r3, #4
 8009160:	d154      	bne.n	800920c <HAL_TIM_PeriodElapsedCallback+0x7a8>
		{
			DataTempRom[1] = DataOld;
 8009162:	4ba7      	ldr	r3, [pc, #668]	; (8009400 <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8009164:	4aa7      	ldr	r2, [pc, #668]	; (8009404 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 8009166:	3306      	adds	r3, #6
 8009168:	6811      	ldr	r1, [r2, #0]
 800916a:	6019      	str	r1, [r3, #0]
 800916c:	8892      	ldrh	r2, [r2, #4]
 800916e:	809a      	strh	r2, [r3, #4]

			CalkaPosredniaRomX[3] += (long) (4
					* ((DataOld.OsX + DataNow.OsX) * 0.5));
 8009170:	4ba4      	ldr	r3, [pc, #656]	; (8009404 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 8009172:	881b      	ldrh	r3, [r3, #0]
 8009174:	b21b      	sxth	r3, r3
 8009176:	461a      	mov	r2, r3
 8009178:	4ba3      	ldr	r3, [pc, #652]	; (8009408 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 800917a:	881b      	ldrh	r3, [r3, #0]
 800917c:	b21b      	sxth	r3, r3
 800917e:	4413      	add	r3, r2
 8009180:	4618      	mov	r0, r3
 8009182:	f7f7 f9d7 	bl	8000534 <__aeabi_i2d>
 8009186:	f04f 0200 	mov.w	r2, #0
 800918a:	4ba0      	ldr	r3, [pc, #640]	; (800940c <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 800918c:	f7f7 fa38 	bl	8000600 <__aeabi_dmul>
 8009190:	4603      	mov	r3, r0
 8009192:	460c      	mov	r4, r1
 8009194:	4618      	mov	r0, r3
 8009196:	4621      	mov	r1, r4
 8009198:	f04f 0200 	mov.w	r2, #0
 800919c:	4b9c      	ldr	r3, [pc, #624]	; (8009410 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 800919e:	f7f7 fa2f 	bl	8000600 <__aeabi_dmul>
 80091a2:	4603      	mov	r3, r0
 80091a4:	460c      	mov	r4, r1
			CalkaPosredniaRomX[3] += (long) (4
 80091a6:	4618      	mov	r0, r3
 80091a8:	4621      	mov	r1, r4
 80091aa:	f7f7 fc3b 	bl	8000a24 <__aeabi_d2iz>
 80091ae:	4602      	mov	r2, r0
 80091b0:	4b98      	ldr	r3, [pc, #608]	; (8009414 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	4413      	add	r3, r2
 80091b6:	4a97      	ldr	r2, [pc, #604]	; (8009414 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 80091b8:	60d3      	str	r3, [r2, #12]
			CalkaPosredniaRomY[3] += (long) (4
					* ((DataOld.OsY + DataNow.OsY) * 0.5));
 80091ba:	4b92      	ldr	r3, [pc, #584]	; (8009404 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 80091bc:	885b      	ldrh	r3, [r3, #2]
 80091be:	b21b      	sxth	r3, r3
 80091c0:	461a      	mov	r2, r3
 80091c2:	4b91      	ldr	r3, [pc, #580]	; (8009408 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 80091c4:	885b      	ldrh	r3, [r3, #2]
 80091c6:	b21b      	sxth	r3, r3
 80091c8:	4413      	add	r3, r2
 80091ca:	4618      	mov	r0, r3
 80091cc:	f7f7 f9b2 	bl	8000534 <__aeabi_i2d>
 80091d0:	f04f 0200 	mov.w	r2, #0
 80091d4:	4b8d      	ldr	r3, [pc, #564]	; (800940c <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 80091d6:	f7f7 fa13 	bl	8000600 <__aeabi_dmul>
 80091da:	4603      	mov	r3, r0
 80091dc:	460c      	mov	r4, r1
 80091de:	4618      	mov	r0, r3
 80091e0:	4621      	mov	r1, r4
 80091e2:	f04f 0200 	mov.w	r2, #0
 80091e6:	4b8a      	ldr	r3, [pc, #552]	; (8009410 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 80091e8:	f7f7 fa0a 	bl	8000600 <__aeabi_dmul>
 80091ec:	4603      	mov	r3, r0
 80091ee:	460c      	mov	r4, r1
			CalkaPosredniaRomY[3] += (long) (4
 80091f0:	4618      	mov	r0, r3
 80091f2:	4621      	mov	r1, r4
 80091f4:	f7f7 fc16 	bl	8000a24 <__aeabi_d2iz>
 80091f8:	4602      	mov	r2, r0
 80091fa:	4b87      	ldr	r3, [pc, #540]	; (8009418 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 80091fc:	68db      	ldr	r3, [r3, #12]
 80091fe:	4413      	add	r3, r2
 8009200:	4a85      	ldr	r2, [pc, #532]	; (8009418 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 8009202:	60d3      	str	r3, [r2, #12]

			LicznikPomocniczyRomberg = 5;
 8009204:	4b7d      	ldr	r3, [pc, #500]	; (80093fc <HAL_TIM_PeriodElapsedCallback+0x998>)
 8009206:	2205      	movs	r2, #5
 8009208:	701a      	strb	r2, [r3, #0]
 800920a:	e317      	b.n	800983c <HAL_TIM_PeriodElapsedCallback+0xdd8>

		}
		else if (LicznikPomocniczyRomberg == 5)
 800920c:	4b7b      	ldr	r3, [pc, #492]	; (80093fc <HAL_TIM_PeriodElapsedCallback+0x998>)
 800920e:	781b      	ldrb	r3, [r3, #0]
 8009210:	b2db      	uxtb	r3, r3
 8009212:	2b05      	cmp	r3, #5
 8009214:	f040 8098 	bne.w	8009348 <HAL_TIM_PeriodElapsedCallback+0x8e4>
		{
			CalkaPosredniaRomX[3] += (long) (4
					* ((DataOld.OsX + DataNow.OsX) * 0.5));
 8009218:	4b7a      	ldr	r3, [pc, #488]	; (8009404 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 800921a:	881b      	ldrh	r3, [r3, #0]
 800921c:	b21b      	sxth	r3, r3
 800921e:	461a      	mov	r2, r3
 8009220:	4b79      	ldr	r3, [pc, #484]	; (8009408 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 8009222:	881b      	ldrh	r3, [r3, #0]
 8009224:	b21b      	sxth	r3, r3
 8009226:	4413      	add	r3, r2
 8009228:	4618      	mov	r0, r3
 800922a:	f7f7 f983 	bl	8000534 <__aeabi_i2d>
 800922e:	f04f 0200 	mov.w	r2, #0
 8009232:	4b76      	ldr	r3, [pc, #472]	; (800940c <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 8009234:	f7f7 f9e4 	bl	8000600 <__aeabi_dmul>
 8009238:	4603      	mov	r3, r0
 800923a:	460c      	mov	r4, r1
 800923c:	4618      	mov	r0, r3
 800923e:	4621      	mov	r1, r4
 8009240:	f04f 0200 	mov.w	r2, #0
 8009244:	4b72      	ldr	r3, [pc, #456]	; (8009410 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 8009246:	f7f7 f9db 	bl	8000600 <__aeabi_dmul>
 800924a:	4603      	mov	r3, r0
 800924c:	460c      	mov	r4, r1
			CalkaPosredniaRomX[3] += (long) (4
 800924e:	4618      	mov	r0, r3
 8009250:	4621      	mov	r1, r4
 8009252:	f7f7 fbe7 	bl	8000a24 <__aeabi_d2iz>
 8009256:	4602      	mov	r2, r0
 8009258:	4b6e      	ldr	r3, [pc, #440]	; (8009414 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	4413      	add	r3, r2
 800925e:	4a6d      	ldr	r2, [pc, #436]	; (8009414 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 8009260:	60d3      	str	r3, [r2, #12]
			CalkaPosredniaRomY[3] += (long) (4
					* ((DataOld.OsY + DataNow.OsY) * 0.5));
 8009262:	4b68      	ldr	r3, [pc, #416]	; (8009404 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 8009264:	885b      	ldrh	r3, [r3, #2]
 8009266:	b21b      	sxth	r3, r3
 8009268:	461a      	mov	r2, r3
 800926a:	4b67      	ldr	r3, [pc, #412]	; (8009408 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 800926c:	885b      	ldrh	r3, [r3, #2]
 800926e:	b21b      	sxth	r3, r3
 8009270:	4413      	add	r3, r2
 8009272:	4618      	mov	r0, r3
 8009274:	f7f7 f95e 	bl	8000534 <__aeabi_i2d>
 8009278:	f04f 0200 	mov.w	r2, #0
 800927c:	4b63      	ldr	r3, [pc, #396]	; (800940c <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 800927e:	f7f7 f9bf 	bl	8000600 <__aeabi_dmul>
 8009282:	4603      	mov	r3, r0
 8009284:	460c      	mov	r4, r1
 8009286:	4618      	mov	r0, r3
 8009288:	4621      	mov	r1, r4
 800928a:	f04f 0200 	mov.w	r2, #0
 800928e:	4b60      	ldr	r3, [pc, #384]	; (8009410 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 8009290:	f7f7 f9b6 	bl	8000600 <__aeabi_dmul>
 8009294:	4603      	mov	r3, r0
 8009296:	460c      	mov	r4, r1
			CalkaPosredniaRomY[3] += (long) (4
 8009298:	4618      	mov	r0, r3
 800929a:	4621      	mov	r1, r4
 800929c:	f7f7 fbc2 	bl	8000a24 <__aeabi_d2iz>
 80092a0:	4602      	mov	r2, r0
 80092a2:	4b5d      	ldr	r3, [pc, #372]	; (8009418 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	4413      	add	r3, r2
 80092a8:	4a5b      	ldr	r2, [pc, #364]	; (8009418 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 80092aa:	60d3      	str	r3, [r2, #12]

			CalkaPosredniaRomX[2] += (long) (8
					* ((DataTempRom[1].OsX + DataNow.OsX) * 0.5));
 80092ac:	4b54      	ldr	r3, [pc, #336]	; (8009400 <HAL_TIM_PeriodElapsedCallback+0x99c>)
 80092ae:	88db      	ldrh	r3, [r3, #6]
 80092b0:	b21b      	sxth	r3, r3
 80092b2:	461a      	mov	r2, r3
 80092b4:	4b54      	ldr	r3, [pc, #336]	; (8009408 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 80092b6:	881b      	ldrh	r3, [r3, #0]
 80092b8:	b21b      	sxth	r3, r3
 80092ba:	4413      	add	r3, r2
 80092bc:	4618      	mov	r0, r3
 80092be:	f7f7 f939 	bl	8000534 <__aeabi_i2d>
 80092c2:	f04f 0200 	mov.w	r2, #0
 80092c6:	4b51      	ldr	r3, [pc, #324]	; (800940c <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 80092c8:	f7f7 f99a 	bl	8000600 <__aeabi_dmul>
 80092cc:	4603      	mov	r3, r0
 80092ce:	460c      	mov	r4, r1
 80092d0:	4618      	mov	r0, r3
 80092d2:	4621      	mov	r1, r4
 80092d4:	f04f 0200 	mov.w	r2, #0
 80092d8:	4b50      	ldr	r3, [pc, #320]	; (800941c <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 80092da:	f7f7 f991 	bl	8000600 <__aeabi_dmul>
 80092de:	4603      	mov	r3, r0
 80092e0:	460c      	mov	r4, r1
			CalkaPosredniaRomX[2] += (long) (8
 80092e2:	4618      	mov	r0, r3
 80092e4:	4621      	mov	r1, r4
 80092e6:	f7f7 fb9d 	bl	8000a24 <__aeabi_d2iz>
 80092ea:	4602      	mov	r2, r0
 80092ec:	4b49      	ldr	r3, [pc, #292]	; (8009414 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 80092ee:	689b      	ldr	r3, [r3, #8]
 80092f0:	4413      	add	r3, r2
 80092f2:	4a48      	ldr	r2, [pc, #288]	; (8009414 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 80092f4:	6093      	str	r3, [r2, #8]
			CalkaPosredniaRomY[2] += (long) (8
					* ((DataTempRom[1].OsY + DataNow.OsY) * 0.5));
 80092f6:	4b42      	ldr	r3, [pc, #264]	; (8009400 <HAL_TIM_PeriodElapsedCallback+0x99c>)
 80092f8:	891b      	ldrh	r3, [r3, #8]
 80092fa:	b21b      	sxth	r3, r3
 80092fc:	461a      	mov	r2, r3
 80092fe:	4b42      	ldr	r3, [pc, #264]	; (8009408 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 8009300:	885b      	ldrh	r3, [r3, #2]
 8009302:	b21b      	sxth	r3, r3
 8009304:	4413      	add	r3, r2
 8009306:	4618      	mov	r0, r3
 8009308:	f7f7 f914 	bl	8000534 <__aeabi_i2d>
 800930c:	f04f 0200 	mov.w	r2, #0
 8009310:	4b3e      	ldr	r3, [pc, #248]	; (800940c <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 8009312:	f7f7 f975 	bl	8000600 <__aeabi_dmul>
 8009316:	4603      	mov	r3, r0
 8009318:	460c      	mov	r4, r1
 800931a:	4618      	mov	r0, r3
 800931c:	4621      	mov	r1, r4
 800931e:	f04f 0200 	mov.w	r2, #0
 8009322:	4b3e      	ldr	r3, [pc, #248]	; (800941c <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 8009324:	f7f7 f96c 	bl	8000600 <__aeabi_dmul>
 8009328:	4603      	mov	r3, r0
 800932a:	460c      	mov	r4, r1
			CalkaPosredniaRomY[2] += (long) (8
 800932c:	4618      	mov	r0, r3
 800932e:	4621      	mov	r1, r4
 8009330:	f7f7 fb78 	bl	8000a24 <__aeabi_d2iz>
 8009334:	4602      	mov	r2, r0
 8009336:	4b38      	ldr	r3, [pc, #224]	; (8009418 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 8009338:	689b      	ldr	r3, [r3, #8]
 800933a:	4413      	add	r3, r2
 800933c:	4a36      	ldr	r2, [pc, #216]	; (8009418 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 800933e:	6093      	str	r3, [r2, #8]

			LicznikPomocniczyRomberg = 6;
 8009340:	4b2e      	ldr	r3, [pc, #184]	; (80093fc <HAL_TIM_PeriodElapsedCallback+0x998>)
 8009342:	2206      	movs	r2, #6
 8009344:	701a      	strb	r2, [r3, #0]
 8009346:	e279      	b.n	800983c <HAL_TIM_PeriodElapsedCallback+0xdd8>

		}
		else if (LicznikPomocniczyRomberg == 6)
 8009348:	4b2c      	ldr	r3, [pc, #176]	; (80093fc <HAL_TIM_PeriodElapsedCallback+0x998>)
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	b2db      	uxtb	r3, r3
 800934e:	2b06      	cmp	r3, #6
 8009350:	d166      	bne.n	8009420 <HAL_TIM_PeriodElapsedCallback+0x9bc>
		{
			DataTempRom[3] = DataOld;
 8009352:	4b2b      	ldr	r3, [pc, #172]	; (8009400 <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8009354:	4a2b      	ldr	r2, [pc, #172]	; (8009404 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 8009356:	3312      	adds	r3, #18
 8009358:	6811      	ldr	r1, [r2, #0]
 800935a:	6019      	str	r1, [r3, #0]
 800935c:	8892      	ldrh	r2, [r2, #4]
 800935e:	809a      	strh	r2, [r3, #4]

			CalkaPosredniaRomX[3] += (long) (4
					* ((DataOld.OsX + DataNow.OsX) * 0.5));
 8009360:	4b28      	ldr	r3, [pc, #160]	; (8009404 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 8009362:	881b      	ldrh	r3, [r3, #0]
 8009364:	b21b      	sxth	r3, r3
 8009366:	461a      	mov	r2, r3
 8009368:	4b27      	ldr	r3, [pc, #156]	; (8009408 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 800936a:	881b      	ldrh	r3, [r3, #0]
 800936c:	b21b      	sxth	r3, r3
 800936e:	4413      	add	r3, r2
 8009370:	4618      	mov	r0, r3
 8009372:	f7f7 f8df 	bl	8000534 <__aeabi_i2d>
 8009376:	f04f 0200 	mov.w	r2, #0
 800937a:	4b24      	ldr	r3, [pc, #144]	; (800940c <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 800937c:	f7f7 f940 	bl	8000600 <__aeabi_dmul>
 8009380:	4603      	mov	r3, r0
 8009382:	460c      	mov	r4, r1
 8009384:	4618      	mov	r0, r3
 8009386:	4621      	mov	r1, r4
 8009388:	f04f 0200 	mov.w	r2, #0
 800938c:	4b20      	ldr	r3, [pc, #128]	; (8009410 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 800938e:	f7f7 f937 	bl	8000600 <__aeabi_dmul>
 8009392:	4603      	mov	r3, r0
 8009394:	460c      	mov	r4, r1
			CalkaPosredniaRomX[3] += (long) (4
 8009396:	4618      	mov	r0, r3
 8009398:	4621      	mov	r1, r4
 800939a:	f7f7 fb43 	bl	8000a24 <__aeabi_d2iz>
 800939e:	4602      	mov	r2, r0
 80093a0:	4b1c      	ldr	r3, [pc, #112]	; (8009414 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 80093a2:	68db      	ldr	r3, [r3, #12]
 80093a4:	4413      	add	r3, r2
 80093a6:	4a1b      	ldr	r2, [pc, #108]	; (8009414 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 80093a8:	60d3      	str	r3, [r2, #12]
			CalkaPosredniaRomY[3] += (long) (4
					* ((DataOld.OsY + DataNow.OsY) * 0.5));
 80093aa:	4b16      	ldr	r3, [pc, #88]	; (8009404 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 80093ac:	885b      	ldrh	r3, [r3, #2]
 80093ae:	b21b      	sxth	r3, r3
 80093b0:	461a      	mov	r2, r3
 80093b2:	4b15      	ldr	r3, [pc, #84]	; (8009408 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 80093b4:	885b      	ldrh	r3, [r3, #2]
 80093b6:	b21b      	sxth	r3, r3
 80093b8:	4413      	add	r3, r2
 80093ba:	4618      	mov	r0, r3
 80093bc:	f7f7 f8ba 	bl	8000534 <__aeabi_i2d>
 80093c0:	f04f 0200 	mov.w	r2, #0
 80093c4:	4b11      	ldr	r3, [pc, #68]	; (800940c <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 80093c6:	f7f7 f91b 	bl	8000600 <__aeabi_dmul>
 80093ca:	4603      	mov	r3, r0
 80093cc:	460c      	mov	r4, r1
 80093ce:	4618      	mov	r0, r3
 80093d0:	4621      	mov	r1, r4
 80093d2:	f04f 0200 	mov.w	r2, #0
 80093d6:	4b0e      	ldr	r3, [pc, #56]	; (8009410 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 80093d8:	f7f7 f912 	bl	8000600 <__aeabi_dmul>
 80093dc:	4603      	mov	r3, r0
 80093de:	460c      	mov	r4, r1
			CalkaPosredniaRomY[3] += (long) (4
 80093e0:	4618      	mov	r0, r3
 80093e2:	4621      	mov	r1, r4
 80093e4:	f7f7 fb1e 	bl	8000a24 <__aeabi_d2iz>
 80093e8:	4602      	mov	r2, r0
 80093ea:	4b0b      	ldr	r3, [pc, #44]	; (8009418 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 80093ec:	68db      	ldr	r3, [r3, #12]
 80093ee:	4413      	add	r3, r2
 80093f0:	4a09      	ldr	r2, [pc, #36]	; (8009418 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 80093f2:	60d3      	str	r3, [r2, #12]

			LicznikPomocniczyRomberg = 7;
 80093f4:	4b01      	ldr	r3, [pc, #4]	; (80093fc <HAL_TIM_PeriodElapsedCallback+0x998>)
 80093f6:	2207      	movs	r2, #7
 80093f8:	701a      	strb	r2, [r3, #0]
 80093fa:	e21f      	b.n	800983c <HAL_TIM_PeriodElapsedCallback+0xdd8>
 80093fc:	20000578 	.word	0x20000578
 8009400:	200004f0 	.word	0x200004f0
 8009404:	200004e8 	.word	0x200004e8
 8009408:	200005bc 	.word	0x200005bc
 800940c:	3fe00000 	.word	0x3fe00000
 8009410:	40100000 	.word	0x40100000
 8009414:	200005d4 	.word	0x200005d4
 8009418:	200005a0 	.word	0x200005a0
 800941c:	40200000 	.word	0x40200000

		}
		else if (LicznikPomocniczyRomberg == 7)
 8009420:	4bb8      	ldr	r3, [pc, #736]	; (8009704 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	b2db      	uxtb	r3, r3
 8009426:	2b07      	cmp	r3, #7
 8009428:	f040 8208 	bne.w	800983c <HAL_TIM_PeriodElapsedCallback+0xdd8>
		{
			CalkaPosredniaRomX[3] += (long) (4
					* ((DataOld.OsX + DataNow.OsX) * 0.5));
 800942c:	4bb6      	ldr	r3, [pc, #728]	; (8009708 <HAL_TIM_PeriodElapsedCallback+0xca4>)
 800942e:	881b      	ldrh	r3, [r3, #0]
 8009430:	b21b      	sxth	r3, r3
 8009432:	461a      	mov	r2, r3
 8009434:	4bb5      	ldr	r3, [pc, #724]	; (800970c <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8009436:	881b      	ldrh	r3, [r3, #0]
 8009438:	b21b      	sxth	r3, r3
 800943a:	4413      	add	r3, r2
 800943c:	4618      	mov	r0, r3
 800943e:	f7f7 f879 	bl	8000534 <__aeabi_i2d>
 8009442:	f04f 0200 	mov.w	r2, #0
 8009446:	4bb2      	ldr	r3, [pc, #712]	; (8009710 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8009448:	f7f7 f8da 	bl	8000600 <__aeabi_dmul>
 800944c:	4603      	mov	r3, r0
 800944e:	460c      	mov	r4, r1
 8009450:	4618      	mov	r0, r3
 8009452:	4621      	mov	r1, r4
 8009454:	f04f 0200 	mov.w	r2, #0
 8009458:	4bae      	ldr	r3, [pc, #696]	; (8009714 <HAL_TIM_PeriodElapsedCallback+0xcb0>)
 800945a:	f7f7 f8d1 	bl	8000600 <__aeabi_dmul>
 800945e:	4603      	mov	r3, r0
 8009460:	460c      	mov	r4, r1
			CalkaPosredniaRomX[3] += (long) (4
 8009462:	4618      	mov	r0, r3
 8009464:	4621      	mov	r1, r4
 8009466:	f7f7 fadd 	bl	8000a24 <__aeabi_d2iz>
 800946a:	4602      	mov	r2, r0
 800946c:	4baa      	ldr	r3, [pc, #680]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 800946e:	68db      	ldr	r3, [r3, #12]
 8009470:	4413      	add	r3, r2
 8009472:	4aa9      	ldr	r2, [pc, #676]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 8009474:	60d3      	str	r3, [r2, #12]
			CalkaPosredniaRomY[3] += (long) (4
					* ((DataOld.OsY + DataNow.OsY) * 0.5));
 8009476:	4ba4      	ldr	r3, [pc, #656]	; (8009708 <HAL_TIM_PeriodElapsedCallback+0xca4>)
 8009478:	885b      	ldrh	r3, [r3, #2]
 800947a:	b21b      	sxth	r3, r3
 800947c:	461a      	mov	r2, r3
 800947e:	4ba3      	ldr	r3, [pc, #652]	; (800970c <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8009480:	885b      	ldrh	r3, [r3, #2]
 8009482:	b21b      	sxth	r3, r3
 8009484:	4413      	add	r3, r2
 8009486:	4618      	mov	r0, r3
 8009488:	f7f7 f854 	bl	8000534 <__aeabi_i2d>
 800948c:	f04f 0200 	mov.w	r2, #0
 8009490:	4b9f      	ldr	r3, [pc, #636]	; (8009710 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8009492:	f7f7 f8b5 	bl	8000600 <__aeabi_dmul>
 8009496:	4603      	mov	r3, r0
 8009498:	460c      	mov	r4, r1
 800949a:	4618      	mov	r0, r3
 800949c:	4621      	mov	r1, r4
 800949e:	f04f 0200 	mov.w	r2, #0
 80094a2:	4b9c      	ldr	r3, [pc, #624]	; (8009714 <HAL_TIM_PeriodElapsedCallback+0xcb0>)
 80094a4:	f7f7 f8ac 	bl	8000600 <__aeabi_dmul>
 80094a8:	4603      	mov	r3, r0
 80094aa:	460c      	mov	r4, r1
			CalkaPosredniaRomY[3] += (long) (4
 80094ac:	4618      	mov	r0, r3
 80094ae:	4621      	mov	r1, r4
 80094b0:	f7f7 fab8 	bl	8000a24 <__aeabi_d2iz>
 80094b4:	4602      	mov	r2, r0
 80094b6:	4b99      	ldr	r3, [pc, #612]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80094b8:	68db      	ldr	r3, [r3, #12]
 80094ba:	4413      	add	r3, r2
 80094bc:	4a97      	ldr	r2, [pc, #604]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80094be:	60d3      	str	r3, [r2, #12]

			CalkaPosredniaRomX[2] += (long) (8
					* ((DataTempRom[3].OsX + DataNow.OsX) * 0.5));
 80094c0:	4b97      	ldr	r3, [pc, #604]	; (8009720 <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 80094c2:	8a5b      	ldrh	r3, [r3, #18]
 80094c4:	b21b      	sxth	r3, r3
 80094c6:	461a      	mov	r2, r3
 80094c8:	4b90      	ldr	r3, [pc, #576]	; (800970c <HAL_TIM_PeriodElapsedCallback+0xca8>)
 80094ca:	881b      	ldrh	r3, [r3, #0]
 80094cc:	b21b      	sxth	r3, r3
 80094ce:	4413      	add	r3, r2
 80094d0:	4618      	mov	r0, r3
 80094d2:	f7f7 f82f 	bl	8000534 <__aeabi_i2d>
 80094d6:	f04f 0200 	mov.w	r2, #0
 80094da:	4b8d      	ldr	r3, [pc, #564]	; (8009710 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 80094dc:	f7f7 f890 	bl	8000600 <__aeabi_dmul>
 80094e0:	4603      	mov	r3, r0
 80094e2:	460c      	mov	r4, r1
 80094e4:	4618      	mov	r0, r3
 80094e6:	4621      	mov	r1, r4
 80094e8:	f04f 0200 	mov.w	r2, #0
 80094ec:	4b8d      	ldr	r3, [pc, #564]	; (8009724 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 80094ee:	f7f7 f887 	bl	8000600 <__aeabi_dmul>
 80094f2:	4603      	mov	r3, r0
 80094f4:	460c      	mov	r4, r1
			CalkaPosredniaRomX[2] += (long) (8
 80094f6:	4618      	mov	r0, r3
 80094f8:	4621      	mov	r1, r4
 80094fa:	f7f7 fa93 	bl	8000a24 <__aeabi_d2iz>
 80094fe:	4602      	mov	r2, r0
 8009500:	4b85      	ldr	r3, [pc, #532]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	4413      	add	r3, r2
 8009506:	4a84      	ldr	r2, [pc, #528]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 8009508:	6093      	str	r3, [r2, #8]
			CalkaPosredniaRomY[2] += (long) (8
					* ((DataTempRom[3].OsY + DataNow.OsY) * 0.5));
 800950a:	4b85      	ldr	r3, [pc, #532]	; (8009720 <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 800950c:	8a9b      	ldrh	r3, [r3, #20]
 800950e:	b21b      	sxth	r3, r3
 8009510:	461a      	mov	r2, r3
 8009512:	4b7e      	ldr	r3, [pc, #504]	; (800970c <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8009514:	885b      	ldrh	r3, [r3, #2]
 8009516:	b21b      	sxth	r3, r3
 8009518:	4413      	add	r3, r2
 800951a:	4618      	mov	r0, r3
 800951c:	f7f7 f80a 	bl	8000534 <__aeabi_i2d>
 8009520:	f04f 0200 	mov.w	r2, #0
 8009524:	4b7a      	ldr	r3, [pc, #488]	; (8009710 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8009526:	f7f7 f86b 	bl	8000600 <__aeabi_dmul>
 800952a:	4603      	mov	r3, r0
 800952c:	460c      	mov	r4, r1
 800952e:	4618      	mov	r0, r3
 8009530:	4621      	mov	r1, r4
 8009532:	f04f 0200 	mov.w	r2, #0
 8009536:	4b7b      	ldr	r3, [pc, #492]	; (8009724 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 8009538:	f7f7 f862 	bl	8000600 <__aeabi_dmul>
 800953c:	4603      	mov	r3, r0
 800953e:	460c      	mov	r4, r1
			CalkaPosredniaRomY[2] += (long) (8
 8009540:	4618      	mov	r0, r3
 8009542:	4621      	mov	r1, r4
 8009544:	f7f7 fa6e 	bl	8000a24 <__aeabi_d2iz>
 8009548:	4602      	mov	r2, r0
 800954a:	4b74      	ldr	r3, [pc, #464]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 800954c:	689b      	ldr	r3, [r3, #8]
 800954e:	4413      	add	r3, r2
 8009550:	4a72      	ldr	r2, [pc, #456]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 8009552:	6093      	str	r3, [r2, #8]

			CalkaPosredniaRomX[1] += (long) (16
					* ((DataTempRom[1].OsX + DataNow.OsX) * 0.5));
 8009554:	4b72      	ldr	r3, [pc, #456]	; (8009720 <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 8009556:	88db      	ldrh	r3, [r3, #6]
 8009558:	b21b      	sxth	r3, r3
 800955a:	461a      	mov	r2, r3
 800955c:	4b6b      	ldr	r3, [pc, #428]	; (800970c <HAL_TIM_PeriodElapsedCallback+0xca8>)
 800955e:	881b      	ldrh	r3, [r3, #0]
 8009560:	b21b      	sxth	r3, r3
 8009562:	4413      	add	r3, r2
 8009564:	4618      	mov	r0, r3
 8009566:	f7f6 ffe5 	bl	8000534 <__aeabi_i2d>
 800956a:	f04f 0200 	mov.w	r2, #0
 800956e:	4b68      	ldr	r3, [pc, #416]	; (8009710 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8009570:	f7f7 f846 	bl	8000600 <__aeabi_dmul>
 8009574:	4603      	mov	r3, r0
 8009576:	460c      	mov	r4, r1
 8009578:	4618      	mov	r0, r3
 800957a:	4621      	mov	r1, r4
 800957c:	f04f 0200 	mov.w	r2, #0
 8009580:	4b69      	ldr	r3, [pc, #420]	; (8009728 <HAL_TIM_PeriodElapsedCallback+0xcc4>)
 8009582:	f7f7 f83d 	bl	8000600 <__aeabi_dmul>
 8009586:	4603      	mov	r3, r0
 8009588:	460c      	mov	r4, r1
			CalkaPosredniaRomX[1] += (long) (16
 800958a:	4618      	mov	r0, r3
 800958c:	4621      	mov	r1, r4
 800958e:	f7f7 fa49 	bl	8000a24 <__aeabi_d2iz>
 8009592:	4602      	mov	r2, r0
 8009594:	4b60      	ldr	r3, [pc, #384]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	4413      	add	r3, r2
 800959a:	4a5f      	ldr	r2, [pc, #380]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 800959c:	6053      	str	r3, [r2, #4]
			CalkaPosredniaRomY[1] += (long) (16
					* ((DataTempRom[1].OsY + DataNow.OsY) * 0.5));
 800959e:	4b60      	ldr	r3, [pc, #384]	; (8009720 <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 80095a0:	891b      	ldrh	r3, [r3, #8]
 80095a2:	b21b      	sxth	r3, r3
 80095a4:	461a      	mov	r2, r3
 80095a6:	4b59      	ldr	r3, [pc, #356]	; (800970c <HAL_TIM_PeriodElapsedCallback+0xca8>)
 80095a8:	885b      	ldrh	r3, [r3, #2]
 80095aa:	b21b      	sxth	r3, r3
 80095ac:	4413      	add	r3, r2
 80095ae:	4618      	mov	r0, r3
 80095b0:	f7f6 ffc0 	bl	8000534 <__aeabi_i2d>
 80095b4:	f04f 0200 	mov.w	r2, #0
 80095b8:	4b55      	ldr	r3, [pc, #340]	; (8009710 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 80095ba:	f7f7 f821 	bl	8000600 <__aeabi_dmul>
 80095be:	4603      	mov	r3, r0
 80095c0:	460c      	mov	r4, r1
 80095c2:	4618      	mov	r0, r3
 80095c4:	4621      	mov	r1, r4
 80095c6:	f04f 0200 	mov.w	r2, #0
 80095ca:	4b57      	ldr	r3, [pc, #348]	; (8009728 <HAL_TIM_PeriodElapsedCallback+0xcc4>)
 80095cc:	f7f7 f818 	bl	8000600 <__aeabi_dmul>
 80095d0:	4603      	mov	r3, r0
 80095d2:	460c      	mov	r4, r1
			CalkaPosredniaRomY[1] += (long) (16
 80095d4:	4618      	mov	r0, r3
 80095d6:	4621      	mov	r1, r4
 80095d8:	f7f7 fa24 	bl	8000a24 <__aeabi_d2iz>
 80095dc:	4602      	mov	r2, r0
 80095de:	4b4f      	ldr	r3, [pc, #316]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	4413      	add	r3, r2
 80095e4:	4a4d      	ldr	r2, [pc, #308]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80095e6:	6053      	str	r3, [r2, #4]

			CalkaPosredniaRomX[0] = (long) (32
					* ((DataTempRom[0].OsX + DataNow.OsX) * 0.5));
 80095e8:	4b4d      	ldr	r3, [pc, #308]	; (8009720 <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 80095ea:	881b      	ldrh	r3, [r3, #0]
 80095ec:	b21b      	sxth	r3, r3
 80095ee:	461a      	mov	r2, r3
 80095f0:	4b46      	ldr	r3, [pc, #280]	; (800970c <HAL_TIM_PeriodElapsedCallback+0xca8>)
 80095f2:	881b      	ldrh	r3, [r3, #0]
 80095f4:	b21b      	sxth	r3, r3
 80095f6:	4413      	add	r3, r2
 80095f8:	4618      	mov	r0, r3
 80095fa:	f7f6 ff9b 	bl	8000534 <__aeabi_i2d>
 80095fe:	f04f 0200 	mov.w	r2, #0
 8009602:	4b43      	ldr	r3, [pc, #268]	; (8009710 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8009604:	f7f6 fffc 	bl	8000600 <__aeabi_dmul>
 8009608:	4603      	mov	r3, r0
 800960a:	460c      	mov	r4, r1
 800960c:	4618      	mov	r0, r3
 800960e:	4621      	mov	r1, r4
 8009610:	f04f 0200 	mov.w	r2, #0
 8009614:	4b45      	ldr	r3, [pc, #276]	; (800972c <HAL_TIM_PeriodElapsedCallback+0xcc8>)
 8009616:	f7f6 fff3 	bl	8000600 <__aeabi_dmul>
 800961a:	4603      	mov	r3, r0
 800961c:	460c      	mov	r4, r1
			CalkaPosredniaRomX[0] = (long) (32
 800961e:	4618      	mov	r0, r3
 8009620:	4621      	mov	r1, r4
 8009622:	f7f7 f9ff 	bl	8000a24 <__aeabi_d2iz>
 8009626:	4602      	mov	r2, r0
 8009628:	4b3b      	ldr	r3, [pc, #236]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 800962a:	601a      	str	r2, [r3, #0]
			CalkaPosredniaRomY[0] = (long) (32
					* ((DataTempRom[0].OsY + DataNow.OsY) * 0.5));
 800962c:	4b3c      	ldr	r3, [pc, #240]	; (8009720 <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 800962e:	885b      	ldrh	r3, [r3, #2]
 8009630:	b21b      	sxth	r3, r3
 8009632:	461a      	mov	r2, r3
 8009634:	4b35      	ldr	r3, [pc, #212]	; (800970c <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8009636:	885b      	ldrh	r3, [r3, #2]
 8009638:	b21b      	sxth	r3, r3
 800963a:	4413      	add	r3, r2
 800963c:	4618      	mov	r0, r3
 800963e:	f7f6 ff79 	bl	8000534 <__aeabi_i2d>
 8009642:	f04f 0200 	mov.w	r2, #0
 8009646:	4b32      	ldr	r3, [pc, #200]	; (8009710 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8009648:	f7f6 ffda 	bl	8000600 <__aeabi_dmul>
 800964c:	4603      	mov	r3, r0
 800964e:	460c      	mov	r4, r1
 8009650:	4618      	mov	r0, r3
 8009652:	4621      	mov	r1, r4
 8009654:	f04f 0200 	mov.w	r2, #0
 8009658:	4b34      	ldr	r3, [pc, #208]	; (800972c <HAL_TIM_PeriodElapsedCallback+0xcc8>)
 800965a:	f7f6 ffd1 	bl	8000600 <__aeabi_dmul>
 800965e:	4603      	mov	r3, r0
 8009660:	460c      	mov	r4, r1
			CalkaPosredniaRomY[0] = (long) (32
 8009662:	4618      	mov	r0, r3
 8009664:	4621      	mov	r1, r4
 8009666:	f7f7 f9dd 	bl	8000a24 <__aeabi_d2iz>
 800966a:	4602      	mov	r2, r0
 800966c:	4b2b      	ldr	r3, [pc, #172]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 800966e:	601a      	str	r2, [r3, #0]

			CalkaPomocniczaRomX[0] = (long) (CalkaPosredniaRomX[1]
 8009670:	4b29      	ldr	r3, [pc, #164]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 8009672:	685a      	ldr	r2, [r3, #4]
					+ ((CalkaPosredniaRomX[1] - CalkaPosredniaRomX[0]) / 3));
 8009674:	4b28      	ldr	r3, [pc, #160]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 8009676:	6859      	ldr	r1, [r3, #4]
 8009678:	4b27      	ldr	r3, [pc, #156]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	1acb      	subs	r3, r1, r3
 800967e:	492c      	ldr	r1, [pc, #176]	; (8009730 <HAL_TIM_PeriodElapsedCallback+0xccc>)
 8009680:	fb81 0103 	smull	r0, r1, r1, r3
 8009684:	17db      	asrs	r3, r3, #31
 8009686:	1acb      	subs	r3, r1, r3
			CalkaPomocniczaRomX[0] = (long) (CalkaPosredniaRomX[1]
 8009688:	4413      	add	r3, r2
 800968a:	4a2a      	ldr	r2, [pc, #168]	; (8009734 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 800968c:	6013      	str	r3, [r2, #0]
			CalkaPomocniczaRomX[1] = (long) (CalkaPosredniaRomX[2]
 800968e:	4b22      	ldr	r3, [pc, #136]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 8009690:	689a      	ldr	r2, [r3, #8]
					+ ((CalkaPosredniaRomX[2] - CalkaPosredniaRomX[1]) / 3));
 8009692:	4b21      	ldr	r3, [pc, #132]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 8009694:	6899      	ldr	r1, [r3, #8]
 8009696:	4b20      	ldr	r3, [pc, #128]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	1acb      	subs	r3, r1, r3
 800969c:	4924      	ldr	r1, [pc, #144]	; (8009730 <HAL_TIM_PeriodElapsedCallback+0xccc>)
 800969e:	fb81 0103 	smull	r0, r1, r1, r3
 80096a2:	17db      	asrs	r3, r3, #31
 80096a4:	1acb      	subs	r3, r1, r3
			CalkaPomocniczaRomX[1] = (long) (CalkaPosredniaRomX[2]
 80096a6:	4413      	add	r3, r2
 80096a8:	4a22      	ldr	r2, [pc, #136]	; (8009734 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80096aa:	6053      	str	r3, [r2, #4]
			CalkaPomocniczaRomX[2] = (long) (CalkaPosredniaRomX[3]
 80096ac:	4b1a      	ldr	r3, [pc, #104]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 80096ae:	68da      	ldr	r2, [r3, #12]
					+ ((CalkaPosredniaRomX[3] - CalkaPosredniaRomX[2]) / 3));
 80096b0:	4b19      	ldr	r3, [pc, #100]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 80096b2:	68d9      	ldr	r1, [r3, #12]
 80096b4:	4b18      	ldr	r3, [pc, #96]	; (8009718 <HAL_TIM_PeriodElapsedCallback+0xcb4>)
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	1acb      	subs	r3, r1, r3
 80096ba:	491d      	ldr	r1, [pc, #116]	; (8009730 <HAL_TIM_PeriodElapsedCallback+0xccc>)
 80096bc:	fb81 0103 	smull	r0, r1, r1, r3
 80096c0:	17db      	asrs	r3, r3, #31
 80096c2:	1acb      	subs	r3, r1, r3
			CalkaPomocniczaRomX[2] = (long) (CalkaPosredniaRomX[3]
 80096c4:	4413      	add	r3, r2
 80096c6:	4a1b      	ldr	r2, [pc, #108]	; (8009734 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80096c8:	6093      	str	r3, [r2, #8]

			CalkaPomocniczaRomY[0] = (long) (CalkaPosredniaRomY[1]
 80096ca:	4b14      	ldr	r3, [pc, #80]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80096cc:	685a      	ldr	r2, [r3, #4]
					+ ((CalkaPosredniaRomY[1] - CalkaPosredniaRomY[0]) / 3));
 80096ce:	4b13      	ldr	r3, [pc, #76]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80096d0:	6859      	ldr	r1, [r3, #4]
 80096d2:	4b12      	ldr	r3, [pc, #72]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	1acb      	subs	r3, r1, r3
 80096d8:	4915      	ldr	r1, [pc, #84]	; (8009730 <HAL_TIM_PeriodElapsedCallback+0xccc>)
 80096da:	fb81 0103 	smull	r0, r1, r1, r3
 80096de:	17db      	asrs	r3, r3, #31
 80096e0:	1acb      	subs	r3, r1, r3
			CalkaPomocniczaRomY[0] = (long) (CalkaPosredniaRomY[1]
 80096e2:	4413      	add	r3, r2
 80096e4:	4a14      	ldr	r2, [pc, #80]	; (8009738 <HAL_TIM_PeriodElapsedCallback+0xcd4>)
 80096e6:	6013      	str	r3, [r2, #0]
			CalkaPomocniczaRomY[1] = (long) (CalkaPosredniaRomY[2]
 80096e8:	4b0c      	ldr	r3, [pc, #48]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80096ea:	689a      	ldr	r2, [r3, #8]
					+ ((CalkaPosredniaRomY[2] - CalkaPosredniaRomY[1]) / 3));
 80096ec:	4b0b      	ldr	r3, [pc, #44]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80096ee:	6899      	ldr	r1, [r3, #8]
 80096f0:	4b0a      	ldr	r3, [pc, #40]	; (800971c <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	1acb      	subs	r3, r1, r3
 80096f6:	490e      	ldr	r1, [pc, #56]	; (8009730 <HAL_TIM_PeriodElapsedCallback+0xccc>)
 80096f8:	fb81 0103 	smull	r0, r1, r1, r3
 80096fc:	17db      	asrs	r3, r3, #31
 80096fe:	1acb      	subs	r3, r1, r3
			CalkaPomocniczaRomY[1] = (long) (CalkaPosredniaRomY[2]
 8009700:	4413      	add	r3, r2
 8009702:	e01b      	b.n	800973c <HAL_TIM_PeriodElapsedCallback+0xcd8>
 8009704:	20000578 	.word	0x20000578
 8009708:	200004e8 	.word	0x200004e8
 800970c:	200005bc 	.word	0x200005bc
 8009710:	3fe00000 	.word	0x3fe00000
 8009714:	40100000 	.word	0x40100000
 8009718:	200005d4 	.word	0x200005d4
 800971c:	200005a0 	.word	0x200005a0
 8009720:	200004f0 	.word	0x200004f0
 8009724:	40200000 	.word	0x40200000
 8009728:	40300000 	.word	0x40300000
 800972c:	40400000 	.word	0x40400000
 8009730:	55555556 	.word	0x55555556
 8009734:	20000594 	.word	0x20000594
 8009738:	2000057c 	.word	0x2000057c
 800973c:	4a96      	ldr	r2, [pc, #600]	; (8009998 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 800973e:	6053      	str	r3, [r2, #4]
			CalkaPomocniczaRomY[2] = (long) (CalkaPosredniaRomY[3]
 8009740:	4b96      	ldr	r3, [pc, #600]	; (800999c <HAL_TIM_PeriodElapsedCallback+0xf38>)
 8009742:	68da      	ldr	r2, [r3, #12]
					+ ((CalkaPosredniaRomY[3] - CalkaPosredniaRomY[2]) / 3));
 8009744:	4b95      	ldr	r3, [pc, #596]	; (800999c <HAL_TIM_PeriodElapsedCallback+0xf38>)
 8009746:	68d9      	ldr	r1, [r3, #12]
 8009748:	4b94      	ldr	r3, [pc, #592]	; (800999c <HAL_TIM_PeriodElapsedCallback+0xf38>)
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	1acb      	subs	r3, r1, r3
 800974e:	4994      	ldr	r1, [pc, #592]	; (80099a0 <HAL_TIM_PeriodElapsedCallback+0xf3c>)
 8009750:	fb81 0103 	smull	r0, r1, r1, r3
 8009754:	17db      	asrs	r3, r3, #31
 8009756:	1acb      	subs	r3, r1, r3
			CalkaPomocniczaRomY[2] = (long) (CalkaPosredniaRomY[3]
 8009758:	4413      	add	r3, r2
 800975a:	4a8f      	ldr	r2, [pc, #572]	; (8009998 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 800975c:	6093      	str	r3, [r2, #8]

			CalkaPomocnicza2RomX[0] = (long) (CalkaPomocniczaRomX[1]
 800975e:	4b91      	ldr	r3, [pc, #580]	; (80099a4 <HAL_TIM_PeriodElapsedCallback+0xf40>)
 8009760:	685a      	ldr	r2, [r3, #4]
					+ ((CalkaPomocniczaRomX[1] - CalkaPomocniczaRomX[0]) / 15));
 8009762:	4b90      	ldr	r3, [pc, #576]	; (80099a4 <HAL_TIM_PeriodElapsedCallback+0xf40>)
 8009764:	6859      	ldr	r1, [r3, #4]
 8009766:	4b8f      	ldr	r3, [pc, #572]	; (80099a4 <HAL_TIM_PeriodElapsedCallback+0xf40>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	1acb      	subs	r3, r1, r3
 800976c:	498e      	ldr	r1, [pc, #568]	; (80099a8 <HAL_TIM_PeriodElapsedCallback+0xf44>)
 800976e:	fb81 0103 	smull	r0, r1, r1, r3
 8009772:	4419      	add	r1, r3
 8009774:	10c9      	asrs	r1, r1, #3
 8009776:	17db      	asrs	r3, r3, #31
 8009778:	1acb      	subs	r3, r1, r3
			CalkaPomocnicza2RomX[0] = (long) (CalkaPomocniczaRomX[1]
 800977a:	4413      	add	r3, r2
 800977c:	4a8b      	ldr	r2, [pc, #556]	; (80099ac <HAL_TIM_PeriodElapsedCallback+0xf48>)
 800977e:	6013      	str	r3, [r2, #0]
			CalkaPomocnicza2RomX[1] = (long) (CalkaPomocniczaRomX[2]
 8009780:	4b88      	ldr	r3, [pc, #544]	; (80099a4 <HAL_TIM_PeriodElapsedCallback+0xf40>)
 8009782:	689a      	ldr	r2, [r3, #8]
					+ ((CalkaPomocniczaRomX[2] - CalkaPomocniczaRomX[1]) / 15));
 8009784:	4b87      	ldr	r3, [pc, #540]	; (80099a4 <HAL_TIM_PeriodElapsedCallback+0xf40>)
 8009786:	6899      	ldr	r1, [r3, #8]
 8009788:	4b86      	ldr	r3, [pc, #536]	; (80099a4 <HAL_TIM_PeriodElapsedCallback+0xf40>)
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	1acb      	subs	r3, r1, r3
 800978e:	4986      	ldr	r1, [pc, #536]	; (80099a8 <HAL_TIM_PeriodElapsedCallback+0xf44>)
 8009790:	fb81 0103 	smull	r0, r1, r1, r3
 8009794:	4419      	add	r1, r3
 8009796:	10c9      	asrs	r1, r1, #3
 8009798:	17db      	asrs	r3, r3, #31
 800979a:	1acb      	subs	r3, r1, r3
			CalkaPomocnicza2RomX[1] = (long) (CalkaPomocniczaRomX[2]
 800979c:	4413      	add	r3, r2
 800979e:	4a83      	ldr	r2, [pc, #524]	; (80099ac <HAL_TIM_PeriodElapsedCallback+0xf48>)
 80097a0:	6053      	str	r3, [r2, #4]

			CalkaPomocnicza2RomY[0] = (long) (CalkaPomocniczaRomY[1]
 80097a2:	4b7d      	ldr	r3, [pc, #500]	; (8009998 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 80097a4:	685a      	ldr	r2, [r3, #4]
					+ ((CalkaPomocniczaRomY[1] - CalkaPomocniczaRomY[0]) / 15));
 80097a6:	4b7c      	ldr	r3, [pc, #496]	; (8009998 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 80097a8:	6859      	ldr	r1, [r3, #4]
 80097aa:	4b7b      	ldr	r3, [pc, #492]	; (8009998 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	1acb      	subs	r3, r1, r3
 80097b0:	497d      	ldr	r1, [pc, #500]	; (80099a8 <HAL_TIM_PeriodElapsedCallback+0xf44>)
 80097b2:	fb81 0103 	smull	r0, r1, r1, r3
 80097b6:	4419      	add	r1, r3
 80097b8:	10c9      	asrs	r1, r1, #3
 80097ba:	17db      	asrs	r3, r3, #31
 80097bc:	1acb      	subs	r3, r1, r3
			CalkaPomocnicza2RomY[0] = (long) (CalkaPomocniczaRomY[1]
 80097be:	4413      	add	r3, r2
 80097c0:	4a7b      	ldr	r2, [pc, #492]	; (80099b0 <HAL_TIM_PeriodElapsedCallback+0xf4c>)
 80097c2:	6013      	str	r3, [r2, #0]
			CalkaPomocnicza2RomY[1] = (long) (CalkaPomocniczaRomY[2]
 80097c4:	4b74      	ldr	r3, [pc, #464]	; (8009998 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 80097c6:	689a      	ldr	r2, [r3, #8]
					+ ((CalkaPomocniczaRomY[2] - CalkaPomocniczaRomY[1]) / 15));
 80097c8:	4b73      	ldr	r3, [pc, #460]	; (8009998 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 80097ca:	6899      	ldr	r1, [r3, #8]
 80097cc:	4b72      	ldr	r3, [pc, #456]	; (8009998 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	1acb      	subs	r3, r1, r3
 80097d2:	4975      	ldr	r1, [pc, #468]	; (80099a8 <HAL_TIM_PeriodElapsedCallback+0xf44>)
 80097d4:	fb81 0103 	smull	r0, r1, r1, r3
 80097d8:	4419      	add	r1, r3
 80097da:	10c9      	asrs	r1, r1, #3
 80097dc:	17db      	asrs	r3, r3, #31
 80097de:	1acb      	subs	r3, r1, r3
			CalkaPomocnicza2RomY[1] = (long) (CalkaPomocniczaRomY[2]
 80097e0:	4413      	add	r3, r2
 80097e2:	4a73      	ldr	r2, [pc, #460]	; (80099b0 <HAL_TIM_PeriodElapsedCallback+0xf4c>)
 80097e4:	6053      	str	r3, [r2, #4]

			CalkaRombX +=
					(long) (CalkaPomocnicza2RomX[1]
 80097e6:	4b71      	ldr	r3, [pc, #452]	; (80099ac <HAL_TIM_PeriodElapsedCallback+0xf48>)
 80097e8:	685a      	ldr	r2, [r3, #4]
							+ ((CalkaPomocnicza2RomX[1]
 80097ea:	4b70      	ldr	r3, [pc, #448]	; (80099ac <HAL_TIM_PeriodElapsedCallback+0xf48>)
 80097ec:	6859      	ldr	r1, [r3, #4]
									- CalkaPomocnicza2RomX[0]) / 63));
 80097ee:	4b6f      	ldr	r3, [pc, #444]	; (80099ac <HAL_TIM_PeriodElapsedCallback+0xf48>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	1acb      	subs	r3, r1, r3
 80097f4:	496f      	ldr	r1, [pc, #444]	; (80099b4 <HAL_TIM_PeriodElapsedCallback+0xf50>)
 80097f6:	fb81 0103 	smull	r0, r1, r1, r3
 80097fa:	4419      	add	r1, r3
 80097fc:	1149      	asrs	r1, r1, #5
 80097fe:	17db      	asrs	r3, r3, #31
 8009800:	1acb      	subs	r3, r1, r3
					(long) (CalkaPomocnicza2RomX[1]
 8009802:	441a      	add	r2, r3
			CalkaRombX +=
 8009804:	4b6c      	ldr	r3, [pc, #432]	; (80099b8 <HAL_TIM_PeriodElapsedCallback+0xf54>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4413      	add	r3, r2
 800980a:	4a6b      	ldr	r2, [pc, #428]	; (80099b8 <HAL_TIM_PeriodElapsedCallback+0xf54>)
 800980c:	6013      	str	r3, [r2, #0]
			CalkaRombY +=
					(long) (CalkaPomocnicza2RomY[1]
 800980e:	4b68      	ldr	r3, [pc, #416]	; (80099b0 <HAL_TIM_PeriodElapsedCallback+0xf4c>)
 8009810:	685a      	ldr	r2, [r3, #4]
							+ ((CalkaPomocnicza2RomY[1]
 8009812:	4b67      	ldr	r3, [pc, #412]	; (80099b0 <HAL_TIM_PeriodElapsedCallback+0xf4c>)
 8009814:	6859      	ldr	r1, [r3, #4]
									- CalkaPomocnicza2RomY[0]) / 63));
 8009816:	4b66      	ldr	r3, [pc, #408]	; (80099b0 <HAL_TIM_PeriodElapsedCallback+0xf4c>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	1acb      	subs	r3, r1, r3
 800981c:	4965      	ldr	r1, [pc, #404]	; (80099b4 <HAL_TIM_PeriodElapsedCallback+0xf50>)
 800981e:	fb81 0103 	smull	r0, r1, r1, r3
 8009822:	4419      	add	r1, r3
 8009824:	1149      	asrs	r1, r1, #5
 8009826:	17db      	asrs	r3, r3, #31
 8009828:	1acb      	subs	r3, r1, r3
					(long) (CalkaPomocnicza2RomY[1]
 800982a:	441a      	add	r2, r3
			CalkaRombY +=
 800982c:	4b63      	ldr	r3, [pc, #396]	; (80099bc <HAL_TIM_PeriodElapsedCallback+0xf58>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	4413      	add	r3, r2
 8009832:	4a62      	ldr	r2, [pc, #392]	; (80099bc <HAL_TIM_PeriodElapsedCallback+0xf58>)
 8009834:	6013      	str	r3, [r2, #0]

			LicznikPomocniczyRomberg = 0;
 8009836:	4b62      	ldr	r3, [pc, #392]	; (80099c0 <HAL_TIM_PeriodElapsedCallback+0xf5c>)
 8009838:	2200      	movs	r2, #0
 800983a:	701a      	strb	r2, [r3, #0]
		}
		//koniec

//*************KONIEC TESTOWEJ CZESCI*****************************************************************************************

		DataOld = DataNow;
 800983c:	4b61      	ldr	r3, [pc, #388]	; (80099c4 <HAL_TIM_PeriodElapsedCallback+0xf60>)
 800983e:	4a62      	ldr	r2, [pc, #392]	; (80099c8 <HAL_TIM_PeriodElapsedCallback+0xf64>)
 8009840:	6811      	ldr	r1, [r2, #0]
 8009842:	6019      	str	r1, [r3, #0]
 8009844:	8892      	ldrh	r2, [r2, #4]
 8009846:	809a      	strh	r2, [r3, #4]
// movement of the ball
		if (AngleY > 10000)
 8009848:	4b60      	ldr	r3, [pc, #384]	; (80099cc <HAL_TIM_PeriodElapsedCallback+0xf68>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f242 7210 	movw	r2, #10000	; 0x2710
 8009850:	4293      	cmp	r3, r2
 8009852:	dd67      	ble.n	8009924 <HAL_TIM_PeriodElapsedCallback+0xec0>
		{
			fMovedX = 1;
 8009854:	4b5e      	ldr	r3, [pc, #376]	; (80099d0 <HAL_TIM_PeriodElapsedCallback+0xf6c>)
 8009856:	2201      	movs	r2, #1
 8009858:	701a      	strb	r2, [r3, #0]
			fMovedY = 1;
 800985a:	4b5e      	ldr	r3, [pc, #376]	; (80099d4 <HAL_TIM_PeriodElapsedCallback+0xf70>)
 800985c:	2201      	movs	r2, #1
 800985e:	701a      	strb	r2, [r3, #0]

			/*if (X < 215)
				X += 1;*/

			if(Sciezka1[PozycjaNaSciezce].X < Sciezka1[PozycjaNaSciezce+1].X)
 8009860:	4b5d      	ldr	r3, [pc, #372]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4a5d      	ldr	r2, [pc, #372]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 8009866:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 800986a:	4b5b      	ldr	r3, [pc, #364]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	3301      	adds	r3, #1
 8009870:	495a      	ldr	r1, [pc, #360]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 8009872:	f831 3023 	ldrh.w	r3, [r1, r3, lsl #2]
 8009876:	429a      	cmp	r2, r3
 8009878:	d220      	bcs.n	80098bc <HAL_TIM_PeriodElapsedCallback+0xe58>
			{
				PoprzednieX = X;
 800987a:	4b59      	ldr	r3, [pc, #356]	; (80099e0 <HAL_TIM_PeriodElapsedCallback+0xf7c>)
 800987c:	881b      	ldrh	r3, [r3, #0]
 800987e:	b29a      	uxth	r2, r3
 8009880:	4b58      	ldr	r3, [pc, #352]	; (80099e4 <HAL_TIM_PeriodElapsedCallback+0xf80>)
 8009882:	801a      	strh	r2, [r3, #0]
				PoprzednieY = Y;
 8009884:	4b58      	ldr	r3, [pc, #352]	; (80099e8 <HAL_TIM_PeriodElapsedCallback+0xf84>)
 8009886:	881b      	ldrh	r3, [r3, #0]
 8009888:	b29a      	uxth	r2, r3
 800988a:	4b58      	ldr	r3, [pc, #352]	; (80099ec <HAL_TIM_PeriodElapsedCallback+0xf88>)
 800988c:	801a      	strh	r2, [r3, #0]

				X = Sciezka1[PozycjaNaSciezce + 1].X;
 800988e:	4b52      	ldr	r3, [pc, #328]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	3301      	adds	r3, #1
 8009894:	4a51      	ldr	r2, [pc, #324]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 8009896:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 800989a:	4b51      	ldr	r3, [pc, #324]	; (80099e0 <HAL_TIM_PeriodElapsedCallback+0xf7c>)
 800989c:	801a      	strh	r2, [r3, #0]
				Y = Sciezka1[PozycjaNaSciezce + 1].Y;
 800989e:	4b4e      	ldr	r3, [pc, #312]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	3301      	adds	r3, #1
 80098a4:	4a4d      	ldr	r2, [pc, #308]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 80098a6:	009b      	lsls	r3, r3, #2
 80098a8:	4413      	add	r3, r2
 80098aa:	885a      	ldrh	r2, [r3, #2]
 80098ac:	4b4e      	ldr	r3, [pc, #312]	; (80099e8 <HAL_TIM_PeriodElapsedCallback+0xf84>)
 80098ae:	801a      	strh	r2, [r3, #0]

				PozycjaNaSciezce += 1;
 80098b0:	4b49      	ldr	r3, [pc, #292]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	3301      	adds	r3, #1
 80098b6:	4a48      	ldr	r2, [pc, #288]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 80098b8:	6013      	str	r3, [r2, #0]
 80098ba:	e0cc      	b.n	8009a56 <HAL_TIM_PeriodElapsedCallback+0xff2>

			}else if(Sciezka1[PozycjaNaSciezce].X < Sciezka1[PozycjaNaSciezce-1].X)
 80098bc:	4b46      	ldr	r3, [pc, #280]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a46      	ldr	r2, [pc, #280]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 80098c2:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80098c6:	4b44      	ldr	r3, [pc, #272]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	3b01      	subs	r3, #1
 80098cc:	4943      	ldr	r1, [pc, #268]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 80098ce:	f831 3023 	ldrh.w	r3, [r1, r3, lsl #2]
 80098d2:	429a      	cmp	r2, r3
 80098d4:	f080 80bf 	bcs.w	8009a56 <HAL_TIM_PeriodElapsedCallback+0xff2>
			{
				PoprzednieX = X;
 80098d8:	4b41      	ldr	r3, [pc, #260]	; (80099e0 <HAL_TIM_PeriodElapsedCallback+0xf7c>)
 80098da:	881b      	ldrh	r3, [r3, #0]
 80098dc:	b29a      	uxth	r2, r3
 80098de:	4b41      	ldr	r3, [pc, #260]	; (80099e4 <HAL_TIM_PeriodElapsedCallback+0xf80>)
 80098e0:	801a      	strh	r2, [r3, #0]
				PoprzednieY = Y;
 80098e2:	4b41      	ldr	r3, [pc, #260]	; (80099e8 <HAL_TIM_PeriodElapsedCallback+0xf84>)
 80098e4:	881b      	ldrh	r3, [r3, #0]
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	4b40      	ldr	r3, [pc, #256]	; (80099ec <HAL_TIM_PeriodElapsedCallback+0xf88>)
 80098ea:	801a      	strh	r2, [r3, #0]

				X = Sciezka1[PozycjaNaSciezce - 1].X;
 80098ec:	4b3a      	ldr	r3, [pc, #232]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	3b01      	subs	r3, #1
 80098f2:	4a3a      	ldr	r2, [pc, #232]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 80098f4:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80098f8:	4b39      	ldr	r3, [pc, #228]	; (80099e0 <HAL_TIM_PeriodElapsedCallback+0xf7c>)
 80098fa:	801a      	strh	r2, [r3, #0]
				Y = Sciezka1[PozycjaNaSciezce - 1].Y;
 80098fc:	4b36      	ldr	r3, [pc, #216]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	3b01      	subs	r3, #1
 8009902:	4a36      	ldr	r2, [pc, #216]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	4413      	add	r3, r2
 8009908:	885a      	ldrh	r2, [r3, #2]
 800990a:	4b37      	ldr	r3, [pc, #220]	; (80099e8 <HAL_TIM_PeriodElapsedCallback+0xf84>)
 800990c:	801a      	strh	r2, [r3, #0]

				if(PozycjaNaSciezce > 1)
 800990e:	4b32      	ldr	r3, [pc, #200]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	2b01      	cmp	r3, #1
 8009914:	f240 809f 	bls.w	8009a56 <HAL_TIM_PeriodElapsedCallback+0xff2>
					PozycjaNaSciezce -= 1;
 8009918:	4b2f      	ldr	r3, [pc, #188]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	3b01      	subs	r3, #1
 800991e:	4a2e      	ldr	r2, [pc, #184]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 8009920:	6013      	str	r3, [r2, #0]
 8009922:	e098      	b.n	8009a56 <HAL_TIM_PeriodElapsedCallback+0xff2>
			}

		}
		else if (AngleY < -10000)
 8009924:	4b29      	ldr	r3, [pc, #164]	; (80099cc <HAL_TIM_PeriodElapsedCallback+0xf68>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a31      	ldr	r2, [pc, #196]	; (80099f0 <HAL_TIM_PeriodElapsedCallback+0xf8c>)
 800992a:	4293      	cmp	r3, r2
 800992c:	f280 8093 	bge.w	8009a56 <HAL_TIM_PeriodElapsedCallback+0xff2>
		{
			fMovedX = 1;
 8009930:	4b27      	ldr	r3, [pc, #156]	; (80099d0 <HAL_TIM_PeriodElapsedCallback+0xf6c>)
 8009932:	2201      	movs	r2, #1
 8009934:	701a      	strb	r2, [r3, #0]
			fMovedY = 1;
 8009936:	4b27      	ldr	r3, [pc, #156]	; (80099d4 <HAL_TIM_PeriodElapsedCallback+0xf70>)
 8009938:	2201      	movs	r2, #1
 800993a:	701a      	strb	r2, [r3, #0]

			/*if (X > 25)
				X -= 1;*/

			if(Sciezka1[PozycjaNaSciezce].X > Sciezka1[PozycjaNaSciezce+1].X)
 800993c:	4b26      	ldr	r3, [pc, #152]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a26      	ldr	r2, [pc, #152]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 8009942:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8009946:	4b24      	ldr	r3, [pc, #144]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	3301      	adds	r3, #1
 800994c:	4923      	ldr	r1, [pc, #140]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 800994e:	f831 3023 	ldrh.w	r3, [r1, r3, lsl #2]
 8009952:	429a      	cmp	r2, r3
 8009954:	d94e      	bls.n	80099f4 <HAL_TIM_PeriodElapsedCallback+0xf90>
			{
				PoprzednieX = X;
 8009956:	4b22      	ldr	r3, [pc, #136]	; (80099e0 <HAL_TIM_PeriodElapsedCallback+0xf7c>)
 8009958:	881b      	ldrh	r3, [r3, #0]
 800995a:	b29a      	uxth	r2, r3
 800995c:	4b21      	ldr	r3, [pc, #132]	; (80099e4 <HAL_TIM_PeriodElapsedCallback+0xf80>)
 800995e:	801a      	strh	r2, [r3, #0]
				PoprzednieY = Y;
 8009960:	4b21      	ldr	r3, [pc, #132]	; (80099e8 <HAL_TIM_PeriodElapsedCallback+0xf84>)
 8009962:	881b      	ldrh	r3, [r3, #0]
 8009964:	b29a      	uxth	r2, r3
 8009966:	4b21      	ldr	r3, [pc, #132]	; (80099ec <HAL_TIM_PeriodElapsedCallback+0xf88>)
 8009968:	801a      	strh	r2, [r3, #0]

				X = Sciezka1[PozycjaNaSciezce + 1].X;
 800996a:	4b1b      	ldr	r3, [pc, #108]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	3301      	adds	r3, #1
 8009970:	4a1a      	ldr	r2, [pc, #104]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 8009972:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8009976:	4b1a      	ldr	r3, [pc, #104]	; (80099e0 <HAL_TIM_PeriodElapsedCallback+0xf7c>)
 8009978:	801a      	strh	r2, [r3, #0]
				Y = Sciezka1[PozycjaNaSciezce + 1].Y;
 800997a:	4b17      	ldr	r3, [pc, #92]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	3301      	adds	r3, #1
 8009980:	4a16      	ldr	r2, [pc, #88]	; (80099dc <HAL_TIM_PeriodElapsedCallback+0xf78>)
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	4413      	add	r3, r2
 8009986:	885a      	ldrh	r2, [r3, #2]
 8009988:	4b17      	ldr	r3, [pc, #92]	; (80099e8 <HAL_TIM_PeriodElapsedCallback+0xf84>)
 800998a:	801a      	strh	r2, [r3, #0]

				PozycjaNaSciezce += 1;
 800998c:	4b12      	ldr	r3, [pc, #72]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	3301      	adds	r3, #1
 8009992:	4a11      	ldr	r2, [pc, #68]	; (80099d8 <HAL_TIM_PeriodElapsedCallback+0xf74>)
 8009994:	6013      	str	r3, [r2, #0]
 8009996:	e05e      	b.n	8009a56 <HAL_TIM_PeriodElapsedCallback+0xff2>
 8009998:	2000057c 	.word	0x2000057c
 800999c:	200005a0 	.word	0x200005a0
 80099a0:	55555556 	.word	0x55555556
 80099a4:	20000594 	.word	0x20000594
 80099a8:	88888889 	.word	0x88888889
 80099ac:	20000620 	.word	0x20000620
 80099b0:	20000508 	.word	0x20000508
 80099b4:	82082083 	.word	0x82082083
 80099b8:	20000574 	.word	0x20000574
 80099bc:	20000600 	.word	0x20000600
 80099c0:	20000578 	.word	0x20000578
 80099c4:	200004e8 	.word	0x200004e8
 80099c8:	200005bc 	.word	0x200005bc
 80099cc:	200005ec 	.word	0x200005ec
 80099d0:	200005cc 	.word	0x200005cc
 80099d4:	20000604 	.word	0x20000604
 80099d8:	200005b4 	.word	0x200005b4
 80099dc:	080a304c 	.word	0x080a304c
 80099e0:	20000628 	.word	0x20000628
 80099e4:	2000061c 	.word	0x2000061c
 80099e8:	200005b0 	.word	0x200005b0
 80099ec:	20000590 	.word	0x20000590
 80099f0:	ffffd8f0 	.word	0xffffd8f0

			}else if(Sciezka1[PozycjaNaSciezce].X > Sciezka1[PozycjaNaSciezce-1].X)
 80099f4:	4b6e      	ldr	r3, [pc, #440]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	4a6e      	ldr	r2, [pc, #440]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 80099fa:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80099fe:	4b6c      	ldr	r3, [pc, #432]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	3b01      	subs	r3, #1
 8009a04:	496b      	ldr	r1, [pc, #428]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009a06:	f831 3023 	ldrh.w	r3, [r1, r3, lsl #2]
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d923      	bls.n	8009a56 <HAL_TIM_PeriodElapsedCallback+0xff2>
			{
				PoprzednieX = X;
 8009a0e:	4b6a      	ldr	r3, [pc, #424]	; (8009bb8 <HAL_TIM_PeriodElapsedCallback+0x1154>)
 8009a10:	881b      	ldrh	r3, [r3, #0]
 8009a12:	b29a      	uxth	r2, r3
 8009a14:	4b69      	ldr	r3, [pc, #420]	; (8009bbc <HAL_TIM_PeriodElapsedCallback+0x1158>)
 8009a16:	801a      	strh	r2, [r3, #0]
				PoprzednieY = Y;
 8009a18:	4b69      	ldr	r3, [pc, #420]	; (8009bc0 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8009a1a:	881b      	ldrh	r3, [r3, #0]
 8009a1c:	b29a      	uxth	r2, r3
 8009a1e:	4b69      	ldr	r3, [pc, #420]	; (8009bc4 <HAL_TIM_PeriodElapsedCallback+0x1160>)
 8009a20:	801a      	strh	r2, [r3, #0]

				X = Sciezka1[PozycjaNaSciezce - 1].X;
 8009a22:	4b63      	ldr	r3, [pc, #396]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	3b01      	subs	r3, #1
 8009a28:	4a62      	ldr	r2, [pc, #392]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009a2a:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8009a2e:	4b62      	ldr	r3, [pc, #392]	; (8009bb8 <HAL_TIM_PeriodElapsedCallback+0x1154>)
 8009a30:	801a      	strh	r2, [r3, #0]
				Y = Sciezka1[PozycjaNaSciezce - 1].Y;
 8009a32:	4b5f      	ldr	r3, [pc, #380]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	3b01      	subs	r3, #1
 8009a38:	4a5e      	ldr	r2, [pc, #376]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009a3a:	009b      	lsls	r3, r3, #2
 8009a3c:	4413      	add	r3, r2
 8009a3e:	885a      	ldrh	r2, [r3, #2]
 8009a40:	4b5f      	ldr	r3, [pc, #380]	; (8009bc0 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8009a42:	801a      	strh	r2, [r3, #0]

				if(PozycjaNaSciezce > 1)
 8009a44:	4b5a      	ldr	r3, [pc, #360]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d904      	bls.n	8009a56 <HAL_TIM_PeriodElapsedCallback+0xff2>
					PozycjaNaSciezce -= 1;
 8009a4c:	4b58      	ldr	r3, [pc, #352]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	3b01      	subs	r3, #1
 8009a52:	4a57      	ldr	r2, [pc, #348]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009a54:	6013      	str	r3, [r2, #0]
			}

		}

		if (AngleX > 10000)
 8009a56:	4b5c      	ldr	r3, [pc, #368]	; (8009bc8 <HAL_TIM_PeriodElapsedCallback+0x1164>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f242 7210 	movw	r2, #10000	; 0x2710
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	dd6b      	ble.n	8009b3a <HAL_TIM_PeriodElapsedCallback+0x10d6>
		{
			fMovedX = 1;
 8009a62:	4b5a      	ldr	r3, [pc, #360]	; (8009bcc <HAL_TIM_PeriodElapsedCallback+0x1168>)
 8009a64:	2201      	movs	r2, #1
 8009a66:	701a      	strb	r2, [r3, #0]
			fMovedY = 1;
 8009a68:	4b59      	ldr	r3, [pc, #356]	; (8009bd0 <HAL_TIM_PeriodElapsedCallback+0x116c>)
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	701a      	strb	r2, [r3, #0]

			/*if (Y < 295)
				Y += 1;*/

			if(Sciezka1[PozycjaNaSciezce].Y < Sciezka1[PozycjaNaSciezce+1].Y)
 8009a6e:	4b50      	ldr	r3, [pc, #320]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4a50      	ldr	r2, [pc, #320]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009a74:	009b      	lsls	r3, r3, #2
 8009a76:	4413      	add	r3, r2
 8009a78:	885a      	ldrh	r2, [r3, #2]
 8009a7a:	4b4d      	ldr	r3, [pc, #308]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	3301      	adds	r3, #1
 8009a80:	494c      	ldr	r1, [pc, #304]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	440b      	add	r3, r1
 8009a86:	885b      	ldrh	r3, [r3, #2]
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	d220      	bcs.n	8009ace <HAL_TIM_PeriodElapsedCallback+0x106a>
			{
				PoprzednieX = X;
 8009a8c:	4b4a      	ldr	r3, [pc, #296]	; (8009bb8 <HAL_TIM_PeriodElapsedCallback+0x1154>)
 8009a8e:	881b      	ldrh	r3, [r3, #0]
 8009a90:	b29a      	uxth	r2, r3
 8009a92:	4b4a      	ldr	r3, [pc, #296]	; (8009bbc <HAL_TIM_PeriodElapsedCallback+0x1158>)
 8009a94:	801a      	strh	r2, [r3, #0]
				PoprzednieY = Y;
 8009a96:	4b4a      	ldr	r3, [pc, #296]	; (8009bc0 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8009a98:	881b      	ldrh	r3, [r3, #0]
 8009a9a:	b29a      	uxth	r2, r3
 8009a9c:	4b49      	ldr	r3, [pc, #292]	; (8009bc4 <HAL_TIM_PeriodElapsedCallback+0x1160>)
 8009a9e:	801a      	strh	r2, [r3, #0]

				X = Sciezka1[PozycjaNaSciezce + 1].X;
 8009aa0:	4b43      	ldr	r3, [pc, #268]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	3301      	adds	r3, #1
 8009aa6:	4a43      	ldr	r2, [pc, #268]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009aa8:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8009aac:	4b42      	ldr	r3, [pc, #264]	; (8009bb8 <HAL_TIM_PeriodElapsedCallback+0x1154>)
 8009aae:	801a      	strh	r2, [r3, #0]
				Y = Sciezka1[PozycjaNaSciezce + 1].Y;
 8009ab0:	4b3f      	ldr	r3, [pc, #252]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	4a3f      	ldr	r2, [pc, #252]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	4413      	add	r3, r2
 8009abc:	885a      	ldrh	r2, [r3, #2]
 8009abe:	4b40      	ldr	r3, [pc, #256]	; (8009bc0 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8009ac0:	801a      	strh	r2, [r3, #0]

				PozycjaNaSciezce += 1;
 8009ac2:	4b3b      	ldr	r3, [pc, #236]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	4a39      	ldr	r2, [pc, #228]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009aca:	6013      	str	r3, [r2, #0]
 8009acc:	e0b7      	b.n	8009c3e <HAL_TIM_PeriodElapsedCallback+0x11da>

			}else if(Sciezka1[PozycjaNaSciezce].Y < Sciezka1[PozycjaNaSciezce-1].Y)
 8009ace:	4b38      	ldr	r3, [pc, #224]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4a38      	ldr	r2, [pc, #224]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	4413      	add	r3, r2
 8009ad8:	885a      	ldrh	r2, [r3, #2]
 8009ada:	4b35      	ldr	r3, [pc, #212]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	3b01      	subs	r3, #1
 8009ae0:	4934      	ldr	r1, [pc, #208]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	440b      	add	r3, r1
 8009ae6:	885b      	ldrh	r3, [r3, #2]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	f080 80a8 	bcs.w	8009c3e <HAL_TIM_PeriodElapsedCallback+0x11da>
			{
				PoprzednieX = X;
 8009aee:	4b32      	ldr	r3, [pc, #200]	; (8009bb8 <HAL_TIM_PeriodElapsedCallback+0x1154>)
 8009af0:	881b      	ldrh	r3, [r3, #0]
 8009af2:	b29a      	uxth	r2, r3
 8009af4:	4b31      	ldr	r3, [pc, #196]	; (8009bbc <HAL_TIM_PeriodElapsedCallback+0x1158>)
 8009af6:	801a      	strh	r2, [r3, #0]
				PoprzednieY = Y;
 8009af8:	4b31      	ldr	r3, [pc, #196]	; (8009bc0 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8009afa:	881b      	ldrh	r3, [r3, #0]
 8009afc:	b29a      	uxth	r2, r3
 8009afe:	4b31      	ldr	r3, [pc, #196]	; (8009bc4 <HAL_TIM_PeriodElapsedCallback+0x1160>)
 8009b00:	801a      	strh	r2, [r3, #0]

				X = Sciezka1[PozycjaNaSciezce - 1].X;
 8009b02:	4b2b      	ldr	r3, [pc, #172]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	3b01      	subs	r3, #1
 8009b08:	4a2a      	ldr	r2, [pc, #168]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009b0a:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8009b0e:	4b2a      	ldr	r3, [pc, #168]	; (8009bb8 <HAL_TIM_PeriodElapsedCallback+0x1154>)
 8009b10:	801a      	strh	r2, [r3, #0]
				Y = Sciezka1[PozycjaNaSciezce - 1].Y;
 8009b12:	4b27      	ldr	r3, [pc, #156]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	3b01      	subs	r3, #1
 8009b18:	4a26      	ldr	r2, [pc, #152]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	4413      	add	r3, r2
 8009b1e:	885a      	ldrh	r2, [r3, #2]
 8009b20:	4b27      	ldr	r3, [pc, #156]	; (8009bc0 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8009b22:	801a      	strh	r2, [r3, #0]

				if(PozycjaNaSciezce > 1)
 8009b24:	4b22      	ldr	r3, [pc, #136]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	f240 8088 	bls.w	8009c3e <HAL_TIM_PeriodElapsedCallback+0x11da>
					PozycjaNaSciezce -= 1;
 8009b2e:	4b20      	ldr	r3, [pc, #128]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	3b01      	subs	r3, #1
 8009b34:	4a1e      	ldr	r2, [pc, #120]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009b36:	6013      	str	r3, [r2, #0]
 8009b38:	e081      	b.n	8009c3e <HAL_TIM_PeriodElapsedCallback+0x11da>
			}

		}
		else if (AngleX < -10000)
 8009b3a:	4b23      	ldr	r3, [pc, #140]	; (8009bc8 <HAL_TIM_PeriodElapsedCallback+0x1164>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a25      	ldr	r2, [pc, #148]	; (8009bd4 <HAL_TIM_PeriodElapsedCallback+0x1170>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	da7c      	bge.n	8009c3e <HAL_TIM_PeriodElapsedCallback+0x11da>
		{
			fMovedX = 1;
 8009b44:	4b21      	ldr	r3, [pc, #132]	; (8009bcc <HAL_TIM_PeriodElapsedCallback+0x1168>)
 8009b46:	2201      	movs	r2, #1
 8009b48:	701a      	strb	r2, [r3, #0]
			fMovedY = 1;
 8009b4a:	4b21      	ldr	r3, [pc, #132]	; (8009bd0 <HAL_TIM_PeriodElapsedCallback+0x116c>)
 8009b4c:	2201      	movs	r2, #1
 8009b4e:	701a      	strb	r2, [r3, #0]

			/*if (Y > 25)
				Y -= 1;*/

			if(Sciezka1[PozycjaNaSciezce].Y > Sciezka1[PozycjaNaSciezce+1].Y)
 8009b50:	4b17      	ldr	r3, [pc, #92]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4a17      	ldr	r2, [pc, #92]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009b56:	009b      	lsls	r3, r3, #2
 8009b58:	4413      	add	r3, r2
 8009b5a:	885a      	ldrh	r2, [r3, #2]
 8009b5c:	4b14      	ldr	r3, [pc, #80]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	3301      	adds	r3, #1
 8009b62:	4914      	ldr	r1, [pc, #80]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009b64:	009b      	lsls	r3, r3, #2
 8009b66:	440b      	add	r3, r1
 8009b68:	885b      	ldrh	r3, [r3, #2]
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	d934      	bls.n	8009bd8 <HAL_TIM_PeriodElapsedCallback+0x1174>
			{
				PoprzednieX = X;
 8009b6e:	4b12      	ldr	r3, [pc, #72]	; (8009bb8 <HAL_TIM_PeriodElapsedCallback+0x1154>)
 8009b70:	881b      	ldrh	r3, [r3, #0]
 8009b72:	b29a      	uxth	r2, r3
 8009b74:	4b11      	ldr	r3, [pc, #68]	; (8009bbc <HAL_TIM_PeriodElapsedCallback+0x1158>)
 8009b76:	801a      	strh	r2, [r3, #0]
				PoprzednieY = Y;
 8009b78:	4b11      	ldr	r3, [pc, #68]	; (8009bc0 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8009b7a:	881b      	ldrh	r3, [r3, #0]
 8009b7c:	b29a      	uxth	r2, r3
 8009b7e:	4b11      	ldr	r3, [pc, #68]	; (8009bc4 <HAL_TIM_PeriodElapsedCallback+0x1160>)
 8009b80:	801a      	strh	r2, [r3, #0]

				X = Sciezka1[PozycjaNaSciezce + 1].X;
 8009b82:	4b0b      	ldr	r3, [pc, #44]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	3301      	adds	r3, #1
 8009b88:	4a0a      	ldr	r2, [pc, #40]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009b8a:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8009b8e:	4b0a      	ldr	r3, [pc, #40]	; (8009bb8 <HAL_TIM_PeriodElapsedCallback+0x1154>)
 8009b90:	801a      	strh	r2, [r3, #0]
				Y = Sciezka1[PozycjaNaSciezce + 1].Y;
 8009b92:	4b07      	ldr	r3, [pc, #28]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	3301      	adds	r3, #1
 8009b98:	4a06      	ldr	r2, [pc, #24]	; (8009bb4 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 8009b9a:	009b      	lsls	r3, r3, #2
 8009b9c:	4413      	add	r3, r2
 8009b9e:	885a      	ldrh	r2, [r3, #2]
 8009ba0:	4b07      	ldr	r3, [pc, #28]	; (8009bc0 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8009ba2:	801a      	strh	r2, [r3, #0]

				PozycjaNaSciezce += 1;
 8009ba4:	4b02      	ldr	r3, [pc, #8]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	3301      	adds	r3, #1
 8009baa:	4a01      	ldr	r2, [pc, #4]	; (8009bb0 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8009bac:	6013      	str	r3, [r2, #0]
 8009bae:	e046      	b.n	8009c3e <HAL_TIM_PeriodElapsedCallback+0x11da>
 8009bb0:	200005b4 	.word	0x200005b4
 8009bb4:	080a304c 	.word	0x080a304c
 8009bb8:	20000628 	.word	0x20000628
 8009bbc:	2000061c 	.word	0x2000061c
 8009bc0:	200005b0 	.word	0x200005b0
 8009bc4:	20000590 	.word	0x20000590
 8009bc8:	200005b8 	.word	0x200005b8
 8009bcc:	200005cc 	.word	0x200005cc
 8009bd0:	20000604 	.word	0x20000604
 8009bd4:	ffffd8f0 	.word	0xffffd8f0

			}else if(Sciezka1[PozycjaNaSciezce].Y > Sciezka1[PozycjaNaSciezce-1].Y)
 8009bd8:	4b75      	ldr	r3, [pc, #468]	; (8009db0 <HAL_TIM_PeriodElapsedCallback+0x134c>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	4a75      	ldr	r2, [pc, #468]	; (8009db4 <HAL_TIM_PeriodElapsedCallback+0x1350>)
 8009bde:	009b      	lsls	r3, r3, #2
 8009be0:	4413      	add	r3, r2
 8009be2:	885a      	ldrh	r2, [r3, #2]
 8009be4:	4b72      	ldr	r3, [pc, #456]	; (8009db0 <HAL_TIM_PeriodElapsedCallback+0x134c>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	3b01      	subs	r3, #1
 8009bea:	4972      	ldr	r1, [pc, #456]	; (8009db4 <HAL_TIM_PeriodElapsedCallback+0x1350>)
 8009bec:	009b      	lsls	r3, r3, #2
 8009bee:	440b      	add	r3, r1
 8009bf0:	885b      	ldrh	r3, [r3, #2]
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d923      	bls.n	8009c3e <HAL_TIM_PeriodElapsedCallback+0x11da>
			{
				PoprzednieX = X;
 8009bf6:	4b70      	ldr	r3, [pc, #448]	; (8009db8 <HAL_TIM_PeriodElapsedCallback+0x1354>)
 8009bf8:	881b      	ldrh	r3, [r3, #0]
 8009bfa:	b29a      	uxth	r2, r3
 8009bfc:	4b6f      	ldr	r3, [pc, #444]	; (8009dbc <HAL_TIM_PeriodElapsedCallback+0x1358>)
 8009bfe:	801a      	strh	r2, [r3, #0]
				PoprzednieY = Y;
 8009c00:	4b6f      	ldr	r3, [pc, #444]	; (8009dc0 <HAL_TIM_PeriodElapsedCallback+0x135c>)
 8009c02:	881b      	ldrh	r3, [r3, #0]
 8009c04:	b29a      	uxth	r2, r3
 8009c06:	4b6f      	ldr	r3, [pc, #444]	; (8009dc4 <HAL_TIM_PeriodElapsedCallback+0x1360>)
 8009c08:	801a      	strh	r2, [r3, #0]

				X = Sciezka1[PozycjaNaSciezce - 1].X;
 8009c0a:	4b69      	ldr	r3, [pc, #420]	; (8009db0 <HAL_TIM_PeriodElapsedCallback+0x134c>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	3b01      	subs	r3, #1
 8009c10:	4a68      	ldr	r2, [pc, #416]	; (8009db4 <HAL_TIM_PeriodElapsedCallback+0x1350>)
 8009c12:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8009c16:	4b68      	ldr	r3, [pc, #416]	; (8009db8 <HAL_TIM_PeriodElapsedCallback+0x1354>)
 8009c18:	801a      	strh	r2, [r3, #0]
				Y = Sciezka1[PozycjaNaSciezce - 1].Y;
 8009c1a:	4b65      	ldr	r3, [pc, #404]	; (8009db0 <HAL_TIM_PeriodElapsedCallback+0x134c>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	3b01      	subs	r3, #1
 8009c20:	4a64      	ldr	r2, [pc, #400]	; (8009db4 <HAL_TIM_PeriodElapsedCallback+0x1350>)
 8009c22:	009b      	lsls	r3, r3, #2
 8009c24:	4413      	add	r3, r2
 8009c26:	885a      	ldrh	r2, [r3, #2]
 8009c28:	4b65      	ldr	r3, [pc, #404]	; (8009dc0 <HAL_TIM_PeriodElapsedCallback+0x135c>)
 8009c2a:	801a      	strh	r2, [r3, #0]

				if(PozycjaNaSciezce > 1)
 8009c2c:	4b60      	ldr	r3, [pc, #384]	; (8009db0 <HAL_TIM_PeriodElapsedCallback+0x134c>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d904      	bls.n	8009c3e <HAL_TIM_PeriodElapsedCallback+0x11da>
					PozycjaNaSciezce -= 1;
 8009c34:	4b5e      	ldr	r3, [pc, #376]	; (8009db0 <HAL_TIM_PeriodElapsedCallback+0x134c>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	3b01      	subs	r3, #1
 8009c3a:	4a5d      	ldr	r2, [pc, #372]	; (8009db0 <HAL_TIM_PeriodElapsedCallback+0x134c>)
 8009c3c:	6013      	str	r3, [r2, #0]
			}

		}

		if (fMovedY == 1 && (AngleY <= 10000 && AngleY >= -10000)
 8009c3e:	4b62      	ldr	r3, [pc, #392]	; (8009dc8 <HAL_TIM_PeriodElapsedCallback+0x1364>)
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	b2db      	uxtb	r3, r3
 8009c44:	2b01      	cmp	r3, #1
 8009c46:	d10a      	bne.n	8009c5e <HAL_TIM_PeriodElapsedCallback+0x11fa>
 8009c48:	4b60      	ldr	r3, [pc, #384]	; (8009dcc <HAL_TIM_PeriodElapsedCallback+0x1368>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f242 7210 	movw	r2, #10000	; 0x2710
 8009c50:	4293      	cmp	r3, r2
 8009c52:	dc04      	bgt.n	8009c5e <HAL_TIM_PeriodElapsedCallback+0x11fa>
 8009c54:	4b5d      	ldr	r3, [pc, #372]	; (8009dcc <HAL_TIM_PeriodElapsedCallback+0x1368>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4a5d      	ldr	r2, [pc, #372]	; (8009dd0 <HAL_TIM_PeriodElapsedCallback+0x136c>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	da0a      	bge.n	8009c74 <HAL_TIM_PeriodElapsedCallback+0x1210>
				|| (AngleY > 20000 || AngleY < -20000))
 8009c5e:	4b5b      	ldr	r3, [pc, #364]	; (8009dcc <HAL_TIM_PeriodElapsedCallback+0x1368>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f644 6220 	movw	r2, #20000	; 0x4e20
 8009c66:	4293      	cmp	r3, r2
 8009c68:	dc04      	bgt.n	8009c74 <HAL_TIM_PeriodElapsedCallback+0x1210>
 8009c6a:	4b58      	ldr	r3, [pc, #352]	; (8009dcc <HAL_TIM_PeriodElapsedCallback+0x1368>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a59      	ldr	r2, [pc, #356]	; (8009dd4 <HAL_TIM_PeriodElapsedCallback+0x1370>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	da07      	bge.n	8009c84 <HAL_TIM_PeriodElapsedCallback+0x1220>
		{
			ResetTimeY += 1;
 8009c74:	4b58      	ldr	r3, [pc, #352]	; (8009dd8 <HAL_TIM_PeriodElapsedCallback+0x1374>)
 8009c76:	881b      	ldrh	r3, [r3, #0]
 8009c78:	b29b      	uxth	r3, r3
 8009c7a:	3301      	adds	r3, #1
 8009c7c:	b29a      	uxth	r2, r3
 8009c7e:	4b56      	ldr	r3, [pc, #344]	; (8009dd8 <HAL_TIM_PeriodElapsedCallback+0x1374>)
 8009c80:	801a      	strh	r2, [r3, #0]
 8009c82:	e012      	b.n	8009caa <HAL_TIM_PeriodElapsedCallback+0x1246>

		}
		else if (fMovedY == 1 && (AngleY > 10000 || AngleY < -10000))
 8009c84:	4b50      	ldr	r3, [pc, #320]	; (8009dc8 <HAL_TIM_PeriodElapsedCallback+0x1364>)
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d10d      	bne.n	8009caa <HAL_TIM_PeriodElapsedCallback+0x1246>
 8009c8e:	4b4f      	ldr	r3, [pc, #316]	; (8009dcc <HAL_TIM_PeriodElapsedCallback+0x1368>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f242 7210 	movw	r2, #10000	; 0x2710
 8009c96:	4293      	cmp	r3, r2
 8009c98:	dc04      	bgt.n	8009ca4 <HAL_TIM_PeriodElapsedCallback+0x1240>
 8009c9a:	4b4c      	ldr	r3, [pc, #304]	; (8009dcc <HAL_TIM_PeriodElapsedCallback+0x1368>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a4c      	ldr	r2, [pc, #304]	; (8009dd0 <HAL_TIM_PeriodElapsedCallback+0x136c>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	da02      	bge.n	8009caa <HAL_TIM_PeriodElapsedCallback+0x1246>
		{
			ResetTimeY = 0;
 8009ca4:	4b4c      	ldr	r3, [pc, #304]	; (8009dd8 <HAL_TIM_PeriodElapsedCallback+0x1374>)
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	801a      	strh	r2, [r3, #0]
		}

		if (fMovedX == 1 && (AngleX <= 10000 && AngleX >= -10000)
 8009caa:	4b4c      	ldr	r3, [pc, #304]	; (8009ddc <HAL_TIM_PeriodElapsedCallback+0x1378>)
 8009cac:	781b      	ldrb	r3, [r3, #0]
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	d10a      	bne.n	8009cca <HAL_TIM_PeriodElapsedCallback+0x1266>
 8009cb4:	4b4a      	ldr	r3, [pc, #296]	; (8009de0 <HAL_TIM_PeriodElapsedCallback+0x137c>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f242 7210 	movw	r2, #10000	; 0x2710
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	dc04      	bgt.n	8009cca <HAL_TIM_PeriodElapsedCallback+0x1266>
 8009cc0:	4b47      	ldr	r3, [pc, #284]	; (8009de0 <HAL_TIM_PeriodElapsedCallback+0x137c>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4a42      	ldr	r2, [pc, #264]	; (8009dd0 <HAL_TIM_PeriodElapsedCallback+0x136c>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	da0a      	bge.n	8009ce0 <HAL_TIM_PeriodElapsedCallback+0x127c>
				|| (AngleX > 20000 || AngleX < -20000))
 8009cca:	4b45      	ldr	r3, [pc, #276]	; (8009de0 <HAL_TIM_PeriodElapsedCallback+0x137c>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f644 6220 	movw	r2, #20000	; 0x4e20
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	dc04      	bgt.n	8009ce0 <HAL_TIM_PeriodElapsedCallback+0x127c>
 8009cd6:	4b42      	ldr	r3, [pc, #264]	; (8009de0 <HAL_TIM_PeriodElapsedCallback+0x137c>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a3e      	ldr	r2, [pc, #248]	; (8009dd4 <HAL_TIM_PeriodElapsedCallback+0x1370>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	da07      	bge.n	8009cf0 <HAL_TIM_PeriodElapsedCallback+0x128c>
		{
			ResetTimeX += 1;
 8009ce0:	4b40      	ldr	r3, [pc, #256]	; (8009de4 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8009ce2:	881b      	ldrh	r3, [r3, #0]
 8009ce4:	b29b      	uxth	r3, r3
 8009ce6:	3301      	adds	r3, #1
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	4b3e      	ldr	r3, [pc, #248]	; (8009de4 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8009cec:	801a      	strh	r2, [r3, #0]
 8009cee:	e012      	b.n	8009d16 <HAL_TIM_PeriodElapsedCallback+0x12b2>

		}
		else if (fMovedX == 1 && (AngleX > 10000 || AngleX < -10000))
 8009cf0:	4b3a      	ldr	r3, [pc, #232]	; (8009ddc <HAL_TIM_PeriodElapsedCallback+0x1378>)
 8009cf2:	781b      	ldrb	r3, [r3, #0]
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d10d      	bne.n	8009d16 <HAL_TIM_PeriodElapsedCallback+0x12b2>
 8009cfa:	4b39      	ldr	r3, [pc, #228]	; (8009de0 <HAL_TIM_PeriodElapsedCallback+0x137c>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f242 7210 	movw	r2, #10000	; 0x2710
 8009d02:	4293      	cmp	r3, r2
 8009d04:	dc04      	bgt.n	8009d10 <HAL_TIM_PeriodElapsedCallback+0x12ac>
 8009d06:	4b36      	ldr	r3, [pc, #216]	; (8009de0 <HAL_TIM_PeriodElapsedCallback+0x137c>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a31      	ldr	r2, [pc, #196]	; (8009dd0 <HAL_TIM_PeriodElapsedCallback+0x136c>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	da02      	bge.n	8009d16 <HAL_TIM_PeriodElapsedCallback+0x12b2>
		{
			ResetTimeX = 0;
 8009d10:	4b34      	ldr	r3, [pc, #208]	; (8009de4 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8009d12:	2200      	movs	r2, #0
 8009d14:	801a      	strh	r2, [r3, #0]
		}

		if (ResetTimeX >= 1000)
 8009d16:	4b33      	ldr	r3, [pc, #204]	; (8009de4 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8009d18:	881b      	ldrh	r3, [r3, #0]
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d20:	d308      	bcc.n	8009d34 <HAL_TIM_PeriodElapsedCallback+0x12d0>
		{
			AngleX = 0;
 8009d22:	4b2f      	ldr	r3, [pc, #188]	; (8009de0 <HAL_TIM_PeriodElapsedCallback+0x137c>)
 8009d24:	2200      	movs	r2, #0
 8009d26:	601a      	str	r2, [r3, #0]

			ResetTimeX = 0;
 8009d28:	4b2e      	ldr	r3, [pc, #184]	; (8009de4 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	801a      	strh	r2, [r3, #0]
			fMovedX = 0;
 8009d2e:	4b2b      	ldr	r3, [pc, #172]	; (8009ddc <HAL_TIM_PeriodElapsedCallback+0x1378>)
 8009d30:	2200      	movs	r2, #0
 8009d32:	701a      	strb	r2, [r3, #0]
		}

		if (ResetTimeY >= 1000)
 8009d34:	4b28      	ldr	r3, [pc, #160]	; (8009dd8 <HAL_TIM_PeriodElapsedCallback+0x1374>)
 8009d36:	881b      	ldrh	r3, [r3, #0]
 8009d38:	b29b      	uxth	r3, r3
 8009d3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d3e:	d308      	bcc.n	8009d52 <HAL_TIM_PeriodElapsedCallback+0x12ee>
		{
			AngleY = 0;
 8009d40:	4b22      	ldr	r3, [pc, #136]	; (8009dcc <HAL_TIM_PeriodElapsedCallback+0x1368>)
 8009d42:	2200      	movs	r2, #0
 8009d44:	601a      	str	r2, [r3, #0]

			ResetTimeY = 0;
 8009d46:	4b24      	ldr	r3, [pc, #144]	; (8009dd8 <HAL_TIM_PeriodElapsedCallback+0x1374>)
 8009d48:	2200      	movs	r2, #0
 8009d4a:	801a      	strh	r2, [r3, #0]
			fMovedY = 0;
 8009d4c:	4b1e      	ldr	r3, [pc, #120]	; (8009dc8 <HAL_TIM_PeriodElapsedCallback+0x1364>)
 8009d4e:	2200      	movs	r2, #0
 8009d50:	701a      	strb	r2, [r3, #0]
		}

		if (StanGry == Gra)
 8009d52:	4b25      	ldr	r3, [pc, #148]	; (8009de8 <HAL_TIM_PeriodElapsedCallback+0x1384>)
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	b2db      	uxtb	r3, r3
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d11e      	bne.n	8009d9a <HAL_TIM_PeriodElapsedCallback+0x1336>
		{
			BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8009d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d60:	f7f7 ff9c 	bl	8001c9c <BSP_LCD_SetTextColor>
			BSP_LCD_FillRect(PoprzednieX - 5, PoprzednieY - 6, 12, 12);
 8009d64:	4b15      	ldr	r3, [pc, #84]	; (8009dbc <HAL_TIM_PeriodElapsedCallback+0x1358>)
 8009d66:	881b      	ldrh	r3, [r3, #0]
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	3b05      	subs	r3, #5
 8009d6c:	b298      	uxth	r0, r3
 8009d6e:	4b15      	ldr	r3, [pc, #84]	; (8009dc4 <HAL_TIM_PeriodElapsedCallback+0x1360>)
 8009d70:	881b      	ldrh	r3, [r3, #0]
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	3b06      	subs	r3, #6
 8009d76:	b299      	uxth	r1, r3
 8009d78:	230c      	movs	r3, #12
 8009d7a:	220c      	movs	r2, #12
 8009d7c:	f7f8 fa52 	bl	8002224 <BSP_LCD_FillRect>

			BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8009d80:	481a      	ldr	r0, [pc, #104]	; (8009dec <HAL_TIM_PeriodElapsedCallback+0x1388>)
 8009d82:	f7f7 ff8b 	bl	8001c9c <BSP_LCD_SetTextColor>
			BSP_LCD_FillCircle(X, Y, 5);
 8009d86:	4b0c      	ldr	r3, [pc, #48]	; (8009db8 <HAL_TIM_PeriodElapsedCallback+0x1354>)
 8009d88:	881b      	ldrh	r3, [r3, #0]
 8009d8a:	b298      	uxth	r0, r3
 8009d8c:	4b0c      	ldr	r3, [pc, #48]	; (8009dc0 <HAL_TIM_PeriodElapsedCallback+0x135c>)
 8009d8e:	881b      	ldrh	r3, [r3, #0]
 8009d90:	b29b      	uxth	r3, r3
 8009d92:	2205      	movs	r2, #5
 8009d94:	4619      	mov	r1, r3
 8009d96:	f7f8 fa9f 	bl	80022d8 <BSP_LCD_FillCircle>
		}
	}

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	4a14      	ldr	r2, [pc, #80]	; (8009df0 <HAL_TIM_PeriodElapsedCallback+0x138c>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d101      	bne.n	8009da8 <HAL_TIM_PeriodElapsedCallback+0x1344>
	{
		HAL_IncTick();
 8009da4:	f7f8 ff66 	bl	8002c74 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8009da8:	bf00      	nop
 8009daa:	3708      	adds	r7, #8
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bdb0      	pop	{r4, r5, r7, pc}
 8009db0:	200005b4 	.word	0x200005b4
 8009db4:	080a304c 	.word	0x080a304c
 8009db8:	20000628 	.word	0x20000628
 8009dbc:	2000061c 	.word	0x2000061c
 8009dc0:	200005b0 	.word	0x200005b0
 8009dc4:	20000590 	.word	0x20000590
 8009dc8:	20000604 	.word	0x20000604
 8009dcc:	200005ec 	.word	0x200005ec
 8009dd0:	ffffd8f0 	.word	0xffffd8f0
 8009dd4:	ffffb1e0 	.word	0xffffb1e0
 8009dd8:	20000618 	.word	0x20000618
 8009ddc:	200005cc 	.word	0x200005cc
 8009de0:	200005b8 	.word	0x200005b8
 8009de4:	200005c2 	.word	0x200005c2
 8009de8:	20000605 	.word	0x20000605
 8009dec:	ffff0000 	.word	0xffff0000
 8009df0:	40001000 	.word	0x40001000

08009df4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8009df4:	b480      	push	{r7}
 8009df6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8009df8:	bf00      	nop
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr
	...

08009e04 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8009e08:	4b17      	ldr	r3, [pc, #92]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e0a:	4a18      	ldr	r2, [pc, #96]	; (8009e6c <MX_SPI5_Init+0x68>)
 8009e0c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8009e0e:	4b16      	ldr	r3, [pc, #88]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009e14:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8009e16:	4b14      	ldr	r3, [pc, #80]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e18:	2200      	movs	r2, #0
 8009e1a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8009e1c:	4b12      	ldr	r3, [pc, #72]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e1e:	2200      	movs	r2, #0
 8009e20:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009e22:	4b11      	ldr	r3, [pc, #68]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e24:	2200      	movs	r2, #0
 8009e26:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009e28:	4b0f      	ldr	r3, [pc, #60]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8009e2e:	4b0e      	ldr	r3, [pc, #56]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e34:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8009e36:	4b0c      	ldr	r3, [pc, #48]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e38:	2218      	movs	r2, #24
 8009e3a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009e3c:	4b0a      	ldr	r3, [pc, #40]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e3e:	2200      	movs	r2, #0
 8009e40:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8009e42:	4b09      	ldr	r3, [pc, #36]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e44:	2200      	movs	r2, #0
 8009e46:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009e48:	4b07      	ldr	r3, [pc, #28]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8009e4e:	4b06      	ldr	r3, [pc, #24]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e50:	220a      	movs	r2, #10
 8009e52:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8009e54:	4804      	ldr	r0, [pc, #16]	; (8009e68 <MX_SPI5_Init+0x64>)
 8009e56:	f7fb fca2 	bl	800579e <HAL_SPI_Init>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d001      	beq.n	8009e64 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8009e60:	f7ff ffc8 	bl	8009df4 <Error_Handler>
  }

}
 8009e64:	bf00      	nop
 8009e66:	bd80      	pop	{r7, pc}
 8009e68:	20000514 	.word	0x20000514
 8009e6c:	40015000 	.word	0x40015000

08009e70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b08a      	sub	sp, #40	; 0x28
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e78:	f107 0314 	add.w	r3, r7, #20
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	601a      	str	r2, [r3, #0]
 8009e80:	605a      	str	r2, [r3, #4]
 8009e82:	609a      	str	r2, [r3, #8]
 8009e84:	60da      	str	r2, [r3, #12]
 8009e86:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4a19      	ldr	r2, [pc, #100]	; (8009ef4 <HAL_SPI_MspInit+0x84>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d12c      	bne.n	8009eec <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8009e92:	2300      	movs	r3, #0
 8009e94:	613b      	str	r3, [r7, #16]
 8009e96:	4a18      	ldr	r2, [pc, #96]	; (8009ef8 <HAL_SPI_MspInit+0x88>)
 8009e98:	4b17      	ldr	r3, [pc, #92]	; (8009ef8 <HAL_SPI_MspInit+0x88>)
 8009e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8009ea2:	4b15      	ldr	r3, [pc, #84]	; (8009ef8 <HAL_SPI_MspInit+0x88>)
 8009ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ea6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009eaa:	613b      	str	r3, [r7, #16]
 8009eac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8009eae:	2300      	movs	r3, #0
 8009eb0:	60fb      	str	r3, [r7, #12]
 8009eb2:	4a11      	ldr	r2, [pc, #68]	; (8009ef8 <HAL_SPI_MspInit+0x88>)
 8009eb4:	4b10      	ldr	r3, [pc, #64]	; (8009ef8 <HAL_SPI_MspInit+0x88>)
 8009eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eb8:	f043 0320 	orr.w	r3, r3, #32
 8009ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8009ebe:	4b0e      	ldr	r3, [pc, #56]	; (8009ef8 <HAL_SPI_MspInit+0x88>)
 8009ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ec2:	f003 0320 	and.w	r3, r3, #32
 8009ec6:	60fb      	str	r3, [r7, #12]
 8009ec8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8009eca:	f44f 7360 	mov.w	r3, #896	; 0x380
 8009ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ed0:	2302      	movs	r3, #2
 8009ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8009edc:	2305      	movs	r3, #5
 8009ede:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8009ee0:	f107 0314 	add.w	r3, r7, #20
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	4805      	ldr	r0, [pc, #20]	; (8009efc <HAL_SPI_MspInit+0x8c>)
 8009ee8:	f7f9 fd5c 	bl	80039a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8009eec:	bf00      	nop
 8009eee:	3728      	adds	r7, #40	; 0x28
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	40015000 	.word	0x40015000
 8009ef8:	40023800 	.word	0x40023800
 8009efc:	40021400 	.word	0x40021400

08009f00 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a08      	ldr	r2, [pc, #32]	; (8009f30 <HAL_SPI_MspDeInit+0x30>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d10a      	bne.n	8009f28 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8009f12:	4a08      	ldr	r2, [pc, #32]	; (8009f34 <HAL_SPI_MspDeInit+0x34>)
 8009f14:	4b07      	ldr	r3, [pc, #28]	; (8009f34 <HAL_SPI_MspDeInit+0x34>)
 8009f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f18:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009f1c:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8009f1e:	f44f 7160 	mov.w	r1, #896	; 0x380
 8009f22:	4805      	ldr	r0, [pc, #20]	; (8009f38 <HAL_SPI_MspDeInit+0x38>)
 8009f24:	f7f9 fee8 	bl	8003cf8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
} 
 8009f28:	bf00      	nop
 8009f2a:	3708      	adds	r7, #8
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	40015000 	.word	0x40015000
 8009f34:	40023800 	.word	0x40023800
 8009f38:	40021400 	.word	0x40021400

08009f3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009f42:	2300      	movs	r3, #0
 8009f44:	607b      	str	r3, [r7, #4]
 8009f46:	4a10      	ldr	r2, [pc, #64]	; (8009f88 <HAL_MspInit+0x4c>)
 8009f48:	4b0f      	ldr	r3, [pc, #60]	; (8009f88 <HAL_MspInit+0x4c>)
 8009f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009f50:	6453      	str	r3, [r2, #68]	; 0x44
 8009f52:	4b0d      	ldr	r3, [pc, #52]	; (8009f88 <HAL_MspInit+0x4c>)
 8009f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f5a:	607b      	str	r3, [r7, #4]
 8009f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009f5e:	2300      	movs	r3, #0
 8009f60:	603b      	str	r3, [r7, #0]
 8009f62:	4a09      	ldr	r2, [pc, #36]	; (8009f88 <HAL_MspInit+0x4c>)
 8009f64:	4b08      	ldr	r3, [pc, #32]	; (8009f88 <HAL_MspInit+0x4c>)
 8009f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8009f6e:	4b06      	ldr	r3, [pc, #24]	; (8009f88 <HAL_MspInit+0x4c>)
 8009f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f76:	603b      	str	r3, [r7, #0]
 8009f78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009f7a:	bf00      	nop
 8009f7c:	370c      	adds	r7, #12
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f84:	4770      	bx	lr
 8009f86:	bf00      	nop
 8009f88:	40023800 	.word	0x40023800

08009f8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b08c      	sub	sp, #48	; 0x30
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8009f94:	2300      	movs	r3, #0
 8009f96:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	6879      	ldr	r1, [r7, #4]
 8009fa0:	2036      	movs	r0, #54	; 0x36
 8009fa2:	f7f8 ff5f 	bl	8002e64 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8009fa6:	2036      	movs	r0, #54	; 0x36
 8009fa8:	f7f8 ff78 	bl	8002e9c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8009fac:	2300      	movs	r3, #0
 8009fae:	60fb      	str	r3, [r7, #12]
 8009fb0:	4a1f      	ldr	r2, [pc, #124]	; (800a030 <HAL_InitTick+0xa4>)
 8009fb2:	4b1f      	ldr	r3, [pc, #124]	; (800a030 <HAL_InitTick+0xa4>)
 8009fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fb6:	f043 0310 	orr.w	r3, r3, #16
 8009fba:	6413      	str	r3, [r2, #64]	; 0x40
 8009fbc:	4b1c      	ldr	r3, [pc, #112]	; (800a030 <HAL_InitTick+0xa4>)
 8009fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc0:	f003 0310 	and.w	r3, r3, #16
 8009fc4:	60fb      	str	r3, [r7, #12]
 8009fc6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8009fc8:	f107 0210 	add.w	r2, r7, #16
 8009fcc:	f107 0314 	add.w	r3, r7, #20
 8009fd0:	4611      	mov	r1, r2
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f7fb f98e 	bl	80052f4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8009fd8:	f7fb f964 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	005b      	lsls	r3, r3, #1
 8009fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8009fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fe4:	4a13      	ldr	r2, [pc, #76]	; (800a034 <HAL_InitTick+0xa8>)
 8009fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8009fea:	0c9b      	lsrs	r3, r3, #18
 8009fec:	3b01      	subs	r3, #1
 8009fee:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8009ff0:	4b11      	ldr	r3, [pc, #68]	; (800a038 <HAL_InitTick+0xac>)
 8009ff2:	4a12      	ldr	r2, [pc, #72]	; (800a03c <HAL_InitTick+0xb0>)
 8009ff4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8009ff6:	4b10      	ldr	r3, [pc, #64]	; (800a038 <HAL_InitTick+0xac>)
 8009ff8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009ffc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8009ffe:	4a0e      	ldr	r2, [pc, #56]	; (800a038 <HAL_InitTick+0xac>)
 800a000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a002:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800a004:	4b0c      	ldr	r3, [pc, #48]	; (800a038 <HAL_InitTick+0xac>)
 800a006:	2200      	movs	r2, #0
 800a008:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a00a:	4b0b      	ldr	r3, [pc, #44]	; (800a038 <HAL_InitTick+0xac>)
 800a00c:	2200      	movs	r2, #0
 800a00e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800a010:	4809      	ldr	r0, [pc, #36]	; (800a038 <HAL_InitTick+0xac>)
 800a012:	f7fc f8f2 	bl	80061fa <HAL_TIM_Base_Init>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d104      	bne.n	800a026 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800a01c:	4806      	ldr	r0, [pc, #24]	; (800a038 <HAL_InitTick+0xac>)
 800a01e:	f7fc f917 	bl	8006250 <HAL_TIM_Base_Start_IT>
 800a022:	4603      	mov	r3, r0
 800a024:	e000      	b.n	800a028 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800a026:	2301      	movs	r3, #1
}
 800a028:	4618      	mov	r0, r3
 800a02a:	3730      	adds	r7, #48	; 0x30
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}
 800a030:	40023800 	.word	0x40023800
 800a034:	431bde83 	.word	0x431bde83
 800a038:	2000062c 	.word	0x2000062c
 800a03c:	40001000 	.word	0x40001000

0800a040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a040:	b480      	push	{r7}
 800a042:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a044:	bf00      	nop
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr

0800a04e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a04e:	b480      	push	{r7}
 800a050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a052:	e7fe      	b.n	800a052 <HardFault_Handler+0x4>

0800a054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a054:	b480      	push	{r7}
 800a056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a058:	e7fe      	b.n	800a058 <MemManage_Handler+0x4>

0800a05a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a05a:	b480      	push	{r7}
 800a05c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a05e:	e7fe      	b.n	800a05e <BusFault_Handler+0x4>

0800a060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a060:	b480      	push	{r7}
 800a062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a064:	e7fe      	b.n	800a064 <UsageFault_Handler+0x4>

0800a066 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a066:	b480      	push	{r7}
 800a068:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a06a:	bf00      	nop
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a074:	b480      	push	{r7}
 800a076:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a078:	bf00      	nop
 800a07a:	46bd      	mov	sp, r7
 800a07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a080:	4770      	bx	lr

0800a082 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a082:	b480      	push	{r7}
 800a084:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a086:	bf00      	nop
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr

0800a090 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800a094:	4803      	ldr	r0, [pc, #12]	; (800a0a4 <TIM1_UP_TIM10_IRQHandler+0x14>)
 800a096:	f7fc f8ff 	bl	8006298 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800a09a:	4803      	ldr	r0, [pc, #12]	; (800a0a8 <TIM1_UP_TIM10_IRQHandler+0x18>)
 800a09c:	f7fc f8fc 	bl	8006298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800a0a0:	bf00      	nop
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	200006ec 	.word	0x200006ec
 800a0a8:	2000066c 	.word	0x2000066c

0800a0ac <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800a0b0:	4803      	ldr	r0, [pc, #12]	; (800a0c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800a0b2:	f7fc f8f1 	bl	8006298 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800a0b6:	4803      	ldr	r0, [pc, #12]	; (800a0c4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 800a0b8:	f7fc f8ee 	bl	8006298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800a0bc:	bf00      	nop
 800a0be:	bd80      	pop	{r7, pc}
 800a0c0:	200006ec 	.word	0x200006ec
 800a0c4:	200006ac 	.word	0x200006ac

0800a0c8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800a0cc:	4802      	ldr	r0, [pc, #8]	; (800a0d8 <TIM6_DAC_IRQHandler+0x10>)
 800a0ce:	f7fc f8e3 	bl	8006298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800a0d2:	bf00      	nop
 800a0d4:	bd80      	pop	{r7, pc}
 800a0d6:	bf00      	nop
 800a0d8:	2000062c 	.word	0x2000062c

0800a0dc <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800a0e0:	4802      	ldr	r0, [pc, #8]	; (800a0ec <LTDC_IRQHandler+0x10>)
 800a0e2:	f7fa f9bb 	bl	800445c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800a0e6:	bf00      	nop
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop
 800a0ec:	20000440 	.word	0x20000440

0800a0f0 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800a0f4:	4802      	ldr	r0, [pc, #8]	; (800a100 <DMA2D_IRQHandler+0x10>)
 800a0f6:	f7f9 fa18 	bl	800352a <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800a0fa:	bf00      	nop
 800a0fc:	bd80      	pop	{r7, pc}
 800a0fe:	bf00      	nop
 800a100:	20000378 	.word	0x20000378

0800a104 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a104:	b590      	push	{r4, r7, lr}
 800a106:	b087      	sub	sp, #28
 800a108:	af00      	add	r7, sp, #0
 800a10a:	60f8      	str	r0, [r7, #12]
 800a10c:	60b9      	str	r1, [r7, #8]
 800a10e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a110:	2300      	movs	r3, #0
 800a112:	617b      	str	r3, [r7, #20]
 800a114:	e00a      	b.n	800a12c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800a116:	68bc      	ldr	r4, [r7, #8]
 800a118:	1c63      	adds	r3, r4, #1
 800a11a:	60bb      	str	r3, [r7, #8]
 800a11c:	f3af 8000 	nop.w
 800a120:	4603      	mov	r3, r0
 800a122:	b2db      	uxtb	r3, r3
 800a124:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	3301      	adds	r3, #1
 800a12a:	617b      	str	r3, [r7, #20]
 800a12c:	697a      	ldr	r2, [r7, #20]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	429a      	cmp	r2, r3
 800a132:	dbf0      	blt.n	800a116 <_read+0x12>
	}

return len;
 800a134:	687b      	ldr	r3, [r7, #4]
}
 800a136:	4618      	mov	r0, r3
 800a138:	371c      	adds	r7, #28
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd90      	pop	{r4, r7, pc}

0800a13e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a13e:	b580      	push	{r7, lr}
 800a140:	b086      	sub	sp, #24
 800a142:	af00      	add	r7, sp, #0
 800a144:	60f8      	str	r0, [r7, #12]
 800a146:	60b9      	str	r1, [r7, #8]
 800a148:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a14a:	2300      	movs	r3, #0
 800a14c:	617b      	str	r3, [r7, #20]
 800a14e:	e009      	b.n	800a164 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	1c5a      	adds	r2, r3, #1
 800a154:	60ba      	str	r2, [r7, #8]
 800a156:	781b      	ldrb	r3, [r3, #0]
 800a158:	4618      	mov	r0, r3
 800a15a:	f7fd fe19 	bl	8007d90 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	3301      	adds	r3, #1
 800a162:	617b      	str	r3, [r7, #20]
 800a164:	697a      	ldr	r2, [r7, #20]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	429a      	cmp	r2, r3
 800a16a:	dbf1      	blt.n	800a150 <_write+0x12>
	}
	return len;
 800a16c:	687b      	ldr	r3, [r7, #4]
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3718      	adds	r7, #24
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}
	...

0800a178 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b084      	sub	sp, #16
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800a180:	4b11      	ldr	r3, [pc, #68]	; (800a1c8 <_sbrk+0x50>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d102      	bne.n	800a18e <_sbrk+0x16>
		heap_end = &end;
 800a188:	4b0f      	ldr	r3, [pc, #60]	; (800a1c8 <_sbrk+0x50>)
 800a18a:	4a10      	ldr	r2, [pc, #64]	; (800a1cc <_sbrk+0x54>)
 800a18c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800a18e:	4b0e      	ldr	r3, [pc, #56]	; (800a1c8 <_sbrk+0x50>)
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800a194:	4b0c      	ldr	r3, [pc, #48]	; (800a1c8 <_sbrk+0x50>)
 800a196:	681a      	ldr	r2, [r3, #0]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	4413      	add	r3, r2
 800a19c:	466a      	mov	r2, sp
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d907      	bls.n	800a1b2 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800a1a2:	f000 fa1f 	bl	800a5e4 <__errno>
 800a1a6:	4602      	mov	r2, r0
 800a1a8:	230c      	movs	r3, #12
 800a1aa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800a1ac:	f04f 33ff 	mov.w	r3, #4294967295
 800a1b0:	e006      	b.n	800a1c0 <_sbrk+0x48>
	}

	heap_end += incr;
 800a1b2:	4b05      	ldr	r3, [pc, #20]	; (800a1c8 <_sbrk+0x50>)
 800a1b4:	681a      	ldr	r2, [r3, #0]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4413      	add	r3, r2
 800a1ba:	4a03      	ldr	r2, [pc, #12]	; (800a1c8 <_sbrk+0x50>)
 800a1bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800a1be:	68fb      	ldr	r3, [r7, #12]
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3710      	adds	r7, #16
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}
 800a1c8:	200002b4 	.word	0x200002b4
 800a1cc:	20000770 	.word	0x20000770

0800a1d0 <_close>:

int _close(int file)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b083      	sub	sp, #12
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
	return -1;
 800a1d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a1f8:	605a      	str	r2, [r3, #4]
	return 0;
 800a1fa:	2300      	movs	r3, #0
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	370c      	adds	r7, #12
 800a200:	46bd      	mov	sp, r7
 800a202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a206:	4770      	bx	lr

0800a208 <_isatty>:

int _isatty(int file)
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
	return 1;
 800a210:	2301      	movs	r3, #1
}
 800a212:	4618      	mov	r0, r3
 800a214:	370c      	adds	r7, #12
 800a216:	46bd      	mov	sp, r7
 800a218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21c:	4770      	bx	lr

0800a21e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a21e:	b480      	push	{r7}
 800a220:	b085      	sub	sp, #20
 800a222:	af00      	add	r7, sp, #0
 800a224:	60f8      	str	r0, [r7, #12]
 800a226:	60b9      	str	r1, [r7, #8]
 800a228:	607a      	str	r2, [r7, #4]
	return 0;
 800a22a:	2300      	movs	r3, #0
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3714      	adds	r7, #20
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a238:	b480      	push	{r7}
 800a23a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a23c:	4a16      	ldr	r2, [pc, #88]	; (800a298 <SystemInit+0x60>)
 800a23e:	4b16      	ldr	r3, [pc, #88]	; (800a298 <SystemInit+0x60>)
 800a240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a244:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a248:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800a24c:	4a13      	ldr	r2, [pc, #76]	; (800a29c <SystemInit+0x64>)
 800a24e:	4b13      	ldr	r3, [pc, #76]	; (800a29c <SystemInit+0x64>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f043 0301 	orr.w	r3, r3, #1
 800a256:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a258:	4b10      	ldr	r3, [pc, #64]	; (800a29c <SystemInit+0x64>)
 800a25a:	2200      	movs	r2, #0
 800a25c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800a25e:	4a0f      	ldr	r2, [pc, #60]	; (800a29c <SystemInit+0x64>)
 800a260:	4b0e      	ldr	r3, [pc, #56]	; (800a29c <SystemInit+0x64>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800a268:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a26c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800a26e:	4b0b      	ldr	r3, [pc, #44]	; (800a29c <SystemInit+0x64>)
 800a270:	4a0b      	ldr	r2, [pc, #44]	; (800a2a0 <SystemInit+0x68>)
 800a272:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800a274:	4a09      	ldr	r2, [pc, #36]	; (800a29c <SystemInit+0x64>)
 800a276:	4b09      	ldr	r3, [pc, #36]	; (800a29c <SystemInit+0x64>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a27e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800a280:	4b06      	ldr	r3, [pc, #24]	; (800a29c <SystemInit+0x64>)
 800a282:	2200      	movs	r2, #0
 800a284:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a286:	4b04      	ldr	r3, [pc, #16]	; (800a298 <SystemInit+0x60>)
 800a288:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a28c:	609a      	str	r2, [r3, #8]
#endif
}
 800a28e:	bf00      	nop
 800a290:	46bd      	mov	sp, r7
 800a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a296:	4770      	bx	lr
 800a298:	e000ed00 	.word	0xe000ed00
 800a29c:	40023800 	.word	0x40023800
 800a2a0:	24003010 	.word	0x24003010

0800a2a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b086      	sub	sp, #24
 800a2a8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a2aa:	f107 0308 	add.w	r3, r7, #8
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	601a      	str	r2, [r3, #0]
 800a2b2:	605a      	str	r2, [r3, #4]
 800a2b4:	609a      	str	r2, [r3, #8]
 800a2b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a2b8:	463b      	mov	r3, r7
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	601a      	str	r2, [r3, #0]
 800a2be:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 800a2c0:	4b1e      	ldr	r3, [pc, #120]	; (800a33c <MX_TIM1_Init+0x98>)
 800a2c2:	4a1f      	ldr	r2, [pc, #124]	; (800a340 <MX_TIM1_Init+0x9c>)
 800a2c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800a2c6:	4b1d      	ldr	r3, [pc, #116]	; (800a33c <MX_TIM1_Init+0x98>)
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a2cc:	4b1b      	ldr	r3, [pc, #108]	; (800a33c <MX_TIM1_Init+0x98>)
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 800a2d2:	4b1a      	ldr	r3, [pc, #104]	; (800a33c <MX_TIM1_Init+0x98>)
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a2d8:	4b18      	ldr	r3, [pc, #96]	; (800a33c <MX_TIM1_Init+0x98>)
 800a2da:	2200      	movs	r2, #0
 800a2dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a2de:	4b17      	ldr	r3, [pc, #92]	; (800a33c <MX_TIM1_Init+0x98>)
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a2e4:	4b15      	ldr	r3, [pc, #84]	; (800a33c <MX_TIM1_Init+0x98>)
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800a2ea:	4814      	ldr	r0, [pc, #80]	; (800a33c <MX_TIM1_Init+0x98>)
 800a2ec:	f7fb ff85 	bl	80061fa <HAL_TIM_Base_Init>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d001      	beq.n	800a2fa <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 800a2f6:	f7ff fd7d 	bl	8009df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a2fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a2fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800a300:	f107 0308 	add.w	r3, r7, #8
 800a304:	4619      	mov	r1, r3
 800a306:	480d      	ldr	r0, [pc, #52]	; (800a33c <MX_TIM1_Init+0x98>)
 800a308:	f7fc f8ce 	bl	80064a8 <HAL_TIM_ConfigClockSource>
 800a30c:	4603      	mov	r3, r0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d001      	beq.n	800a316 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 800a312:	f7ff fd6f 	bl	8009df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a316:	2300      	movs	r3, #0
 800a318:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a31a:	2300      	movs	r3, #0
 800a31c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a31e:	463b      	mov	r3, r7
 800a320:	4619      	mov	r1, r3
 800a322:	4806      	ldr	r0, [pc, #24]	; (800a33c <MX_TIM1_Init+0x98>)
 800a324:	f7fc fada 	bl	80068dc <HAL_TIMEx_MasterConfigSynchronization>
 800a328:	4603      	mov	r3, r0
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d001      	beq.n	800a332 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800a32e:	f7ff fd61 	bl	8009df4 <Error_Handler>
  }

}
 800a332:	bf00      	nop
 800a334:	3718      	adds	r7, #24
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop
 800a33c:	200006ec 	.word	0x200006ec
 800a340:	40010000 	.word	0x40010000

0800a344 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	af00      	add	r7, sp, #0

  htim10.Instance = TIM10;
 800a348:	4b0e      	ldr	r3, [pc, #56]	; (800a384 <MX_TIM10_Init+0x40>)
 800a34a:	4a0f      	ldr	r2, [pc, #60]	; (800a388 <MX_TIM10_Init+0x44>)
 800a34c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9999;
 800a34e:	4b0d      	ldr	r3, [pc, #52]	; (800a384 <MX_TIM10_Init+0x40>)
 800a350:	f242 720f 	movw	r2, #9999	; 0x270f
 800a354:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a356:	4b0b      	ldr	r3, [pc, #44]	; (800a384 <MX_TIM10_Init+0x40>)
 800a358:	2200      	movs	r2, #0
 800a35a:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 288;
 800a35c:	4b09      	ldr	r3, [pc, #36]	; (800a384 <MX_TIM10_Init+0x40>)
 800a35e:	f44f 7290 	mov.w	r2, #288	; 0x120
 800a362:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a364:	4b07      	ldr	r3, [pc, #28]	; (800a384 <MX_TIM10_Init+0x40>)
 800a366:	2200      	movs	r2, #0
 800a368:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a36a:	4b06      	ldr	r3, [pc, #24]	; (800a384 <MX_TIM10_Init+0x40>)
 800a36c:	2200      	movs	r2, #0
 800a36e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800a370:	4804      	ldr	r0, [pc, #16]	; (800a384 <MX_TIM10_Init+0x40>)
 800a372:	f7fb ff42 	bl	80061fa <HAL_TIM_Base_Init>
 800a376:	4603      	mov	r3, r0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d001      	beq.n	800a380 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 800a37c:	f7ff fd3a 	bl	8009df4 <Error_Handler>
  }

}
 800a380:	bf00      	nop
 800a382:	bd80      	pop	{r7, pc}
 800a384:	2000066c 	.word	0x2000066c
 800a388:	40014400 	.word	0x40014400

0800a38c <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	af00      	add	r7, sp, #0

  htim11.Instance = TIM11;
 800a390:	4b0e      	ldr	r3, [pc, #56]	; (800a3cc <MX_TIM11_Init+0x40>)
 800a392:	4a0f      	ldr	r2, [pc, #60]	; (800a3d0 <MX_TIM11_Init+0x44>)
 800a394:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 9999;
 800a396:	4b0d      	ldr	r3, [pc, #52]	; (800a3cc <MX_TIM11_Init+0x40>)
 800a398:	f242 720f 	movw	r2, #9999	; 0x270f
 800a39c:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a39e:	4b0b      	ldr	r3, [pc, #44]	; (800a3cc <MX_TIM11_Init+0x40>)
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 71;
 800a3a4:	4b09      	ldr	r3, [pc, #36]	; (800a3cc <MX_TIM11_Init+0x40>)
 800a3a6:	2247      	movs	r2, #71	; 0x47
 800a3a8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a3aa:	4b08      	ldr	r3, [pc, #32]	; (800a3cc <MX_TIM11_Init+0x40>)
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a3b0:	4b06      	ldr	r3, [pc, #24]	; (800a3cc <MX_TIM11_Init+0x40>)
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800a3b6:	4805      	ldr	r0, [pc, #20]	; (800a3cc <MX_TIM11_Init+0x40>)
 800a3b8:	f7fb ff1f 	bl	80061fa <HAL_TIM_Base_Init>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d001      	beq.n	800a3c6 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800a3c2:	f7ff fd17 	bl	8009df4 <Error_Handler>
  }

}
 800a3c6:	bf00      	nop
 800a3c8:	bd80      	pop	{r7, pc}
 800a3ca:	bf00      	nop
 800a3cc:	200006ac 	.word	0x200006ac
 800a3d0:	40014800 	.word	0x40014800

0800a3d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b086      	sub	sp, #24
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a2e      	ldr	r2, [pc, #184]	; (800a49c <HAL_TIM_Base_MspInit+0xc8>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d11e      	bne.n	800a424 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	617b      	str	r3, [r7, #20]
 800a3ea:	4a2d      	ldr	r2, [pc, #180]	; (800a4a0 <HAL_TIM_Base_MspInit+0xcc>)
 800a3ec:	4b2c      	ldr	r3, [pc, #176]	; (800a4a0 <HAL_TIM_Base_MspInit+0xcc>)
 800a3ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3f0:	f043 0301 	orr.w	r3, r3, #1
 800a3f4:	6453      	str	r3, [r2, #68]	; 0x44
 800a3f6:	4b2a      	ldr	r3, [pc, #168]	; (800a4a0 <HAL_TIM_Base_MspInit+0xcc>)
 800a3f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3fa:	f003 0301 	and.w	r3, r3, #1
 800a3fe:	617b      	str	r3, [r7, #20]
 800a400:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800a402:	2200      	movs	r2, #0
 800a404:	2100      	movs	r1, #0
 800a406:	2019      	movs	r0, #25
 800a408:	f7f8 fd2c 	bl	8002e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800a40c:	2019      	movs	r0, #25
 800a40e:	f7f8 fd45 	bl	8002e9c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800a412:	2200      	movs	r2, #0
 800a414:	2100      	movs	r1, #0
 800a416:	201a      	movs	r0, #26
 800a418:	f7f8 fd24 	bl	8002e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800a41c:	201a      	movs	r0, #26
 800a41e:	f7f8 fd3d 	bl	8002e9c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 800a422:	e036      	b.n	800a492 <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM10)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a1e      	ldr	r2, [pc, #120]	; (800a4a4 <HAL_TIM_Base_MspInit+0xd0>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d116      	bne.n	800a45c <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800a42e:	2300      	movs	r3, #0
 800a430:	613b      	str	r3, [r7, #16]
 800a432:	4a1b      	ldr	r2, [pc, #108]	; (800a4a0 <HAL_TIM_Base_MspInit+0xcc>)
 800a434:	4b1a      	ldr	r3, [pc, #104]	; (800a4a0 <HAL_TIM_Base_MspInit+0xcc>)
 800a436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a43c:	6453      	str	r3, [r2, #68]	; 0x44
 800a43e:	4b18      	ldr	r3, [pc, #96]	; (800a4a0 <HAL_TIM_Base_MspInit+0xcc>)
 800a440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a446:	613b      	str	r3, [r7, #16]
 800a448:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800a44a:	2200      	movs	r2, #0
 800a44c:	2100      	movs	r1, #0
 800a44e:	2019      	movs	r0, #25
 800a450:	f7f8 fd08 	bl	8002e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800a454:	2019      	movs	r0, #25
 800a456:	f7f8 fd21 	bl	8002e9c <HAL_NVIC_EnableIRQ>
}
 800a45a:	e01a      	b.n	800a492 <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM11)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a11      	ldr	r2, [pc, #68]	; (800a4a8 <HAL_TIM_Base_MspInit+0xd4>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d115      	bne.n	800a492 <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800a466:	2300      	movs	r3, #0
 800a468:	60fb      	str	r3, [r7, #12]
 800a46a:	4a0d      	ldr	r2, [pc, #52]	; (800a4a0 <HAL_TIM_Base_MspInit+0xcc>)
 800a46c:	4b0c      	ldr	r3, [pc, #48]	; (800a4a0 <HAL_TIM_Base_MspInit+0xcc>)
 800a46e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a470:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a474:	6453      	str	r3, [r2, #68]	; 0x44
 800a476:	4b0a      	ldr	r3, [pc, #40]	; (800a4a0 <HAL_TIM_Base_MspInit+0xcc>)
 800a478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a47a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a47e:	60fb      	str	r3, [r7, #12]
 800a480:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800a482:	2200      	movs	r2, #0
 800a484:	2100      	movs	r1, #0
 800a486:	201a      	movs	r0, #26
 800a488:	f7f8 fcec 	bl	8002e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800a48c:	201a      	movs	r0, #26
 800a48e:	f7f8 fd05 	bl	8002e9c <HAL_NVIC_EnableIRQ>
}
 800a492:	bf00      	nop
 800a494:	3718      	adds	r7, #24
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	40010000 	.word	0x40010000
 800a4a0:	40023800 	.word	0x40023800
 800a4a4:	40014400 	.word	0x40014400
 800a4a8:	40014800 	.word	0x40014800

0800a4ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800a4b0:	4b11      	ldr	r3, [pc, #68]	; (800a4f8 <MX_USART1_UART_Init+0x4c>)
 800a4b2:	4a12      	ldr	r2, [pc, #72]	; (800a4fc <MX_USART1_UART_Init+0x50>)
 800a4b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a4b6:	4b10      	ldr	r3, [pc, #64]	; (800a4f8 <MX_USART1_UART_Init+0x4c>)
 800a4b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a4bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a4be:	4b0e      	ldr	r3, [pc, #56]	; (800a4f8 <MX_USART1_UART_Init+0x4c>)
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a4c4:	4b0c      	ldr	r3, [pc, #48]	; (800a4f8 <MX_USART1_UART_Init+0x4c>)
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a4ca:	4b0b      	ldr	r3, [pc, #44]	; (800a4f8 <MX_USART1_UART_Init+0x4c>)
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a4d0:	4b09      	ldr	r3, [pc, #36]	; (800a4f8 <MX_USART1_UART_Init+0x4c>)
 800a4d2:	220c      	movs	r2, #12
 800a4d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a4d6:	4b08      	ldr	r3, [pc, #32]	; (800a4f8 <MX_USART1_UART_Init+0x4c>)
 800a4d8:	2200      	movs	r2, #0
 800a4da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a4dc:	4b06      	ldr	r3, [pc, #24]	; (800a4f8 <MX_USART1_UART_Init+0x4c>)
 800a4de:	2200      	movs	r2, #0
 800a4e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a4e2:	4805      	ldr	r0, [pc, #20]	; (800a4f8 <MX_USART1_UART_Init+0x4c>)
 800a4e4:	f7fc fa53 	bl	800698e <HAL_UART_Init>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d001      	beq.n	800a4f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800a4ee:	f7ff fc81 	bl	8009df4 <Error_Handler>
  }

}
 800a4f2:	bf00      	nop
 800a4f4:	bd80      	pop	{r7, pc}
 800a4f6:	bf00      	nop
 800a4f8:	2000072c 	.word	0x2000072c
 800a4fc:	40011000 	.word	0x40011000

0800a500 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b08a      	sub	sp, #40	; 0x28
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a508:	f107 0314 	add.w	r3, r7, #20
 800a50c:	2200      	movs	r2, #0
 800a50e:	601a      	str	r2, [r3, #0]
 800a510:	605a      	str	r2, [r3, #4]
 800a512:	609a      	str	r2, [r3, #8]
 800a514:	60da      	str	r2, [r3, #12]
 800a516:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a19      	ldr	r2, [pc, #100]	; (800a584 <HAL_UART_MspInit+0x84>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d12c      	bne.n	800a57c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a522:	2300      	movs	r3, #0
 800a524:	613b      	str	r3, [r7, #16]
 800a526:	4a18      	ldr	r2, [pc, #96]	; (800a588 <HAL_UART_MspInit+0x88>)
 800a528:	4b17      	ldr	r3, [pc, #92]	; (800a588 <HAL_UART_MspInit+0x88>)
 800a52a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a52c:	f043 0310 	orr.w	r3, r3, #16
 800a530:	6453      	str	r3, [r2, #68]	; 0x44
 800a532:	4b15      	ldr	r3, [pc, #84]	; (800a588 <HAL_UART_MspInit+0x88>)
 800a534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a536:	f003 0310 	and.w	r3, r3, #16
 800a53a:	613b      	str	r3, [r7, #16]
 800a53c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a53e:	2300      	movs	r3, #0
 800a540:	60fb      	str	r3, [r7, #12]
 800a542:	4a11      	ldr	r2, [pc, #68]	; (800a588 <HAL_UART_MspInit+0x88>)
 800a544:	4b10      	ldr	r3, [pc, #64]	; (800a588 <HAL_UART_MspInit+0x88>)
 800a546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a548:	f043 0301 	orr.w	r3, r3, #1
 800a54c:	6313      	str	r3, [r2, #48]	; 0x30
 800a54e:	4b0e      	ldr	r3, [pc, #56]	; (800a588 <HAL_UART_MspInit+0x88>)
 800a550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a552:	f003 0301 	and.w	r3, r3, #1
 800a556:	60fb      	str	r3, [r7, #12]
 800a558:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800a55a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800a55e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a560:	2302      	movs	r3, #2
 800a562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a564:	2301      	movs	r3, #1
 800a566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a568:	2303      	movs	r3, #3
 800a56a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a56c:	2307      	movs	r3, #7
 800a56e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a570:	f107 0314 	add.w	r3, r7, #20
 800a574:	4619      	mov	r1, r3
 800a576:	4805      	ldr	r0, [pc, #20]	; (800a58c <HAL_UART_MspInit+0x8c>)
 800a578:	f7f9 fa14 	bl	80039a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800a57c:	bf00      	nop
 800a57e:	3728      	adds	r7, #40	; 0x28
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}
 800a584:	40011000 	.word	0x40011000
 800a588:	40023800 	.word	0x40023800
 800a58c:	40020000 	.word	0x40020000

0800a590 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800a590:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a5c8 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800a594:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800a596:	e003      	b.n	800a5a0 <LoopCopyDataInit>

0800a598 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800a598:	4b0c      	ldr	r3, [pc, #48]	; (800a5cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800a59a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800a59c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800a59e:	3104      	adds	r1, #4

0800a5a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a5a0:	480b      	ldr	r0, [pc, #44]	; (800a5d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800a5a2:	4b0c      	ldr	r3, [pc, #48]	; (800a5d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800a5a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800a5a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800a5a8:	d3f6      	bcc.n	800a598 <CopyDataInit>
  ldr  r2, =_sbss
 800a5aa:	4a0b      	ldr	r2, [pc, #44]	; (800a5d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800a5ac:	e002      	b.n	800a5b4 <LoopFillZerobss>

0800a5ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800a5ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800a5b0:	f842 3b04 	str.w	r3, [r2], #4

0800a5b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a5b4:	4b09      	ldr	r3, [pc, #36]	; (800a5dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800a5b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800a5b8:	d3f9      	bcc.n	800a5ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800a5ba:	f7ff fe3d 	bl	800a238 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a5be:	f000 f817 	bl	800a5f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a5c2:	f7fd fbf3 	bl	8007dac <main>
  bx  lr    
 800a5c6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800a5c8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800a5cc:	080a4ce0 	.word	0x080a4ce0
  ldr  r0, =_sdata
 800a5d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800a5d4:	200000e4 	.word	0x200000e4
  ldr  r2, =_sbss
 800a5d8:	200000e4 	.word	0x200000e4
  ldr  r3, = _ebss
 800a5dc:	20000770 	.word	0x20000770

0800a5e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a5e0:	e7fe      	b.n	800a5e0 <ADC_IRQHandler>
	...

0800a5e4 <__errno>:
 800a5e4:	4b01      	ldr	r3, [pc, #4]	; (800a5ec <__errno+0x8>)
 800a5e6:	6818      	ldr	r0, [r3, #0]
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	20000080 	.word	0x20000080

0800a5f0 <__libc_init_array>:
 800a5f0:	b570      	push	{r4, r5, r6, lr}
 800a5f2:	4e0d      	ldr	r6, [pc, #52]	; (800a628 <__libc_init_array+0x38>)
 800a5f4:	4c0d      	ldr	r4, [pc, #52]	; (800a62c <__libc_init_array+0x3c>)
 800a5f6:	1ba4      	subs	r4, r4, r6
 800a5f8:	10a4      	asrs	r4, r4, #2
 800a5fa:	2500      	movs	r5, #0
 800a5fc:	42a5      	cmp	r5, r4
 800a5fe:	d109      	bne.n	800a614 <__libc_init_array+0x24>
 800a600:	4e0b      	ldr	r6, [pc, #44]	; (800a630 <__libc_init_array+0x40>)
 800a602:	4c0c      	ldr	r4, [pc, #48]	; (800a634 <__libc_init_array+0x44>)
 800a604:	f000 ff18 	bl	800b438 <_init>
 800a608:	1ba4      	subs	r4, r4, r6
 800a60a:	10a4      	asrs	r4, r4, #2
 800a60c:	2500      	movs	r5, #0
 800a60e:	42a5      	cmp	r5, r4
 800a610:	d105      	bne.n	800a61e <__libc_init_array+0x2e>
 800a612:	bd70      	pop	{r4, r5, r6, pc}
 800a614:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a618:	4798      	blx	r3
 800a61a:	3501      	adds	r5, #1
 800a61c:	e7ee      	b.n	800a5fc <__libc_init_array+0xc>
 800a61e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a622:	4798      	blx	r3
 800a624:	3501      	adds	r5, #1
 800a626:	e7f2      	b.n	800a60e <__libc_init_array+0x1e>
 800a628:	080a4cd8 	.word	0x080a4cd8
 800a62c:	080a4cd8 	.word	0x080a4cd8
 800a630:	080a4cd8 	.word	0x080a4cd8
 800a634:	080a4cdc 	.word	0x080a4cdc

0800a638 <memset>:
 800a638:	4402      	add	r2, r0
 800a63a:	4603      	mov	r3, r0
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d100      	bne.n	800a642 <memset+0xa>
 800a640:	4770      	bx	lr
 800a642:	f803 1b01 	strb.w	r1, [r3], #1
 800a646:	e7f9      	b.n	800a63c <memset+0x4>

0800a648 <iprintf>:
 800a648:	b40f      	push	{r0, r1, r2, r3}
 800a64a:	4b0a      	ldr	r3, [pc, #40]	; (800a674 <iprintf+0x2c>)
 800a64c:	b513      	push	{r0, r1, r4, lr}
 800a64e:	681c      	ldr	r4, [r3, #0]
 800a650:	b124      	cbz	r4, 800a65c <iprintf+0x14>
 800a652:	69a3      	ldr	r3, [r4, #24]
 800a654:	b913      	cbnz	r3, 800a65c <iprintf+0x14>
 800a656:	4620      	mov	r0, r4
 800a658:	f000 f84e 	bl	800a6f8 <__sinit>
 800a65c:	ab05      	add	r3, sp, #20
 800a65e:	9a04      	ldr	r2, [sp, #16]
 800a660:	68a1      	ldr	r1, [r4, #8]
 800a662:	9301      	str	r3, [sp, #4]
 800a664:	4620      	mov	r0, r4
 800a666:	f000 f959 	bl	800a91c <_vfiprintf_r>
 800a66a:	b002      	add	sp, #8
 800a66c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a670:	b004      	add	sp, #16
 800a672:	4770      	bx	lr
 800a674:	20000080 	.word	0x20000080

0800a678 <_cleanup_r>:
 800a678:	4901      	ldr	r1, [pc, #4]	; (800a680 <_cleanup_r+0x8>)
 800a67a:	f000 b8a9 	b.w	800a7d0 <_fwalk_reent>
 800a67e:	bf00      	nop
 800a680:	0800b1f1 	.word	0x0800b1f1

0800a684 <std.isra.0>:
 800a684:	2300      	movs	r3, #0
 800a686:	b510      	push	{r4, lr}
 800a688:	4604      	mov	r4, r0
 800a68a:	6003      	str	r3, [r0, #0]
 800a68c:	6043      	str	r3, [r0, #4]
 800a68e:	6083      	str	r3, [r0, #8]
 800a690:	8181      	strh	r1, [r0, #12]
 800a692:	6643      	str	r3, [r0, #100]	; 0x64
 800a694:	81c2      	strh	r2, [r0, #14]
 800a696:	6103      	str	r3, [r0, #16]
 800a698:	6143      	str	r3, [r0, #20]
 800a69a:	6183      	str	r3, [r0, #24]
 800a69c:	4619      	mov	r1, r3
 800a69e:	2208      	movs	r2, #8
 800a6a0:	305c      	adds	r0, #92	; 0x5c
 800a6a2:	f7ff ffc9 	bl	800a638 <memset>
 800a6a6:	4b05      	ldr	r3, [pc, #20]	; (800a6bc <std.isra.0+0x38>)
 800a6a8:	6263      	str	r3, [r4, #36]	; 0x24
 800a6aa:	4b05      	ldr	r3, [pc, #20]	; (800a6c0 <std.isra.0+0x3c>)
 800a6ac:	62a3      	str	r3, [r4, #40]	; 0x28
 800a6ae:	4b05      	ldr	r3, [pc, #20]	; (800a6c4 <std.isra.0+0x40>)
 800a6b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a6b2:	4b05      	ldr	r3, [pc, #20]	; (800a6c8 <std.isra.0+0x44>)
 800a6b4:	6224      	str	r4, [r4, #32]
 800a6b6:	6323      	str	r3, [r4, #48]	; 0x30
 800a6b8:	bd10      	pop	{r4, pc}
 800a6ba:	bf00      	nop
 800a6bc:	0800ae95 	.word	0x0800ae95
 800a6c0:	0800aeb7 	.word	0x0800aeb7
 800a6c4:	0800aeef 	.word	0x0800aeef
 800a6c8:	0800af13 	.word	0x0800af13

0800a6cc <__sfmoreglue>:
 800a6cc:	b570      	push	{r4, r5, r6, lr}
 800a6ce:	1e4a      	subs	r2, r1, #1
 800a6d0:	2568      	movs	r5, #104	; 0x68
 800a6d2:	4355      	muls	r5, r2
 800a6d4:	460e      	mov	r6, r1
 800a6d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a6da:	f000 f897 	bl	800a80c <_malloc_r>
 800a6de:	4604      	mov	r4, r0
 800a6e0:	b140      	cbz	r0, 800a6f4 <__sfmoreglue+0x28>
 800a6e2:	2100      	movs	r1, #0
 800a6e4:	e880 0042 	stmia.w	r0, {r1, r6}
 800a6e8:	300c      	adds	r0, #12
 800a6ea:	60a0      	str	r0, [r4, #8]
 800a6ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a6f0:	f7ff ffa2 	bl	800a638 <memset>
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	bd70      	pop	{r4, r5, r6, pc}

0800a6f8 <__sinit>:
 800a6f8:	6983      	ldr	r3, [r0, #24]
 800a6fa:	b510      	push	{r4, lr}
 800a6fc:	4604      	mov	r4, r0
 800a6fe:	bb33      	cbnz	r3, 800a74e <__sinit+0x56>
 800a700:	6483      	str	r3, [r0, #72]	; 0x48
 800a702:	64c3      	str	r3, [r0, #76]	; 0x4c
 800a704:	6503      	str	r3, [r0, #80]	; 0x50
 800a706:	4b12      	ldr	r3, [pc, #72]	; (800a750 <__sinit+0x58>)
 800a708:	4a12      	ldr	r2, [pc, #72]	; (800a754 <__sinit+0x5c>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	6282      	str	r2, [r0, #40]	; 0x28
 800a70e:	4298      	cmp	r0, r3
 800a710:	bf04      	itt	eq
 800a712:	2301      	moveq	r3, #1
 800a714:	6183      	streq	r3, [r0, #24]
 800a716:	f000 f81f 	bl	800a758 <__sfp>
 800a71a:	6060      	str	r0, [r4, #4]
 800a71c:	4620      	mov	r0, r4
 800a71e:	f000 f81b 	bl	800a758 <__sfp>
 800a722:	60a0      	str	r0, [r4, #8]
 800a724:	4620      	mov	r0, r4
 800a726:	f000 f817 	bl	800a758 <__sfp>
 800a72a:	2200      	movs	r2, #0
 800a72c:	60e0      	str	r0, [r4, #12]
 800a72e:	2104      	movs	r1, #4
 800a730:	6860      	ldr	r0, [r4, #4]
 800a732:	f7ff ffa7 	bl	800a684 <std.isra.0>
 800a736:	2201      	movs	r2, #1
 800a738:	2109      	movs	r1, #9
 800a73a:	68a0      	ldr	r0, [r4, #8]
 800a73c:	f7ff ffa2 	bl	800a684 <std.isra.0>
 800a740:	2202      	movs	r2, #2
 800a742:	2112      	movs	r1, #18
 800a744:	68e0      	ldr	r0, [r4, #12]
 800a746:	f7ff ff9d 	bl	800a684 <std.isra.0>
 800a74a:	2301      	movs	r3, #1
 800a74c:	61a3      	str	r3, [r4, #24]
 800a74e:	bd10      	pop	{r4, pc}
 800a750:	080a4c38 	.word	0x080a4c38
 800a754:	0800a679 	.word	0x0800a679

0800a758 <__sfp>:
 800a758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75a:	4b1c      	ldr	r3, [pc, #112]	; (800a7cc <__sfp+0x74>)
 800a75c:	681e      	ldr	r6, [r3, #0]
 800a75e:	69b3      	ldr	r3, [r6, #24]
 800a760:	4607      	mov	r7, r0
 800a762:	b913      	cbnz	r3, 800a76a <__sfp+0x12>
 800a764:	4630      	mov	r0, r6
 800a766:	f7ff ffc7 	bl	800a6f8 <__sinit>
 800a76a:	3648      	adds	r6, #72	; 0x48
 800a76c:	68b4      	ldr	r4, [r6, #8]
 800a76e:	6873      	ldr	r3, [r6, #4]
 800a770:	3b01      	subs	r3, #1
 800a772:	d503      	bpl.n	800a77c <__sfp+0x24>
 800a774:	6833      	ldr	r3, [r6, #0]
 800a776:	b133      	cbz	r3, 800a786 <__sfp+0x2e>
 800a778:	6836      	ldr	r6, [r6, #0]
 800a77a:	e7f7      	b.n	800a76c <__sfp+0x14>
 800a77c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a780:	b16d      	cbz	r5, 800a79e <__sfp+0x46>
 800a782:	3468      	adds	r4, #104	; 0x68
 800a784:	e7f4      	b.n	800a770 <__sfp+0x18>
 800a786:	2104      	movs	r1, #4
 800a788:	4638      	mov	r0, r7
 800a78a:	f7ff ff9f 	bl	800a6cc <__sfmoreglue>
 800a78e:	6030      	str	r0, [r6, #0]
 800a790:	2800      	cmp	r0, #0
 800a792:	d1f1      	bne.n	800a778 <__sfp+0x20>
 800a794:	230c      	movs	r3, #12
 800a796:	603b      	str	r3, [r7, #0]
 800a798:	4604      	mov	r4, r0
 800a79a:	4620      	mov	r0, r4
 800a79c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a79e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a7a2:	81e3      	strh	r3, [r4, #14]
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	81a3      	strh	r3, [r4, #12]
 800a7a8:	6665      	str	r5, [r4, #100]	; 0x64
 800a7aa:	6025      	str	r5, [r4, #0]
 800a7ac:	60a5      	str	r5, [r4, #8]
 800a7ae:	6065      	str	r5, [r4, #4]
 800a7b0:	6125      	str	r5, [r4, #16]
 800a7b2:	6165      	str	r5, [r4, #20]
 800a7b4:	61a5      	str	r5, [r4, #24]
 800a7b6:	2208      	movs	r2, #8
 800a7b8:	4629      	mov	r1, r5
 800a7ba:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a7be:	f7ff ff3b 	bl	800a638 <memset>
 800a7c2:	6365      	str	r5, [r4, #52]	; 0x34
 800a7c4:	63a5      	str	r5, [r4, #56]	; 0x38
 800a7c6:	64a5      	str	r5, [r4, #72]	; 0x48
 800a7c8:	64e5      	str	r5, [r4, #76]	; 0x4c
 800a7ca:	e7e6      	b.n	800a79a <__sfp+0x42>
 800a7cc:	080a4c38 	.word	0x080a4c38

0800a7d0 <_fwalk_reent>:
 800a7d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7d4:	4680      	mov	r8, r0
 800a7d6:	4689      	mov	r9, r1
 800a7d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a7dc:	2600      	movs	r6, #0
 800a7de:	b914      	cbnz	r4, 800a7e6 <_fwalk_reent+0x16>
 800a7e0:	4630      	mov	r0, r6
 800a7e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7e6:	68a5      	ldr	r5, [r4, #8]
 800a7e8:	6867      	ldr	r7, [r4, #4]
 800a7ea:	3f01      	subs	r7, #1
 800a7ec:	d501      	bpl.n	800a7f2 <_fwalk_reent+0x22>
 800a7ee:	6824      	ldr	r4, [r4, #0]
 800a7f0:	e7f5      	b.n	800a7de <_fwalk_reent+0xe>
 800a7f2:	89ab      	ldrh	r3, [r5, #12]
 800a7f4:	2b01      	cmp	r3, #1
 800a7f6:	d907      	bls.n	800a808 <_fwalk_reent+0x38>
 800a7f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a7fc:	3301      	adds	r3, #1
 800a7fe:	d003      	beq.n	800a808 <_fwalk_reent+0x38>
 800a800:	4629      	mov	r1, r5
 800a802:	4640      	mov	r0, r8
 800a804:	47c8      	blx	r9
 800a806:	4306      	orrs	r6, r0
 800a808:	3568      	adds	r5, #104	; 0x68
 800a80a:	e7ee      	b.n	800a7ea <_fwalk_reent+0x1a>

0800a80c <_malloc_r>:
 800a80c:	b570      	push	{r4, r5, r6, lr}
 800a80e:	1ccd      	adds	r5, r1, #3
 800a810:	f025 0503 	bic.w	r5, r5, #3
 800a814:	3508      	adds	r5, #8
 800a816:	2d0c      	cmp	r5, #12
 800a818:	bf38      	it	cc
 800a81a:	250c      	movcc	r5, #12
 800a81c:	2d00      	cmp	r5, #0
 800a81e:	4606      	mov	r6, r0
 800a820:	db01      	blt.n	800a826 <_malloc_r+0x1a>
 800a822:	42a9      	cmp	r1, r5
 800a824:	d903      	bls.n	800a82e <_malloc_r+0x22>
 800a826:	230c      	movs	r3, #12
 800a828:	6033      	str	r3, [r6, #0]
 800a82a:	2000      	movs	r0, #0
 800a82c:	bd70      	pop	{r4, r5, r6, pc}
 800a82e:	f000 fd7f 	bl	800b330 <__malloc_lock>
 800a832:	4a23      	ldr	r2, [pc, #140]	; (800a8c0 <_malloc_r+0xb4>)
 800a834:	6814      	ldr	r4, [r2, #0]
 800a836:	4621      	mov	r1, r4
 800a838:	b991      	cbnz	r1, 800a860 <_malloc_r+0x54>
 800a83a:	4c22      	ldr	r4, [pc, #136]	; (800a8c4 <_malloc_r+0xb8>)
 800a83c:	6823      	ldr	r3, [r4, #0]
 800a83e:	b91b      	cbnz	r3, 800a848 <_malloc_r+0x3c>
 800a840:	4630      	mov	r0, r6
 800a842:	f000 fb17 	bl	800ae74 <_sbrk_r>
 800a846:	6020      	str	r0, [r4, #0]
 800a848:	4629      	mov	r1, r5
 800a84a:	4630      	mov	r0, r6
 800a84c:	f000 fb12 	bl	800ae74 <_sbrk_r>
 800a850:	1c43      	adds	r3, r0, #1
 800a852:	d126      	bne.n	800a8a2 <_malloc_r+0x96>
 800a854:	230c      	movs	r3, #12
 800a856:	6033      	str	r3, [r6, #0]
 800a858:	4630      	mov	r0, r6
 800a85a:	f000 fd6a 	bl	800b332 <__malloc_unlock>
 800a85e:	e7e4      	b.n	800a82a <_malloc_r+0x1e>
 800a860:	680b      	ldr	r3, [r1, #0]
 800a862:	1b5b      	subs	r3, r3, r5
 800a864:	d41a      	bmi.n	800a89c <_malloc_r+0x90>
 800a866:	2b0b      	cmp	r3, #11
 800a868:	d90f      	bls.n	800a88a <_malloc_r+0x7e>
 800a86a:	600b      	str	r3, [r1, #0]
 800a86c:	50cd      	str	r5, [r1, r3]
 800a86e:	18cc      	adds	r4, r1, r3
 800a870:	4630      	mov	r0, r6
 800a872:	f000 fd5e 	bl	800b332 <__malloc_unlock>
 800a876:	f104 000b 	add.w	r0, r4, #11
 800a87a:	1d23      	adds	r3, r4, #4
 800a87c:	f020 0007 	bic.w	r0, r0, #7
 800a880:	1ac3      	subs	r3, r0, r3
 800a882:	d01b      	beq.n	800a8bc <_malloc_r+0xb0>
 800a884:	425a      	negs	r2, r3
 800a886:	50e2      	str	r2, [r4, r3]
 800a888:	bd70      	pop	{r4, r5, r6, pc}
 800a88a:	428c      	cmp	r4, r1
 800a88c:	bf0d      	iteet	eq
 800a88e:	6863      	ldreq	r3, [r4, #4]
 800a890:	684b      	ldrne	r3, [r1, #4]
 800a892:	6063      	strne	r3, [r4, #4]
 800a894:	6013      	streq	r3, [r2, #0]
 800a896:	bf18      	it	ne
 800a898:	460c      	movne	r4, r1
 800a89a:	e7e9      	b.n	800a870 <_malloc_r+0x64>
 800a89c:	460c      	mov	r4, r1
 800a89e:	6849      	ldr	r1, [r1, #4]
 800a8a0:	e7ca      	b.n	800a838 <_malloc_r+0x2c>
 800a8a2:	1cc4      	adds	r4, r0, #3
 800a8a4:	f024 0403 	bic.w	r4, r4, #3
 800a8a8:	42a0      	cmp	r0, r4
 800a8aa:	d005      	beq.n	800a8b8 <_malloc_r+0xac>
 800a8ac:	1a21      	subs	r1, r4, r0
 800a8ae:	4630      	mov	r0, r6
 800a8b0:	f000 fae0 	bl	800ae74 <_sbrk_r>
 800a8b4:	3001      	adds	r0, #1
 800a8b6:	d0cd      	beq.n	800a854 <_malloc_r+0x48>
 800a8b8:	6025      	str	r5, [r4, #0]
 800a8ba:	e7d9      	b.n	800a870 <_malloc_r+0x64>
 800a8bc:	bd70      	pop	{r4, r5, r6, pc}
 800a8be:	bf00      	nop
 800a8c0:	200002b8 	.word	0x200002b8
 800a8c4:	200002bc 	.word	0x200002bc

0800a8c8 <__sfputc_r>:
 800a8c8:	6893      	ldr	r3, [r2, #8]
 800a8ca:	3b01      	subs	r3, #1
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	b410      	push	{r4}
 800a8d0:	6093      	str	r3, [r2, #8]
 800a8d2:	da09      	bge.n	800a8e8 <__sfputc_r+0x20>
 800a8d4:	6994      	ldr	r4, [r2, #24]
 800a8d6:	42a3      	cmp	r3, r4
 800a8d8:	db02      	blt.n	800a8e0 <__sfputc_r+0x18>
 800a8da:	b2cb      	uxtb	r3, r1
 800a8dc:	2b0a      	cmp	r3, #10
 800a8de:	d103      	bne.n	800a8e8 <__sfputc_r+0x20>
 800a8e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8e4:	f000 bb1a 	b.w	800af1c <__swbuf_r>
 800a8e8:	6813      	ldr	r3, [r2, #0]
 800a8ea:	1c58      	adds	r0, r3, #1
 800a8ec:	6010      	str	r0, [r2, #0]
 800a8ee:	7019      	strb	r1, [r3, #0]
 800a8f0:	b2c8      	uxtb	r0, r1
 800a8f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8f6:	4770      	bx	lr

0800a8f8 <__sfputs_r>:
 800a8f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8fa:	4606      	mov	r6, r0
 800a8fc:	460f      	mov	r7, r1
 800a8fe:	4614      	mov	r4, r2
 800a900:	18d5      	adds	r5, r2, r3
 800a902:	42ac      	cmp	r4, r5
 800a904:	d101      	bne.n	800a90a <__sfputs_r+0x12>
 800a906:	2000      	movs	r0, #0
 800a908:	e007      	b.n	800a91a <__sfputs_r+0x22>
 800a90a:	463a      	mov	r2, r7
 800a90c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a910:	4630      	mov	r0, r6
 800a912:	f7ff ffd9 	bl	800a8c8 <__sfputc_r>
 800a916:	1c43      	adds	r3, r0, #1
 800a918:	d1f3      	bne.n	800a902 <__sfputs_r+0xa>
 800a91a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a91c <_vfiprintf_r>:
 800a91c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a920:	b09d      	sub	sp, #116	; 0x74
 800a922:	460c      	mov	r4, r1
 800a924:	4617      	mov	r7, r2
 800a926:	9303      	str	r3, [sp, #12]
 800a928:	4606      	mov	r6, r0
 800a92a:	b118      	cbz	r0, 800a934 <_vfiprintf_r+0x18>
 800a92c:	6983      	ldr	r3, [r0, #24]
 800a92e:	b90b      	cbnz	r3, 800a934 <_vfiprintf_r+0x18>
 800a930:	f7ff fee2 	bl	800a6f8 <__sinit>
 800a934:	4b7c      	ldr	r3, [pc, #496]	; (800ab28 <_vfiprintf_r+0x20c>)
 800a936:	429c      	cmp	r4, r3
 800a938:	d157      	bne.n	800a9ea <_vfiprintf_r+0xce>
 800a93a:	6874      	ldr	r4, [r6, #4]
 800a93c:	89a3      	ldrh	r3, [r4, #12]
 800a93e:	0718      	lsls	r0, r3, #28
 800a940:	d55d      	bpl.n	800a9fe <_vfiprintf_r+0xe2>
 800a942:	6923      	ldr	r3, [r4, #16]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d05a      	beq.n	800a9fe <_vfiprintf_r+0xe2>
 800a948:	2300      	movs	r3, #0
 800a94a:	9309      	str	r3, [sp, #36]	; 0x24
 800a94c:	2320      	movs	r3, #32
 800a94e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a952:	2330      	movs	r3, #48	; 0x30
 800a954:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a958:	f04f 0b01 	mov.w	fp, #1
 800a95c:	46b8      	mov	r8, r7
 800a95e:	4645      	mov	r5, r8
 800a960:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a964:	2b00      	cmp	r3, #0
 800a966:	d155      	bne.n	800aa14 <_vfiprintf_r+0xf8>
 800a968:	ebb8 0a07 	subs.w	sl, r8, r7
 800a96c:	d00b      	beq.n	800a986 <_vfiprintf_r+0x6a>
 800a96e:	4653      	mov	r3, sl
 800a970:	463a      	mov	r2, r7
 800a972:	4621      	mov	r1, r4
 800a974:	4630      	mov	r0, r6
 800a976:	f7ff ffbf 	bl	800a8f8 <__sfputs_r>
 800a97a:	3001      	adds	r0, #1
 800a97c:	f000 80c4 	beq.w	800ab08 <_vfiprintf_r+0x1ec>
 800a980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a982:	4453      	add	r3, sl
 800a984:	9309      	str	r3, [sp, #36]	; 0x24
 800a986:	f898 3000 	ldrb.w	r3, [r8]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	f000 80bc 	beq.w	800ab08 <_vfiprintf_r+0x1ec>
 800a990:	2300      	movs	r3, #0
 800a992:	f04f 32ff 	mov.w	r2, #4294967295
 800a996:	9304      	str	r3, [sp, #16]
 800a998:	9307      	str	r3, [sp, #28]
 800a99a:	9205      	str	r2, [sp, #20]
 800a99c:	9306      	str	r3, [sp, #24]
 800a99e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9a2:	931a      	str	r3, [sp, #104]	; 0x68
 800a9a4:	2205      	movs	r2, #5
 800a9a6:	7829      	ldrb	r1, [r5, #0]
 800a9a8:	4860      	ldr	r0, [pc, #384]	; (800ab2c <_vfiprintf_r+0x210>)
 800a9aa:	f7f5 fc21 	bl	80001f0 <memchr>
 800a9ae:	f105 0801 	add.w	r8, r5, #1
 800a9b2:	9b04      	ldr	r3, [sp, #16]
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	d131      	bne.n	800aa1c <_vfiprintf_r+0x100>
 800a9b8:	06d9      	lsls	r1, r3, #27
 800a9ba:	bf44      	itt	mi
 800a9bc:	2220      	movmi	r2, #32
 800a9be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a9c2:	071a      	lsls	r2, r3, #28
 800a9c4:	bf44      	itt	mi
 800a9c6:	222b      	movmi	r2, #43	; 0x2b
 800a9c8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a9cc:	782a      	ldrb	r2, [r5, #0]
 800a9ce:	2a2a      	cmp	r2, #42	; 0x2a
 800a9d0:	d02c      	beq.n	800aa2c <_vfiprintf_r+0x110>
 800a9d2:	9a07      	ldr	r2, [sp, #28]
 800a9d4:	2100      	movs	r1, #0
 800a9d6:	200a      	movs	r0, #10
 800a9d8:	46a8      	mov	r8, r5
 800a9da:	3501      	adds	r5, #1
 800a9dc:	f898 3000 	ldrb.w	r3, [r8]
 800a9e0:	3b30      	subs	r3, #48	; 0x30
 800a9e2:	2b09      	cmp	r3, #9
 800a9e4:	d96d      	bls.n	800aac2 <_vfiprintf_r+0x1a6>
 800a9e6:	b371      	cbz	r1, 800aa46 <_vfiprintf_r+0x12a>
 800a9e8:	e026      	b.n	800aa38 <_vfiprintf_r+0x11c>
 800a9ea:	4b51      	ldr	r3, [pc, #324]	; (800ab30 <_vfiprintf_r+0x214>)
 800a9ec:	429c      	cmp	r4, r3
 800a9ee:	d101      	bne.n	800a9f4 <_vfiprintf_r+0xd8>
 800a9f0:	68b4      	ldr	r4, [r6, #8]
 800a9f2:	e7a3      	b.n	800a93c <_vfiprintf_r+0x20>
 800a9f4:	4b4f      	ldr	r3, [pc, #316]	; (800ab34 <_vfiprintf_r+0x218>)
 800a9f6:	429c      	cmp	r4, r3
 800a9f8:	bf08      	it	eq
 800a9fa:	68f4      	ldreq	r4, [r6, #12]
 800a9fc:	e79e      	b.n	800a93c <_vfiprintf_r+0x20>
 800a9fe:	4621      	mov	r1, r4
 800aa00:	4630      	mov	r0, r6
 800aa02:	f000 faef 	bl	800afe4 <__swsetup_r>
 800aa06:	2800      	cmp	r0, #0
 800aa08:	d09e      	beq.n	800a948 <_vfiprintf_r+0x2c>
 800aa0a:	f04f 30ff 	mov.w	r0, #4294967295
 800aa0e:	b01d      	add	sp, #116	; 0x74
 800aa10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa14:	2b25      	cmp	r3, #37	; 0x25
 800aa16:	d0a7      	beq.n	800a968 <_vfiprintf_r+0x4c>
 800aa18:	46a8      	mov	r8, r5
 800aa1a:	e7a0      	b.n	800a95e <_vfiprintf_r+0x42>
 800aa1c:	4a43      	ldr	r2, [pc, #268]	; (800ab2c <_vfiprintf_r+0x210>)
 800aa1e:	1a80      	subs	r0, r0, r2
 800aa20:	fa0b f000 	lsl.w	r0, fp, r0
 800aa24:	4318      	orrs	r0, r3
 800aa26:	9004      	str	r0, [sp, #16]
 800aa28:	4645      	mov	r5, r8
 800aa2a:	e7bb      	b.n	800a9a4 <_vfiprintf_r+0x88>
 800aa2c:	9a03      	ldr	r2, [sp, #12]
 800aa2e:	1d11      	adds	r1, r2, #4
 800aa30:	6812      	ldr	r2, [r2, #0]
 800aa32:	9103      	str	r1, [sp, #12]
 800aa34:	2a00      	cmp	r2, #0
 800aa36:	db01      	blt.n	800aa3c <_vfiprintf_r+0x120>
 800aa38:	9207      	str	r2, [sp, #28]
 800aa3a:	e004      	b.n	800aa46 <_vfiprintf_r+0x12a>
 800aa3c:	4252      	negs	r2, r2
 800aa3e:	f043 0302 	orr.w	r3, r3, #2
 800aa42:	9207      	str	r2, [sp, #28]
 800aa44:	9304      	str	r3, [sp, #16]
 800aa46:	f898 3000 	ldrb.w	r3, [r8]
 800aa4a:	2b2e      	cmp	r3, #46	; 0x2e
 800aa4c:	d110      	bne.n	800aa70 <_vfiprintf_r+0x154>
 800aa4e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800aa52:	2b2a      	cmp	r3, #42	; 0x2a
 800aa54:	f108 0101 	add.w	r1, r8, #1
 800aa58:	d137      	bne.n	800aaca <_vfiprintf_r+0x1ae>
 800aa5a:	9b03      	ldr	r3, [sp, #12]
 800aa5c:	1d1a      	adds	r2, r3, #4
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	9203      	str	r2, [sp, #12]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	bfb8      	it	lt
 800aa66:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa6a:	f108 0802 	add.w	r8, r8, #2
 800aa6e:	9305      	str	r3, [sp, #20]
 800aa70:	4d31      	ldr	r5, [pc, #196]	; (800ab38 <_vfiprintf_r+0x21c>)
 800aa72:	f898 1000 	ldrb.w	r1, [r8]
 800aa76:	2203      	movs	r2, #3
 800aa78:	4628      	mov	r0, r5
 800aa7a:	f7f5 fbb9 	bl	80001f0 <memchr>
 800aa7e:	b140      	cbz	r0, 800aa92 <_vfiprintf_r+0x176>
 800aa80:	2340      	movs	r3, #64	; 0x40
 800aa82:	1b40      	subs	r0, r0, r5
 800aa84:	fa03 f000 	lsl.w	r0, r3, r0
 800aa88:	9b04      	ldr	r3, [sp, #16]
 800aa8a:	4303      	orrs	r3, r0
 800aa8c:	9304      	str	r3, [sp, #16]
 800aa8e:	f108 0801 	add.w	r8, r8, #1
 800aa92:	f898 1000 	ldrb.w	r1, [r8]
 800aa96:	4829      	ldr	r0, [pc, #164]	; (800ab3c <_vfiprintf_r+0x220>)
 800aa98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa9c:	2206      	movs	r2, #6
 800aa9e:	f108 0701 	add.w	r7, r8, #1
 800aaa2:	f7f5 fba5 	bl	80001f0 <memchr>
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	d034      	beq.n	800ab14 <_vfiprintf_r+0x1f8>
 800aaaa:	4b25      	ldr	r3, [pc, #148]	; (800ab40 <_vfiprintf_r+0x224>)
 800aaac:	bb03      	cbnz	r3, 800aaf0 <_vfiprintf_r+0x1d4>
 800aaae:	9b03      	ldr	r3, [sp, #12]
 800aab0:	3307      	adds	r3, #7
 800aab2:	f023 0307 	bic.w	r3, r3, #7
 800aab6:	3308      	adds	r3, #8
 800aab8:	9303      	str	r3, [sp, #12]
 800aaba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aabc:	444b      	add	r3, r9
 800aabe:	9309      	str	r3, [sp, #36]	; 0x24
 800aac0:	e74c      	b.n	800a95c <_vfiprintf_r+0x40>
 800aac2:	fb00 3202 	mla	r2, r0, r2, r3
 800aac6:	2101      	movs	r1, #1
 800aac8:	e786      	b.n	800a9d8 <_vfiprintf_r+0xbc>
 800aaca:	2300      	movs	r3, #0
 800aacc:	9305      	str	r3, [sp, #20]
 800aace:	4618      	mov	r0, r3
 800aad0:	250a      	movs	r5, #10
 800aad2:	4688      	mov	r8, r1
 800aad4:	3101      	adds	r1, #1
 800aad6:	f898 2000 	ldrb.w	r2, [r8]
 800aada:	3a30      	subs	r2, #48	; 0x30
 800aadc:	2a09      	cmp	r2, #9
 800aade:	d903      	bls.n	800aae8 <_vfiprintf_r+0x1cc>
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d0c5      	beq.n	800aa70 <_vfiprintf_r+0x154>
 800aae4:	9005      	str	r0, [sp, #20]
 800aae6:	e7c3      	b.n	800aa70 <_vfiprintf_r+0x154>
 800aae8:	fb05 2000 	mla	r0, r5, r0, r2
 800aaec:	2301      	movs	r3, #1
 800aaee:	e7f0      	b.n	800aad2 <_vfiprintf_r+0x1b6>
 800aaf0:	ab03      	add	r3, sp, #12
 800aaf2:	9300      	str	r3, [sp, #0]
 800aaf4:	4622      	mov	r2, r4
 800aaf6:	4b13      	ldr	r3, [pc, #76]	; (800ab44 <_vfiprintf_r+0x228>)
 800aaf8:	a904      	add	r1, sp, #16
 800aafa:	4630      	mov	r0, r6
 800aafc:	f3af 8000 	nop.w
 800ab00:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ab04:	4681      	mov	r9, r0
 800ab06:	d1d8      	bne.n	800aaba <_vfiprintf_r+0x19e>
 800ab08:	89a3      	ldrh	r3, [r4, #12]
 800ab0a:	065b      	lsls	r3, r3, #25
 800ab0c:	f53f af7d 	bmi.w	800aa0a <_vfiprintf_r+0xee>
 800ab10:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab12:	e77c      	b.n	800aa0e <_vfiprintf_r+0xf2>
 800ab14:	ab03      	add	r3, sp, #12
 800ab16:	9300      	str	r3, [sp, #0]
 800ab18:	4622      	mov	r2, r4
 800ab1a:	4b0a      	ldr	r3, [pc, #40]	; (800ab44 <_vfiprintf_r+0x228>)
 800ab1c:	a904      	add	r1, sp, #16
 800ab1e:	4630      	mov	r0, r6
 800ab20:	f000 f888 	bl	800ac34 <_printf_i>
 800ab24:	e7ec      	b.n	800ab00 <_vfiprintf_r+0x1e4>
 800ab26:	bf00      	nop
 800ab28:	080a4c5c 	.word	0x080a4c5c
 800ab2c:	080a4c9c 	.word	0x080a4c9c
 800ab30:	080a4c7c 	.word	0x080a4c7c
 800ab34:	080a4c3c 	.word	0x080a4c3c
 800ab38:	080a4ca2 	.word	0x080a4ca2
 800ab3c:	080a4ca6 	.word	0x080a4ca6
 800ab40:	00000000 	.word	0x00000000
 800ab44:	0800a8f9 	.word	0x0800a8f9

0800ab48 <_printf_common>:
 800ab48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab4c:	4691      	mov	r9, r2
 800ab4e:	461f      	mov	r7, r3
 800ab50:	688a      	ldr	r2, [r1, #8]
 800ab52:	690b      	ldr	r3, [r1, #16]
 800ab54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	bfb8      	it	lt
 800ab5c:	4613      	movlt	r3, r2
 800ab5e:	f8c9 3000 	str.w	r3, [r9]
 800ab62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ab66:	4606      	mov	r6, r0
 800ab68:	460c      	mov	r4, r1
 800ab6a:	b112      	cbz	r2, 800ab72 <_printf_common+0x2a>
 800ab6c:	3301      	adds	r3, #1
 800ab6e:	f8c9 3000 	str.w	r3, [r9]
 800ab72:	6823      	ldr	r3, [r4, #0]
 800ab74:	0699      	lsls	r1, r3, #26
 800ab76:	bf42      	ittt	mi
 800ab78:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ab7c:	3302      	addmi	r3, #2
 800ab7e:	f8c9 3000 	strmi.w	r3, [r9]
 800ab82:	6825      	ldr	r5, [r4, #0]
 800ab84:	f015 0506 	ands.w	r5, r5, #6
 800ab88:	d107      	bne.n	800ab9a <_printf_common+0x52>
 800ab8a:	f104 0a19 	add.w	sl, r4, #25
 800ab8e:	68e3      	ldr	r3, [r4, #12]
 800ab90:	f8d9 2000 	ldr.w	r2, [r9]
 800ab94:	1a9b      	subs	r3, r3, r2
 800ab96:	429d      	cmp	r5, r3
 800ab98:	db29      	blt.n	800abee <_printf_common+0xa6>
 800ab9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ab9e:	6822      	ldr	r2, [r4, #0]
 800aba0:	3300      	adds	r3, #0
 800aba2:	bf18      	it	ne
 800aba4:	2301      	movne	r3, #1
 800aba6:	0692      	lsls	r2, r2, #26
 800aba8:	d42e      	bmi.n	800ac08 <_printf_common+0xc0>
 800abaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800abae:	4639      	mov	r1, r7
 800abb0:	4630      	mov	r0, r6
 800abb2:	47c0      	blx	r8
 800abb4:	3001      	adds	r0, #1
 800abb6:	d021      	beq.n	800abfc <_printf_common+0xb4>
 800abb8:	6823      	ldr	r3, [r4, #0]
 800abba:	68e5      	ldr	r5, [r4, #12]
 800abbc:	f8d9 2000 	ldr.w	r2, [r9]
 800abc0:	f003 0306 	and.w	r3, r3, #6
 800abc4:	2b04      	cmp	r3, #4
 800abc6:	bf08      	it	eq
 800abc8:	1aad      	subeq	r5, r5, r2
 800abca:	68a3      	ldr	r3, [r4, #8]
 800abcc:	6922      	ldr	r2, [r4, #16]
 800abce:	bf0c      	ite	eq
 800abd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800abd4:	2500      	movne	r5, #0
 800abd6:	4293      	cmp	r3, r2
 800abd8:	bfc4      	itt	gt
 800abda:	1a9b      	subgt	r3, r3, r2
 800abdc:	18ed      	addgt	r5, r5, r3
 800abde:	f04f 0900 	mov.w	r9, #0
 800abe2:	341a      	adds	r4, #26
 800abe4:	454d      	cmp	r5, r9
 800abe6:	d11b      	bne.n	800ac20 <_printf_common+0xd8>
 800abe8:	2000      	movs	r0, #0
 800abea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abee:	2301      	movs	r3, #1
 800abf0:	4652      	mov	r2, sl
 800abf2:	4639      	mov	r1, r7
 800abf4:	4630      	mov	r0, r6
 800abf6:	47c0      	blx	r8
 800abf8:	3001      	adds	r0, #1
 800abfa:	d103      	bne.n	800ac04 <_printf_common+0xbc>
 800abfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ac00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac04:	3501      	adds	r5, #1
 800ac06:	e7c2      	b.n	800ab8e <_printf_common+0x46>
 800ac08:	18e1      	adds	r1, r4, r3
 800ac0a:	1c5a      	adds	r2, r3, #1
 800ac0c:	2030      	movs	r0, #48	; 0x30
 800ac0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac12:	4422      	add	r2, r4
 800ac14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac1c:	3302      	adds	r3, #2
 800ac1e:	e7c4      	b.n	800abaa <_printf_common+0x62>
 800ac20:	2301      	movs	r3, #1
 800ac22:	4622      	mov	r2, r4
 800ac24:	4639      	mov	r1, r7
 800ac26:	4630      	mov	r0, r6
 800ac28:	47c0      	blx	r8
 800ac2a:	3001      	adds	r0, #1
 800ac2c:	d0e6      	beq.n	800abfc <_printf_common+0xb4>
 800ac2e:	f109 0901 	add.w	r9, r9, #1
 800ac32:	e7d7      	b.n	800abe4 <_printf_common+0x9c>

0800ac34 <_printf_i>:
 800ac34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac38:	4617      	mov	r7, r2
 800ac3a:	7e0a      	ldrb	r2, [r1, #24]
 800ac3c:	b085      	sub	sp, #20
 800ac3e:	2a6e      	cmp	r2, #110	; 0x6e
 800ac40:	4698      	mov	r8, r3
 800ac42:	4606      	mov	r6, r0
 800ac44:	460c      	mov	r4, r1
 800ac46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac48:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800ac4c:	f000 80bc 	beq.w	800adc8 <_printf_i+0x194>
 800ac50:	d81a      	bhi.n	800ac88 <_printf_i+0x54>
 800ac52:	2a63      	cmp	r2, #99	; 0x63
 800ac54:	d02e      	beq.n	800acb4 <_printf_i+0x80>
 800ac56:	d80a      	bhi.n	800ac6e <_printf_i+0x3a>
 800ac58:	2a00      	cmp	r2, #0
 800ac5a:	f000 80c8 	beq.w	800adee <_printf_i+0x1ba>
 800ac5e:	2a58      	cmp	r2, #88	; 0x58
 800ac60:	f000 808a 	beq.w	800ad78 <_printf_i+0x144>
 800ac64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac68:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800ac6c:	e02a      	b.n	800acc4 <_printf_i+0x90>
 800ac6e:	2a64      	cmp	r2, #100	; 0x64
 800ac70:	d001      	beq.n	800ac76 <_printf_i+0x42>
 800ac72:	2a69      	cmp	r2, #105	; 0x69
 800ac74:	d1f6      	bne.n	800ac64 <_printf_i+0x30>
 800ac76:	6821      	ldr	r1, [r4, #0]
 800ac78:	681a      	ldr	r2, [r3, #0]
 800ac7a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800ac7e:	d023      	beq.n	800acc8 <_printf_i+0x94>
 800ac80:	1d11      	adds	r1, r2, #4
 800ac82:	6019      	str	r1, [r3, #0]
 800ac84:	6813      	ldr	r3, [r2, #0]
 800ac86:	e027      	b.n	800acd8 <_printf_i+0xa4>
 800ac88:	2a73      	cmp	r2, #115	; 0x73
 800ac8a:	f000 80b4 	beq.w	800adf6 <_printf_i+0x1c2>
 800ac8e:	d808      	bhi.n	800aca2 <_printf_i+0x6e>
 800ac90:	2a6f      	cmp	r2, #111	; 0x6f
 800ac92:	d02a      	beq.n	800acea <_printf_i+0xb6>
 800ac94:	2a70      	cmp	r2, #112	; 0x70
 800ac96:	d1e5      	bne.n	800ac64 <_printf_i+0x30>
 800ac98:	680a      	ldr	r2, [r1, #0]
 800ac9a:	f042 0220 	orr.w	r2, r2, #32
 800ac9e:	600a      	str	r2, [r1, #0]
 800aca0:	e003      	b.n	800acaa <_printf_i+0x76>
 800aca2:	2a75      	cmp	r2, #117	; 0x75
 800aca4:	d021      	beq.n	800acea <_printf_i+0xb6>
 800aca6:	2a78      	cmp	r2, #120	; 0x78
 800aca8:	d1dc      	bne.n	800ac64 <_printf_i+0x30>
 800acaa:	2278      	movs	r2, #120	; 0x78
 800acac:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800acb0:	496e      	ldr	r1, [pc, #440]	; (800ae6c <_printf_i+0x238>)
 800acb2:	e064      	b.n	800ad7e <_printf_i+0x14a>
 800acb4:	681a      	ldr	r2, [r3, #0]
 800acb6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800acba:	1d11      	adds	r1, r2, #4
 800acbc:	6019      	str	r1, [r3, #0]
 800acbe:	6813      	ldr	r3, [r2, #0]
 800acc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800acc4:	2301      	movs	r3, #1
 800acc6:	e0a3      	b.n	800ae10 <_printf_i+0x1dc>
 800acc8:	f011 0f40 	tst.w	r1, #64	; 0x40
 800accc:	f102 0104 	add.w	r1, r2, #4
 800acd0:	6019      	str	r1, [r3, #0]
 800acd2:	d0d7      	beq.n	800ac84 <_printf_i+0x50>
 800acd4:	f9b2 3000 	ldrsh.w	r3, [r2]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	da03      	bge.n	800ace4 <_printf_i+0xb0>
 800acdc:	222d      	movs	r2, #45	; 0x2d
 800acde:	425b      	negs	r3, r3
 800ace0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ace4:	4962      	ldr	r1, [pc, #392]	; (800ae70 <_printf_i+0x23c>)
 800ace6:	220a      	movs	r2, #10
 800ace8:	e017      	b.n	800ad1a <_printf_i+0xe6>
 800acea:	6820      	ldr	r0, [r4, #0]
 800acec:	6819      	ldr	r1, [r3, #0]
 800acee:	f010 0f80 	tst.w	r0, #128	; 0x80
 800acf2:	d003      	beq.n	800acfc <_printf_i+0xc8>
 800acf4:	1d08      	adds	r0, r1, #4
 800acf6:	6018      	str	r0, [r3, #0]
 800acf8:	680b      	ldr	r3, [r1, #0]
 800acfa:	e006      	b.n	800ad0a <_printf_i+0xd6>
 800acfc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ad00:	f101 0004 	add.w	r0, r1, #4
 800ad04:	6018      	str	r0, [r3, #0]
 800ad06:	d0f7      	beq.n	800acf8 <_printf_i+0xc4>
 800ad08:	880b      	ldrh	r3, [r1, #0]
 800ad0a:	4959      	ldr	r1, [pc, #356]	; (800ae70 <_printf_i+0x23c>)
 800ad0c:	2a6f      	cmp	r2, #111	; 0x6f
 800ad0e:	bf14      	ite	ne
 800ad10:	220a      	movne	r2, #10
 800ad12:	2208      	moveq	r2, #8
 800ad14:	2000      	movs	r0, #0
 800ad16:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800ad1a:	6865      	ldr	r5, [r4, #4]
 800ad1c:	60a5      	str	r5, [r4, #8]
 800ad1e:	2d00      	cmp	r5, #0
 800ad20:	f2c0 809c 	blt.w	800ae5c <_printf_i+0x228>
 800ad24:	6820      	ldr	r0, [r4, #0]
 800ad26:	f020 0004 	bic.w	r0, r0, #4
 800ad2a:	6020      	str	r0, [r4, #0]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d13f      	bne.n	800adb0 <_printf_i+0x17c>
 800ad30:	2d00      	cmp	r5, #0
 800ad32:	f040 8095 	bne.w	800ae60 <_printf_i+0x22c>
 800ad36:	4675      	mov	r5, lr
 800ad38:	2a08      	cmp	r2, #8
 800ad3a:	d10b      	bne.n	800ad54 <_printf_i+0x120>
 800ad3c:	6823      	ldr	r3, [r4, #0]
 800ad3e:	07da      	lsls	r2, r3, #31
 800ad40:	d508      	bpl.n	800ad54 <_printf_i+0x120>
 800ad42:	6923      	ldr	r3, [r4, #16]
 800ad44:	6862      	ldr	r2, [r4, #4]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	bfde      	ittt	le
 800ad4a:	2330      	movle	r3, #48	; 0x30
 800ad4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ad50:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ad54:	ebae 0305 	sub.w	r3, lr, r5
 800ad58:	6123      	str	r3, [r4, #16]
 800ad5a:	f8cd 8000 	str.w	r8, [sp]
 800ad5e:	463b      	mov	r3, r7
 800ad60:	aa03      	add	r2, sp, #12
 800ad62:	4621      	mov	r1, r4
 800ad64:	4630      	mov	r0, r6
 800ad66:	f7ff feef 	bl	800ab48 <_printf_common>
 800ad6a:	3001      	adds	r0, #1
 800ad6c:	d155      	bne.n	800ae1a <_printf_i+0x1e6>
 800ad6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad72:	b005      	add	sp, #20
 800ad74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad78:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800ad7c:	493c      	ldr	r1, [pc, #240]	; (800ae70 <_printf_i+0x23c>)
 800ad7e:	6822      	ldr	r2, [r4, #0]
 800ad80:	6818      	ldr	r0, [r3, #0]
 800ad82:	f012 0f80 	tst.w	r2, #128	; 0x80
 800ad86:	f100 0504 	add.w	r5, r0, #4
 800ad8a:	601d      	str	r5, [r3, #0]
 800ad8c:	d001      	beq.n	800ad92 <_printf_i+0x15e>
 800ad8e:	6803      	ldr	r3, [r0, #0]
 800ad90:	e002      	b.n	800ad98 <_printf_i+0x164>
 800ad92:	0655      	lsls	r5, r2, #25
 800ad94:	d5fb      	bpl.n	800ad8e <_printf_i+0x15a>
 800ad96:	8803      	ldrh	r3, [r0, #0]
 800ad98:	07d0      	lsls	r0, r2, #31
 800ad9a:	bf44      	itt	mi
 800ad9c:	f042 0220 	orrmi.w	r2, r2, #32
 800ada0:	6022      	strmi	r2, [r4, #0]
 800ada2:	b91b      	cbnz	r3, 800adac <_printf_i+0x178>
 800ada4:	6822      	ldr	r2, [r4, #0]
 800ada6:	f022 0220 	bic.w	r2, r2, #32
 800adaa:	6022      	str	r2, [r4, #0]
 800adac:	2210      	movs	r2, #16
 800adae:	e7b1      	b.n	800ad14 <_printf_i+0xe0>
 800adb0:	4675      	mov	r5, lr
 800adb2:	fbb3 f0f2 	udiv	r0, r3, r2
 800adb6:	fb02 3310 	mls	r3, r2, r0, r3
 800adba:	5ccb      	ldrb	r3, [r1, r3]
 800adbc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800adc0:	4603      	mov	r3, r0
 800adc2:	2800      	cmp	r0, #0
 800adc4:	d1f5      	bne.n	800adb2 <_printf_i+0x17e>
 800adc6:	e7b7      	b.n	800ad38 <_printf_i+0x104>
 800adc8:	6808      	ldr	r0, [r1, #0]
 800adca:	681a      	ldr	r2, [r3, #0]
 800adcc:	6949      	ldr	r1, [r1, #20]
 800adce:	f010 0f80 	tst.w	r0, #128	; 0x80
 800add2:	d004      	beq.n	800adde <_printf_i+0x1aa>
 800add4:	1d10      	adds	r0, r2, #4
 800add6:	6018      	str	r0, [r3, #0]
 800add8:	6813      	ldr	r3, [r2, #0]
 800adda:	6019      	str	r1, [r3, #0]
 800addc:	e007      	b.n	800adee <_printf_i+0x1ba>
 800adde:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ade2:	f102 0004 	add.w	r0, r2, #4
 800ade6:	6018      	str	r0, [r3, #0]
 800ade8:	6813      	ldr	r3, [r2, #0]
 800adea:	d0f6      	beq.n	800adda <_printf_i+0x1a6>
 800adec:	8019      	strh	r1, [r3, #0]
 800adee:	2300      	movs	r3, #0
 800adf0:	6123      	str	r3, [r4, #16]
 800adf2:	4675      	mov	r5, lr
 800adf4:	e7b1      	b.n	800ad5a <_printf_i+0x126>
 800adf6:	681a      	ldr	r2, [r3, #0]
 800adf8:	1d11      	adds	r1, r2, #4
 800adfa:	6019      	str	r1, [r3, #0]
 800adfc:	6815      	ldr	r5, [r2, #0]
 800adfe:	6862      	ldr	r2, [r4, #4]
 800ae00:	2100      	movs	r1, #0
 800ae02:	4628      	mov	r0, r5
 800ae04:	f7f5 f9f4 	bl	80001f0 <memchr>
 800ae08:	b108      	cbz	r0, 800ae0e <_printf_i+0x1da>
 800ae0a:	1b40      	subs	r0, r0, r5
 800ae0c:	6060      	str	r0, [r4, #4]
 800ae0e:	6863      	ldr	r3, [r4, #4]
 800ae10:	6123      	str	r3, [r4, #16]
 800ae12:	2300      	movs	r3, #0
 800ae14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae18:	e79f      	b.n	800ad5a <_printf_i+0x126>
 800ae1a:	6923      	ldr	r3, [r4, #16]
 800ae1c:	462a      	mov	r2, r5
 800ae1e:	4639      	mov	r1, r7
 800ae20:	4630      	mov	r0, r6
 800ae22:	47c0      	blx	r8
 800ae24:	3001      	adds	r0, #1
 800ae26:	d0a2      	beq.n	800ad6e <_printf_i+0x13a>
 800ae28:	6823      	ldr	r3, [r4, #0]
 800ae2a:	079b      	lsls	r3, r3, #30
 800ae2c:	d507      	bpl.n	800ae3e <_printf_i+0x20a>
 800ae2e:	2500      	movs	r5, #0
 800ae30:	f104 0919 	add.w	r9, r4, #25
 800ae34:	68e3      	ldr	r3, [r4, #12]
 800ae36:	9a03      	ldr	r2, [sp, #12]
 800ae38:	1a9b      	subs	r3, r3, r2
 800ae3a:	429d      	cmp	r5, r3
 800ae3c:	db05      	blt.n	800ae4a <_printf_i+0x216>
 800ae3e:	68e0      	ldr	r0, [r4, #12]
 800ae40:	9b03      	ldr	r3, [sp, #12]
 800ae42:	4298      	cmp	r0, r3
 800ae44:	bfb8      	it	lt
 800ae46:	4618      	movlt	r0, r3
 800ae48:	e793      	b.n	800ad72 <_printf_i+0x13e>
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	464a      	mov	r2, r9
 800ae4e:	4639      	mov	r1, r7
 800ae50:	4630      	mov	r0, r6
 800ae52:	47c0      	blx	r8
 800ae54:	3001      	adds	r0, #1
 800ae56:	d08a      	beq.n	800ad6e <_printf_i+0x13a>
 800ae58:	3501      	adds	r5, #1
 800ae5a:	e7eb      	b.n	800ae34 <_printf_i+0x200>
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d1a7      	bne.n	800adb0 <_printf_i+0x17c>
 800ae60:	780b      	ldrb	r3, [r1, #0]
 800ae62:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ae66:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ae6a:	e765      	b.n	800ad38 <_printf_i+0x104>
 800ae6c:	080a4cbe 	.word	0x080a4cbe
 800ae70:	080a4cad 	.word	0x080a4cad

0800ae74 <_sbrk_r>:
 800ae74:	b538      	push	{r3, r4, r5, lr}
 800ae76:	4c06      	ldr	r4, [pc, #24]	; (800ae90 <_sbrk_r+0x1c>)
 800ae78:	2300      	movs	r3, #0
 800ae7a:	4605      	mov	r5, r0
 800ae7c:	4608      	mov	r0, r1
 800ae7e:	6023      	str	r3, [r4, #0]
 800ae80:	f7ff f97a 	bl	800a178 <_sbrk>
 800ae84:	1c43      	adds	r3, r0, #1
 800ae86:	d102      	bne.n	800ae8e <_sbrk_r+0x1a>
 800ae88:	6823      	ldr	r3, [r4, #0]
 800ae8a:	b103      	cbz	r3, 800ae8e <_sbrk_r+0x1a>
 800ae8c:	602b      	str	r3, [r5, #0]
 800ae8e:	bd38      	pop	{r3, r4, r5, pc}
 800ae90:	2000076c 	.word	0x2000076c

0800ae94 <__sread>:
 800ae94:	b510      	push	{r4, lr}
 800ae96:	460c      	mov	r4, r1
 800ae98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae9c:	f000 fa98 	bl	800b3d0 <_read_r>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	bfab      	itete	ge
 800aea4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aea6:	89a3      	ldrhlt	r3, [r4, #12]
 800aea8:	181b      	addge	r3, r3, r0
 800aeaa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aeae:	bfac      	ite	ge
 800aeb0:	6563      	strge	r3, [r4, #84]	; 0x54
 800aeb2:	81a3      	strhlt	r3, [r4, #12]
 800aeb4:	bd10      	pop	{r4, pc}

0800aeb6 <__swrite>:
 800aeb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aeba:	461f      	mov	r7, r3
 800aebc:	898b      	ldrh	r3, [r1, #12]
 800aebe:	05db      	lsls	r3, r3, #23
 800aec0:	4605      	mov	r5, r0
 800aec2:	460c      	mov	r4, r1
 800aec4:	4616      	mov	r6, r2
 800aec6:	d505      	bpl.n	800aed4 <__swrite+0x1e>
 800aec8:	2302      	movs	r3, #2
 800aeca:	2200      	movs	r2, #0
 800aecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aed0:	f000 f9b8 	bl	800b244 <_lseek_r>
 800aed4:	89a3      	ldrh	r3, [r4, #12]
 800aed6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aeda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aede:	81a3      	strh	r3, [r4, #12]
 800aee0:	4632      	mov	r2, r6
 800aee2:	463b      	mov	r3, r7
 800aee4:	4628      	mov	r0, r5
 800aee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aeea:	f000 b869 	b.w	800afc0 <_write_r>

0800aeee <__sseek>:
 800aeee:	b510      	push	{r4, lr}
 800aef0:	460c      	mov	r4, r1
 800aef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef6:	f000 f9a5 	bl	800b244 <_lseek_r>
 800aefa:	1c43      	adds	r3, r0, #1
 800aefc:	89a3      	ldrh	r3, [r4, #12]
 800aefe:	bf15      	itete	ne
 800af00:	6560      	strne	r0, [r4, #84]	; 0x54
 800af02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af0a:	81a3      	strheq	r3, [r4, #12]
 800af0c:	bf18      	it	ne
 800af0e:	81a3      	strhne	r3, [r4, #12]
 800af10:	bd10      	pop	{r4, pc}

0800af12 <__sclose>:
 800af12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af16:	f000 b8d3 	b.w	800b0c0 <_close_r>
	...

0800af1c <__swbuf_r>:
 800af1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af1e:	460e      	mov	r6, r1
 800af20:	4614      	mov	r4, r2
 800af22:	4605      	mov	r5, r0
 800af24:	b118      	cbz	r0, 800af2e <__swbuf_r+0x12>
 800af26:	6983      	ldr	r3, [r0, #24]
 800af28:	b90b      	cbnz	r3, 800af2e <__swbuf_r+0x12>
 800af2a:	f7ff fbe5 	bl	800a6f8 <__sinit>
 800af2e:	4b21      	ldr	r3, [pc, #132]	; (800afb4 <__swbuf_r+0x98>)
 800af30:	429c      	cmp	r4, r3
 800af32:	d12a      	bne.n	800af8a <__swbuf_r+0x6e>
 800af34:	686c      	ldr	r4, [r5, #4]
 800af36:	69a3      	ldr	r3, [r4, #24]
 800af38:	60a3      	str	r3, [r4, #8]
 800af3a:	89a3      	ldrh	r3, [r4, #12]
 800af3c:	071a      	lsls	r2, r3, #28
 800af3e:	d52e      	bpl.n	800af9e <__swbuf_r+0x82>
 800af40:	6923      	ldr	r3, [r4, #16]
 800af42:	b363      	cbz	r3, 800af9e <__swbuf_r+0x82>
 800af44:	6923      	ldr	r3, [r4, #16]
 800af46:	6820      	ldr	r0, [r4, #0]
 800af48:	1ac0      	subs	r0, r0, r3
 800af4a:	6963      	ldr	r3, [r4, #20]
 800af4c:	b2f6      	uxtb	r6, r6
 800af4e:	4298      	cmp	r0, r3
 800af50:	4637      	mov	r7, r6
 800af52:	db04      	blt.n	800af5e <__swbuf_r+0x42>
 800af54:	4621      	mov	r1, r4
 800af56:	4628      	mov	r0, r5
 800af58:	f000 f94a 	bl	800b1f0 <_fflush_r>
 800af5c:	bb28      	cbnz	r0, 800afaa <__swbuf_r+0x8e>
 800af5e:	68a3      	ldr	r3, [r4, #8]
 800af60:	3b01      	subs	r3, #1
 800af62:	60a3      	str	r3, [r4, #8]
 800af64:	6823      	ldr	r3, [r4, #0]
 800af66:	1c5a      	adds	r2, r3, #1
 800af68:	6022      	str	r2, [r4, #0]
 800af6a:	701e      	strb	r6, [r3, #0]
 800af6c:	6963      	ldr	r3, [r4, #20]
 800af6e:	3001      	adds	r0, #1
 800af70:	4298      	cmp	r0, r3
 800af72:	d004      	beq.n	800af7e <__swbuf_r+0x62>
 800af74:	89a3      	ldrh	r3, [r4, #12]
 800af76:	07db      	lsls	r3, r3, #31
 800af78:	d519      	bpl.n	800afae <__swbuf_r+0x92>
 800af7a:	2e0a      	cmp	r6, #10
 800af7c:	d117      	bne.n	800afae <__swbuf_r+0x92>
 800af7e:	4621      	mov	r1, r4
 800af80:	4628      	mov	r0, r5
 800af82:	f000 f935 	bl	800b1f0 <_fflush_r>
 800af86:	b190      	cbz	r0, 800afae <__swbuf_r+0x92>
 800af88:	e00f      	b.n	800afaa <__swbuf_r+0x8e>
 800af8a:	4b0b      	ldr	r3, [pc, #44]	; (800afb8 <__swbuf_r+0x9c>)
 800af8c:	429c      	cmp	r4, r3
 800af8e:	d101      	bne.n	800af94 <__swbuf_r+0x78>
 800af90:	68ac      	ldr	r4, [r5, #8]
 800af92:	e7d0      	b.n	800af36 <__swbuf_r+0x1a>
 800af94:	4b09      	ldr	r3, [pc, #36]	; (800afbc <__swbuf_r+0xa0>)
 800af96:	429c      	cmp	r4, r3
 800af98:	bf08      	it	eq
 800af9a:	68ec      	ldreq	r4, [r5, #12]
 800af9c:	e7cb      	b.n	800af36 <__swbuf_r+0x1a>
 800af9e:	4621      	mov	r1, r4
 800afa0:	4628      	mov	r0, r5
 800afa2:	f000 f81f 	bl	800afe4 <__swsetup_r>
 800afa6:	2800      	cmp	r0, #0
 800afa8:	d0cc      	beq.n	800af44 <__swbuf_r+0x28>
 800afaa:	f04f 37ff 	mov.w	r7, #4294967295
 800afae:	4638      	mov	r0, r7
 800afb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afb2:	bf00      	nop
 800afb4:	080a4c5c 	.word	0x080a4c5c
 800afb8:	080a4c7c 	.word	0x080a4c7c
 800afbc:	080a4c3c 	.word	0x080a4c3c

0800afc0 <_write_r>:
 800afc0:	b538      	push	{r3, r4, r5, lr}
 800afc2:	4c07      	ldr	r4, [pc, #28]	; (800afe0 <_write_r+0x20>)
 800afc4:	4605      	mov	r5, r0
 800afc6:	4608      	mov	r0, r1
 800afc8:	4611      	mov	r1, r2
 800afca:	2200      	movs	r2, #0
 800afcc:	6022      	str	r2, [r4, #0]
 800afce:	461a      	mov	r2, r3
 800afd0:	f7ff f8b5 	bl	800a13e <_write>
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	d102      	bne.n	800afde <_write_r+0x1e>
 800afd8:	6823      	ldr	r3, [r4, #0]
 800afda:	b103      	cbz	r3, 800afde <_write_r+0x1e>
 800afdc:	602b      	str	r3, [r5, #0]
 800afde:	bd38      	pop	{r3, r4, r5, pc}
 800afe0:	2000076c 	.word	0x2000076c

0800afe4 <__swsetup_r>:
 800afe4:	4b32      	ldr	r3, [pc, #200]	; (800b0b0 <__swsetup_r+0xcc>)
 800afe6:	b570      	push	{r4, r5, r6, lr}
 800afe8:	681d      	ldr	r5, [r3, #0]
 800afea:	4606      	mov	r6, r0
 800afec:	460c      	mov	r4, r1
 800afee:	b125      	cbz	r5, 800affa <__swsetup_r+0x16>
 800aff0:	69ab      	ldr	r3, [r5, #24]
 800aff2:	b913      	cbnz	r3, 800affa <__swsetup_r+0x16>
 800aff4:	4628      	mov	r0, r5
 800aff6:	f7ff fb7f 	bl	800a6f8 <__sinit>
 800affa:	4b2e      	ldr	r3, [pc, #184]	; (800b0b4 <__swsetup_r+0xd0>)
 800affc:	429c      	cmp	r4, r3
 800affe:	d10f      	bne.n	800b020 <__swsetup_r+0x3c>
 800b000:	686c      	ldr	r4, [r5, #4]
 800b002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b006:	b29a      	uxth	r2, r3
 800b008:	0715      	lsls	r5, r2, #28
 800b00a:	d42c      	bmi.n	800b066 <__swsetup_r+0x82>
 800b00c:	06d0      	lsls	r0, r2, #27
 800b00e:	d411      	bmi.n	800b034 <__swsetup_r+0x50>
 800b010:	2209      	movs	r2, #9
 800b012:	6032      	str	r2, [r6, #0]
 800b014:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b018:	81a3      	strh	r3, [r4, #12]
 800b01a:	f04f 30ff 	mov.w	r0, #4294967295
 800b01e:	bd70      	pop	{r4, r5, r6, pc}
 800b020:	4b25      	ldr	r3, [pc, #148]	; (800b0b8 <__swsetup_r+0xd4>)
 800b022:	429c      	cmp	r4, r3
 800b024:	d101      	bne.n	800b02a <__swsetup_r+0x46>
 800b026:	68ac      	ldr	r4, [r5, #8]
 800b028:	e7eb      	b.n	800b002 <__swsetup_r+0x1e>
 800b02a:	4b24      	ldr	r3, [pc, #144]	; (800b0bc <__swsetup_r+0xd8>)
 800b02c:	429c      	cmp	r4, r3
 800b02e:	bf08      	it	eq
 800b030:	68ec      	ldreq	r4, [r5, #12]
 800b032:	e7e6      	b.n	800b002 <__swsetup_r+0x1e>
 800b034:	0751      	lsls	r1, r2, #29
 800b036:	d512      	bpl.n	800b05e <__swsetup_r+0x7a>
 800b038:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b03a:	b141      	cbz	r1, 800b04e <__swsetup_r+0x6a>
 800b03c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b040:	4299      	cmp	r1, r3
 800b042:	d002      	beq.n	800b04a <__swsetup_r+0x66>
 800b044:	4630      	mov	r0, r6
 800b046:	f000 f975 	bl	800b334 <_free_r>
 800b04a:	2300      	movs	r3, #0
 800b04c:	6363      	str	r3, [r4, #52]	; 0x34
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b054:	81a3      	strh	r3, [r4, #12]
 800b056:	2300      	movs	r3, #0
 800b058:	6063      	str	r3, [r4, #4]
 800b05a:	6923      	ldr	r3, [r4, #16]
 800b05c:	6023      	str	r3, [r4, #0]
 800b05e:	89a3      	ldrh	r3, [r4, #12]
 800b060:	f043 0308 	orr.w	r3, r3, #8
 800b064:	81a3      	strh	r3, [r4, #12]
 800b066:	6923      	ldr	r3, [r4, #16]
 800b068:	b94b      	cbnz	r3, 800b07e <__swsetup_r+0x9a>
 800b06a:	89a3      	ldrh	r3, [r4, #12]
 800b06c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b070:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b074:	d003      	beq.n	800b07e <__swsetup_r+0x9a>
 800b076:	4621      	mov	r1, r4
 800b078:	4630      	mov	r0, r6
 800b07a:	f000 f919 	bl	800b2b0 <__smakebuf_r>
 800b07e:	89a2      	ldrh	r2, [r4, #12]
 800b080:	f012 0301 	ands.w	r3, r2, #1
 800b084:	d00c      	beq.n	800b0a0 <__swsetup_r+0xbc>
 800b086:	2300      	movs	r3, #0
 800b088:	60a3      	str	r3, [r4, #8]
 800b08a:	6963      	ldr	r3, [r4, #20]
 800b08c:	425b      	negs	r3, r3
 800b08e:	61a3      	str	r3, [r4, #24]
 800b090:	6923      	ldr	r3, [r4, #16]
 800b092:	b953      	cbnz	r3, 800b0aa <__swsetup_r+0xc6>
 800b094:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b098:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b09c:	d1ba      	bne.n	800b014 <__swsetup_r+0x30>
 800b09e:	bd70      	pop	{r4, r5, r6, pc}
 800b0a0:	0792      	lsls	r2, r2, #30
 800b0a2:	bf58      	it	pl
 800b0a4:	6963      	ldrpl	r3, [r4, #20]
 800b0a6:	60a3      	str	r3, [r4, #8]
 800b0a8:	e7f2      	b.n	800b090 <__swsetup_r+0xac>
 800b0aa:	2000      	movs	r0, #0
 800b0ac:	e7f7      	b.n	800b09e <__swsetup_r+0xba>
 800b0ae:	bf00      	nop
 800b0b0:	20000080 	.word	0x20000080
 800b0b4:	080a4c5c 	.word	0x080a4c5c
 800b0b8:	080a4c7c 	.word	0x080a4c7c
 800b0bc:	080a4c3c 	.word	0x080a4c3c

0800b0c0 <_close_r>:
 800b0c0:	b538      	push	{r3, r4, r5, lr}
 800b0c2:	4c06      	ldr	r4, [pc, #24]	; (800b0dc <_close_r+0x1c>)
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	4605      	mov	r5, r0
 800b0c8:	4608      	mov	r0, r1
 800b0ca:	6023      	str	r3, [r4, #0]
 800b0cc:	f7ff f880 	bl	800a1d0 <_close>
 800b0d0:	1c43      	adds	r3, r0, #1
 800b0d2:	d102      	bne.n	800b0da <_close_r+0x1a>
 800b0d4:	6823      	ldr	r3, [r4, #0]
 800b0d6:	b103      	cbz	r3, 800b0da <_close_r+0x1a>
 800b0d8:	602b      	str	r3, [r5, #0]
 800b0da:	bd38      	pop	{r3, r4, r5, pc}
 800b0dc:	2000076c 	.word	0x2000076c

0800b0e0 <__sflush_r>:
 800b0e0:	898a      	ldrh	r2, [r1, #12]
 800b0e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0e6:	4605      	mov	r5, r0
 800b0e8:	0710      	lsls	r0, r2, #28
 800b0ea:	460c      	mov	r4, r1
 800b0ec:	d45a      	bmi.n	800b1a4 <__sflush_r+0xc4>
 800b0ee:	684b      	ldr	r3, [r1, #4]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	dc05      	bgt.n	800b100 <__sflush_r+0x20>
 800b0f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	dc02      	bgt.n	800b100 <__sflush_r+0x20>
 800b0fa:	2000      	movs	r0, #0
 800b0fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b100:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b102:	2e00      	cmp	r6, #0
 800b104:	d0f9      	beq.n	800b0fa <__sflush_r+0x1a>
 800b106:	2300      	movs	r3, #0
 800b108:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b10c:	682f      	ldr	r7, [r5, #0]
 800b10e:	602b      	str	r3, [r5, #0]
 800b110:	d033      	beq.n	800b17a <__sflush_r+0x9a>
 800b112:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b114:	89a3      	ldrh	r3, [r4, #12]
 800b116:	075a      	lsls	r2, r3, #29
 800b118:	d505      	bpl.n	800b126 <__sflush_r+0x46>
 800b11a:	6863      	ldr	r3, [r4, #4]
 800b11c:	1ac0      	subs	r0, r0, r3
 800b11e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b120:	b10b      	cbz	r3, 800b126 <__sflush_r+0x46>
 800b122:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b124:	1ac0      	subs	r0, r0, r3
 800b126:	2300      	movs	r3, #0
 800b128:	4602      	mov	r2, r0
 800b12a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b12c:	6a21      	ldr	r1, [r4, #32]
 800b12e:	4628      	mov	r0, r5
 800b130:	47b0      	blx	r6
 800b132:	1c43      	adds	r3, r0, #1
 800b134:	89a3      	ldrh	r3, [r4, #12]
 800b136:	d106      	bne.n	800b146 <__sflush_r+0x66>
 800b138:	6829      	ldr	r1, [r5, #0]
 800b13a:	291d      	cmp	r1, #29
 800b13c:	d84b      	bhi.n	800b1d6 <__sflush_r+0xf6>
 800b13e:	4a2b      	ldr	r2, [pc, #172]	; (800b1ec <__sflush_r+0x10c>)
 800b140:	40ca      	lsrs	r2, r1
 800b142:	07d6      	lsls	r6, r2, #31
 800b144:	d547      	bpl.n	800b1d6 <__sflush_r+0xf6>
 800b146:	2200      	movs	r2, #0
 800b148:	6062      	str	r2, [r4, #4]
 800b14a:	04d9      	lsls	r1, r3, #19
 800b14c:	6922      	ldr	r2, [r4, #16]
 800b14e:	6022      	str	r2, [r4, #0]
 800b150:	d504      	bpl.n	800b15c <__sflush_r+0x7c>
 800b152:	1c42      	adds	r2, r0, #1
 800b154:	d101      	bne.n	800b15a <__sflush_r+0x7a>
 800b156:	682b      	ldr	r3, [r5, #0]
 800b158:	b903      	cbnz	r3, 800b15c <__sflush_r+0x7c>
 800b15a:	6560      	str	r0, [r4, #84]	; 0x54
 800b15c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b15e:	602f      	str	r7, [r5, #0]
 800b160:	2900      	cmp	r1, #0
 800b162:	d0ca      	beq.n	800b0fa <__sflush_r+0x1a>
 800b164:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b168:	4299      	cmp	r1, r3
 800b16a:	d002      	beq.n	800b172 <__sflush_r+0x92>
 800b16c:	4628      	mov	r0, r5
 800b16e:	f000 f8e1 	bl	800b334 <_free_r>
 800b172:	2000      	movs	r0, #0
 800b174:	6360      	str	r0, [r4, #52]	; 0x34
 800b176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b17a:	6a21      	ldr	r1, [r4, #32]
 800b17c:	2301      	movs	r3, #1
 800b17e:	4628      	mov	r0, r5
 800b180:	47b0      	blx	r6
 800b182:	1c41      	adds	r1, r0, #1
 800b184:	d1c6      	bne.n	800b114 <__sflush_r+0x34>
 800b186:	682b      	ldr	r3, [r5, #0]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d0c3      	beq.n	800b114 <__sflush_r+0x34>
 800b18c:	2b1d      	cmp	r3, #29
 800b18e:	d001      	beq.n	800b194 <__sflush_r+0xb4>
 800b190:	2b16      	cmp	r3, #22
 800b192:	d101      	bne.n	800b198 <__sflush_r+0xb8>
 800b194:	602f      	str	r7, [r5, #0]
 800b196:	e7b0      	b.n	800b0fa <__sflush_r+0x1a>
 800b198:	89a3      	ldrh	r3, [r4, #12]
 800b19a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b19e:	81a3      	strh	r3, [r4, #12]
 800b1a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1a4:	690f      	ldr	r7, [r1, #16]
 800b1a6:	2f00      	cmp	r7, #0
 800b1a8:	d0a7      	beq.n	800b0fa <__sflush_r+0x1a>
 800b1aa:	0793      	lsls	r3, r2, #30
 800b1ac:	680e      	ldr	r6, [r1, #0]
 800b1ae:	bf08      	it	eq
 800b1b0:	694b      	ldreq	r3, [r1, #20]
 800b1b2:	600f      	str	r7, [r1, #0]
 800b1b4:	bf18      	it	ne
 800b1b6:	2300      	movne	r3, #0
 800b1b8:	eba6 0807 	sub.w	r8, r6, r7
 800b1bc:	608b      	str	r3, [r1, #8]
 800b1be:	f1b8 0f00 	cmp.w	r8, #0
 800b1c2:	dd9a      	ble.n	800b0fa <__sflush_r+0x1a>
 800b1c4:	4643      	mov	r3, r8
 800b1c6:	463a      	mov	r2, r7
 800b1c8:	6a21      	ldr	r1, [r4, #32]
 800b1ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b1cc:	4628      	mov	r0, r5
 800b1ce:	47b0      	blx	r6
 800b1d0:	2800      	cmp	r0, #0
 800b1d2:	dc07      	bgt.n	800b1e4 <__sflush_r+0x104>
 800b1d4:	89a3      	ldrh	r3, [r4, #12]
 800b1d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1da:	81a3      	strh	r3, [r4, #12]
 800b1dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1e4:	4407      	add	r7, r0
 800b1e6:	eba8 0800 	sub.w	r8, r8, r0
 800b1ea:	e7e8      	b.n	800b1be <__sflush_r+0xde>
 800b1ec:	20400001 	.word	0x20400001

0800b1f0 <_fflush_r>:
 800b1f0:	b538      	push	{r3, r4, r5, lr}
 800b1f2:	690b      	ldr	r3, [r1, #16]
 800b1f4:	4605      	mov	r5, r0
 800b1f6:	460c      	mov	r4, r1
 800b1f8:	b1db      	cbz	r3, 800b232 <_fflush_r+0x42>
 800b1fa:	b118      	cbz	r0, 800b204 <_fflush_r+0x14>
 800b1fc:	6983      	ldr	r3, [r0, #24]
 800b1fe:	b90b      	cbnz	r3, 800b204 <_fflush_r+0x14>
 800b200:	f7ff fa7a 	bl	800a6f8 <__sinit>
 800b204:	4b0c      	ldr	r3, [pc, #48]	; (800b238 <_fflush_r+0x48>)
 800b206:	429c      	cmp	r4, r3
 800b208:	d109      	bne.n	800b21e <_fflush_r+0x2e>
 800b20a:	686c      	ldr	r4, [r5, #4]
 800b20c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b210:	b17b      	cbz	r3, 800b232 <_fflush_r+0x42>
 800b212:	4621      	mov	r1, r4
 800b214:	4628      	mov	r0, r5
 800b216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b21a:	f7ff bf61 	b.w	800b0e0 <__sflush_r>
 800b21e:	4b07      	ldr	r3, [pc, #28]	; (800b23c <_fflush_r+0x4c>)
 800b220:	429c      	cmp	r4, r3
 800b222:	d101      	bne.n	800b228 <_fflush_r+0x38>
 800b224:	68ac      	ldr	r4, [r5, #8]
 800b226:	e7f1      	b.n	800b20c <_fflush_r+0x1c>
 800b228:	4b05      	ldr	r3, [pc, #20]	; (800b240 <_fflush_r+0x50>)
 800b22a:	429c      	cmp	r4, r3
 800b22c:	bf08      	it	eq
 800b22e:	68ec      	ldreq	r4, [r5, #12]
 800b230:	e7ec      	b.n	800b20c <_fflush_r+0x1c>
 800b232:	2000      	movs	r0, #0
 800b234:	bd38      	pop	{r3, r4, r5, pc}
 800b236:	bf00      	nop
 800b238:	080a4c5c 	.word	0x080a4c5c
 800b23c:	080a4c7c 	.word	0x080a4c7c
 800b240:	080a4c3c 	.word	0x080a4c3c

0800b244 <_lseek_r>:
 800b244:	b538      	push	{r3, r4, r5, lr}
 800b246:	4c07      	ldr	r4, [pc, #28]	; (800b264 <_lseek_r+0x20>)
 800b248:	4605      	mov	r5, r0
 800b24a:	4608      	mov	r0, r1
 800b24c:	4611      	mov	r1, r2
 800b24e:	2200      	movs	r2, #0
 800b250:	6022      	str	r2, [r4, #0]
 800b252:	461a      	mov	r2, r3
 800b254:	f7fe ffe3 	bl	800a21e <_lseek>
 800b258:	1c43      	adds	r3, r0, #1
 800b25a:	d102      	bne.n	800b262 <_lseek_r+0x1e>
 800b25c:	6823      	ldr	r3, [r4, #0]
 800b25e:	b103      	cbz	r3, 800b262 <_lseek_r+0x1e>
 800b260:	602b      	str	r3, [r5, #0]
 800b262:	bd38      	pop	{r3, r4, r5, pc}
 800b264:	2000076c 	.word	0x2000076c

0800b268 <__swhatbuf_r>:
 800b268:	b570      	push	{r4, r5, r6, lr}
 800b26a:	460e      	mov	r6, r1
 800b26c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b270:	2900      	cmp	r1, #0
 800b272:	b090      	sub	sp, #64	; 0x40
 800b274:	4614      	mov	r4, r2
 800b276:	461d      	mov	r5, r3
 800b278:	da07      	bge.n	800b28a <__swhatbuf_r+0x22>
 800b27a:	2300      	movs	r3, #0
 800b27c:	602b      	str	r3, [r5, #0]
 800b27e:	89b3      	ldrh	r3, [r6, #12]
 800b280:	061a      	lsls	r2, r3, #24
 800b282:	d410      	bmi.n	800b2a6 <__swhatbuf_r+0x3e>
 800b284:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b288:	e00e      	b.n	800b2a8 <__swhatbuf_r+0x40>
 800b28a:	aa01      	add	r2, sp, #4
 800b28c:	f000 f8b2 	bl	800b3f4 <_fstat_r>
 800b290:	2800      	cmp	r0, #0
 800b292:	dbf2      	blt.n	800b27a <__swhatbuf_r+0x12>
 800b294:	9a02      	ldr	r2, [sp, #8]
 800b296:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b29a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b29e:	425a      	negs	r2, r3
 800b2a0:	415a      	adcs	r2, r3
 800b2a2:	602a      	str	r2, [r5, #0]
 800b2a4:	e7ee      	b.n	800b284 <__swhatbuf_r+0x1c>
 800b2a6:	2340      	movs	r3, #64	; 0x40
 800b2a8:	2000      	movs	r0, #0
 800b2aa:	6023      	str	r3, [r4, #0]
 800b2ac:	b010      	add	sp, #64	; 0x40
 800b2ae:	bd70      	pop	{r4, r5, r6, pc}

0800b2b0 <__smakebuf_r>:
 800b2b0:	898b      	ldrh	r3, [r1, #12]
 800b2b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b2b4:	079d      	lsls	r5, r3, #30
 800b2b6:	4606      	mov	r6, r0
 800b2b8:	460c      	mov	r4, r1
 800b2ba:	d507      	bpl.n	800b2cc <__smakebuf_r+0x1c>
 800b2bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b2c0:	6023      	str	r3, [r4, #0]
 800b2c2:	6123      	str	r3, [r4, #16]
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	6163      	str	r3, [r4, #20]
 800b2c8:	b002      	add	sp, #8
 800b2ca:	bd70      	pop	{r4, r5, r6, pc}
 800b2cc:	ab01      	add	r3, sp, #4
 800b2ce:	466a      	mov	r2, sp
 800b2d0:	f7ff ffca 	bl	800b268 <__swhatbuf_r>
 800b2d4:	9900      	ldr	r1, [sp, #0]
 800b2d6:	4605      	mov	r5, r0
 800b2d8:	4630      	mov	r0, r6
 800b2da:	f7ff fa97 	bl	800a80c <_malloc_r>
 800b2de:	b948      	cbnz	r0, 800b2f4 <__smakebuf_r+0x44>
 800b2e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2e4:	059a      	lsls	r2, r3, #22
 800b2e6:	d4ef      	bmi.n	800b2c8 <__smakebuf_r+0x18>
 800b2e8:	f023 0303 	bic.w	r3, r3, #3
 800b2ec:	f043 0302 	orr.w	r3, r3, #2
 800b2f0:	81a3      	strh	r3, [r4, #12]
 800b2f2:	e7e3      	b.n	800b2bc <__smakebuf_r+0xc>
 800b2f4:	4b0d      	ldr	r3, [pc, #52]	; (800b32c <__smakebuf_r+0x7c>)
 800b2f6:	62b3      	str	r3, [r6, #40]	; 0x28
 800b2f8:	89a3      	ldrh	r3, [r4, #12]
 800b2fa:	6020      	str	r0, [r4, #0]
 800b2fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b300:	81a3      	strh	r3, [r4, #12]
 800b302:	9b00      	ldr	r3, [sp, #0]
 800b304:	6163      	str	r3, [r4, #20]
 800b306:	9b01      	ldr	r3, [sp, #4]
 800b308:	6120      	str	r0, [r4, #16]
 800b30a:	b15b      	cbz	r3, 800b324 <__smakebuf_r+0x74>
 800b30c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b310:	4630      	mov	r0, r6
 800b312:	f000 f881 	bl	800b418 <_isatty_r>
 800b316:	b128      	cbz	r0, 800b324 <__smakebuf_r+0x74>
 800b318:	89a3      	ldrh	r3, [r4, #12]
 800b31a:	f023 0303 	bic.w	r3, r3, #3
 800b31e:	f043 0301 	orr.w	r3, r3, #1
 800b322:	81a3      	strh	r3, [r4, #12]
 800b324:	89a3      	ldrh	r3, [r4, #12]
 800b326:	431d      	orrs	r5, r3
 800b328:	81a5      	strh	r5, [r4, #12]
 800b32a:	e7cd      	b.n	800b2c8 <__smakebuf_r+0x18>
 800b32c:	0800a679 	.word	0x0800a679

0800b330 <__malloc_lock>:
 800b330:	4770      	bx	lr

0800b332 <__malloc_unlock>:
 800b332:	4770      	bx	lr

0800b334 <_free_r>:
 800b334:	b538      	push	{r3, r4, r5, lr}
 800b336:	4605      	mov	r5, r0
 800b338:	2900      	cmp	r1, #0
 800b33a:	d045      	beq.n	800b3c8 <_free_r+0x94>
 800b33c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b340:	1f0c      	subs	r4, r1, #4
 800b342:	2b00      	cmp	r3, #0
 800b344:	bfb8      	it	lt
 800b346:	18e4      	addlt	r4, r4, r3
 800b348:	f7ff fff2 	bl	800b330 <__malloc_lock>
 800b34c:	4a1f      	ldr	r2, [pc, #124]	; (800b3cc <_free_r+0x98>)
 800b34e:	6813      	ldr	r3, [r2, #0]
 800b350:	4610      	mov	r0, r2
 800b352:	b933      	cbnz	r3, 800b362 <_free_r+0x2e>
 800b354:	6063      	str	r3, [r4, #4]
 800b356:	6014      	str	r4, [r2, #0]
 800b358:	4628      	mov	r0, r5
 800b35a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b35e:	f7ff bfe8 	b.w	800b332 <__malloc_unlock>
 800b362:	42a3      	cmp	r3, r4
 800b364:	d90c      	bls.n	800b380 <_free_r+0x4c>
 800b366:	6821      	ldr	r1, [r4, #0]
 800b368:	1862      	adds	r2, r4, r1
 800b36a:	4293      	cmp	r3, r2
 800b36c:	bf04      	itt	eq
 800b36e:	681a      	ldreq	r2, [r3, #0]
 800b370:	685b      	ldreq	r3, [r3, #4]
 800b372:	6063      	str	r3, [r4, #4]
 800b374:	bf04      	itt	eq
 800b376:	1852      	addeq	r2, r2, r1
 800b378:	6022      	streq	r2, [r4, #0]
 800b37a:	6004      	str	r4, [r0, #0]
 800b37c:	e7ec      	b.n	800b358 <_free_r+0x24>
 800b37e:	4613      	mov	r3, r2
 800b380:	685a      	ldr	r2, [r3, #4]
 800b382:	b10a      	cbz	r2, 800b388 <_free_r+0x54>
 800b384:	42a2      	cmp	r2, r4
 800b386:	d9fa      	bls.n	800b37e <_free_r+0x4a>
 800b388:	6819      	ldr	r1, [r3, #0]
 800b38a:	1858      	adds	r0, r3, r1
 800b38c:	42a0      	cmp	r0, r4
 800b38e:	d10b      	bne.n	800b3a8 <_free_r+0x74>
 800b390:	6820      	ldr	r0, [r4, #0]
 800b392:	4401      	add	r1, r0
 800b394:	1858      	adds	r0, r3, r1
 800b396:	4282      	cmp	r2, r0
 800b398:	6019      	str	r1, [r3, #0]
 800b39a:	d1dd      	bne.n	800b358 <_free_r+0x24>
 800b39c:	6810      	ldr	r0, [r2, #0]
 800b39e:	6852      	ldr	r2, [r2, #4]
 800b3a0:	605a      	str	r2, [r3, #4]
 800b3a2:	4401      	add	r1, r0
 800b3a4:	6019      	str	r1, [r3, #0]
 800b3a6:	e7d7      	b.n	800b358 <_free_r+0x24>
 800b3a8:	d902      	bls.n	800b3b0 <_free_r+0x7c>
 800b3aa:	230c      	movs	r3, #12
 800b3ac:	602b      	str	r3, [r5, #0]
 800b3ae:	e7d3      	b.n	800b358 <_free_r+0x24>
 800b3b0:	6820      	ldr	r0, [r4, #0]
 800b3b2:	1821      	adds	r1, r4, r0
 800b3b4:	428a      	cmp	r2, r1
 800b3b6:	bf04      	itt	eq
 800b3b8:	6811      	ldreq	r1, [r2, #0]
 800b3ba:	6852      	ldreq	r2, [r2, #4]
 800b3bc:	6062      	str	r2, [r4, #4]
 800b3be:	bf04      	itt	eq
 800b3c0:	1809      	addeq	r1, r1, r0
 800b3c2:	6021      	streq	r1, [r4, #0]
 800b3c4:	605c      	str	r4, [r3, #4]
 800b3c6:	e7c7      	b.n	800b358 <_free_r+0x24>
 800b3c8:	bd38      	pop	{r3, r4, r5, pc}
 800b3ca:	bf00      	nop
 800b3cc:	200002b8 	.word	0x200002b8

0800b3d0 <_read_r>:
 800b3d0:	b538      	push	{r3, r4, r5, lr}
 800b3d2:	4c07      	ldr	r4, [pc, #28]	; (800b3f0 <_read_r+0x20>)
 800b3d4:	4605      	mov	r5, r0
 800b3d6:	4608      	mov	r0, r1
 800b3d8:	4611      	mov	r1, r2
 800b3da:	2200      	movs	r2, #0
 800b3dc:	6022      	str	r2, [r4, #0]
 800b3de:	461a      	mov	r2, r3
 800b3e0:	f7fe fe90 	bl	800a104 <_read>
 800b3e4:	1c43      	adds	r3, r0, #1
 800b3e6:	d102      	bne.n	800b3ee <_read_r+0x1e>
 800b3e8:	6823      	ldr	r3, [r4, #0]
 800b3ea:	b103      	cbz	r3, 800b3ee <_read_r+0x1e>
 800b3ec:	602b      	str	r3, [r5, #0]
 800b3ee:	bd38      	pop	{r3, r4, r5, pc}
 800b3f0:	2000076c 	.word	0x2000076c

0800b3f4 <_fstat_r>:
 800b3f4:	b538      	push	{r3, r4, r5, lr}
 800b3f6:	4c07      	ldr	r4, [pc, #28]	; (800b414 <_fstat_r+0x20>)
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	4605      	mov	r5, r0
 800b3fc:	4608      	mov	r0, r1
 800b3fe:	4611      	mov	r1, r2
 800b400:	6023      	str	r3, [r4, #0]
 800b402:	f7fe fef1 	bl	800a1e8 <_fstat>
 800b406:	1c43      	adds	r3, r0, #1
 800b408:	d102      	bne.n	800b410 <_fstat_r+0x1c>
 800b40a:	6823      	ldr	r3, [r4, #0]
 800b40c:	b103      	cbz	r3, 800b410 <_fstat_r+0x1c>
 800b40e:	602b      	str	r3, [r5, #0]
 800b410:	bd38      	pop	{r3, r4, r5, pc}
 800b412:	bf00      	nop
 800b414:	2000076c 	.word	0x2000076c

0800b418 <_isatty_r>:
 800b418:	b538      	push	{r3, r4, r5, lr}
 800b41a:	4c06      	ldr	r4, [pc, #24]	; (800b434 <_isatty_r+0x1c>)
 800b41c:	2300      	movs	r3, #0
 800b41e:	4605      	mov	r5, r0
 800b420:	4608      	mov	r0, r1
 800b422:	6023      	str	r3, [r4, #0]
 800b424:	f7fe fef0 	bl	800a208 <_isatty>
 800b428:	1c43      	adds	r3, r0, #1
 800b42a:	d102      	bne.n	800b432 <_isatty_r+0x1a>
 800b42c:	6823      	ldr	r3, [r4, #0]
 800b42e:	b103      	cbz	r3, 800b432 <_isatty_r+0x1a>
 800b430:	602b      	str	r3, [r5, #0]
 800b432:	bd38      	pop	{r3, r4, r5, pc}
 800b434:	2000076c 	.word	0x2000076c

0800b438 <_init>:
 800b438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b43a:	bf00      	nop
 800b43c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b43e:	bc08      	pop	{r3}
 800b440:	469e      	mov	lr, r3
 800b442:	4770      	bx	lr

0800b444 <_fini>:
 800b444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b446:	bf00      	nop
 800b448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b44a:	bc08      	pop	{r3}
 800b44c:	469e      	mov	lr, r3
 800b44e:	4770      	bx	lr
