Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/homes/etaylor5/.cadence/rc.gui'.

                       Cadence Encounter(R) RTL Compiler
               Version v11.20-s017_1 (32-bit), built Jul 19 2012


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247; 8127260 

WARNING: This version of RC is 1196 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

               object  attribute
               ------  ---------
               design  dp_perform_rewriting_operations
               design  lp_map_to_srpg_cells
               design  lp_optimize_dynamic_power_first
               design  lp_srpg_pg_driver
             instance  black_box
             instance  dft_inherited_dont_scan
             instance  inherited_default_power_domain
             instance  lp_map_to_srpg_cells
             instance  lp_map_to_srpg_type
             instance  lp_srpg_pg_driver
              libcell  black_box
              libcell  location
                  net  logic0_driven
                  net  logic1_driven
    nominal_condition  operating_condition
                  pin  inherited_default_power_domain
                 port  inherited_default_power_domain
                 root  auto_ungroup_min_effort
                 root  degenerate_complex_seqs
                 root  dp_area_mode
                 root  dp_perform_csa_operations
                 root  dp_perform_rewriting_operations
                 root  dp_perform_sharing_operations
                 root  dp_perform_speculation_operations
                 root  exact_match_seqs_async_controls
                 root  hdl_flatten_array
                 root  hdl_old_reg_naming
                 root  hdl_reg_naming_style_scalar
                 root  hdl_reg_naming_style_vector
                 root  hdl_trim_target_index
                 root  ignore_unknown_embedded_commands
                 root  lbr_async_clr_pre_seqs_interchangable
                 root  ple_parameter_source_priority
                 root  pqos_virtual_buffer
                 root  retime_preserve_state_points
                 root  wlec_env_var
                 root  wlec_flat_r2n
                 root  wlec_no_exit
                 root  wlec_old_lp_ec_flow
                 root  wlec_save_ssion
                 root  wlec_sim_lib
                 root  wlec_sim_plus_lib
                 root  wlec_skip_iso_check_hier_compare
                 root  wlec_skip_lvl_check_hier_compare
                 root  wlec_verbose
            subdesign  allow_csa_subdesign
            subdesign  allow_sharing_subdesign
            subdesign  allow_speculation_subdesign
            subdesign  auto_ungroup_ok
            subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
================================================================================

GUI is already visible.
rc:/> Sourcing '/afs/glue.umd.edu/home/glue/e/t/etaylor5/home/enee408c_user/labs/lab08/verilog/ccu/syn/RTL_script_ccu.tcl' (Wed Oct 28 19:10:59 -0400 2015)...
  Setting attribute of root '/': 'lib_search_path' = /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn
  Setting attribute of root '/': 'script_search_path' = /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn
  Setting attribute of root '/': 'hdl_search_path' = /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn
Warning : Ignoring unsupported lu_table_template. [LBR-403]
        : Ignoring lu_table_template index type (normalized_voltage) at line 1238.
        : Ignoring lu_table_template of dc_current construct.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'saed90nm_typ.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library saed90nm_typ.lib:
  *********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Created nominal operating condition. [LBR-412]: 1
  Ignoring unsupported lu_table_template. [LBR-403]: 1
 
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2'.  Ignoring the test_cell.
Info    : Library Information. [LBR-415]
        : Library: 'saed90nm_typ.lib', Total cells: '224', Usable cells: '191', Unusable cells: '33'.
	List of unusable cells: 'ANTENNA BSLEX1 BSLEX2 BSLEX4 BUSKP CLOAD1 DCAP DHFILLHLH2 DHFILLHLHLS11 DHFILLLHL2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = saed90nm_typ.lib

  According to lef_library, there are total 9 routing layers [ V(4) / H(5) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 101 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 118 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 135 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 152 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M5' [line 169 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M6' [line 186 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M7' [line 203 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M8' [line 220 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M9' [line 237 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 101 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 118 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 135 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 152 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M5' [line 169 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M6' [line 186 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M7' [line 203 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M8' [line 220 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M9' [line 237 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M1' [line 101 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M2' [line 118 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M3' [line 135 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M4' [line 152 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M5' [line 169 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M6' [line 186 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M7' [line 203 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M8' [line 220 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M9' [line 237 in file /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef]
Info    : Library Information. [LBR-415]
        : Library: 'saed90nm_typ.lib', Total cells: '224', Usable cells: '191', Unusable cells: '33'.
	List of unusable cells: 'ANTENNA BSLEX1 BSLEX2 BSLEX4 BUSKP CLOAD1 DCAP DHFILLHLH2 DHFILLHLHLS11 DHFILLLHL2 ... and others.'
  Setting attribute of root '/': 'lef_library' = /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm_tech.lef /homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/saed90nm.lef
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
initial begin
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/counter.v' on line 10, column 7.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
Info    : Library Information. [LBR-415]
        : Library: 'saed90nm_typ.lib', Total cells: '224', Usable cells: '191', Unusable cells: '33'.
	List of unusable cells: 'ANTENNA BSLEX1 BSLEX2 BSLEX4 BUSKP CLOAD1 DCAP DHFILLHLH2 DHFILLHLHLS11 DHFILLLHL2 ... and others.'
Info    : Library Information. [LBR-415]
        : Library: 'physical_cells', Total cells: '116', Usable cells: '0', Unusable cells: '116'.
	List of unusable cells: 'CGLPPSX2 CGLPPSX4 RDFFNSRASX2 RDFFNSRX1 RDFFNSRX2 RDFFSRARX1 RDFFSRARX2 RDFFSRASRX1 CGLPPSX8 RDFFSRASRX2 ... and others.'
  Elaborating top-level block 'ccu' from file '/homes/etaylor5/enee408c_user/labs/lab08/verilog/ccu/syn/ccu.v'.
  Done elaborating 'ccu'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Via Resistance      : 1.60 ohm (from default value)
Site size           : 3.20 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.140000  
M2              V         1.00         0.160000  
M3              H         1.00         0.160000  
M4              V         1.00         0.160000  
M5              H         1.00         0.160000  
M6              V         1.00         0.160000  
M7              H         1.00         0.160000  
M8              V         1.00         0.160000  
M9              H         1.00         0.450000  

Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 hierarchical instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'counter'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'counter'... Accepted.
Mapping ccu to gates.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                          Worst 
                 Total  Weighted
Operation         Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map        233        0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                          Worst 
                 Total  Weighted
Operation         Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_inc        232        0  N/A
Info    : 'Conformal LEC11.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC11.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'ccu' in file 'fv/ccu/rtl_to_g1.do' ...
Info    : Forcing flat compare. [WDO-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : 'Conformal LEC11.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'ccu' in file 'fv/ccu/rtl_to_g1_withoutovf.do' ...
Info    : Forcing flat compare. [WDO-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt         232        0         0        0
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay        232        0         0        0
 init_drc          232        0         0        0
 init_area         232        0         0        0
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay        232        0         0        0
 init_drc          232        0         0        0
 init_area         232        0         0        0

  Done mapping ccu
  Synthesis succeeded.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'design' named 'adder' could not be found. The failing command is 'get_attribute echo_commands'.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  write_design: generates design snapshot 

Usage: write_design  [-basename <string>] [-gzip_files] [-encounter] [-tcf]
           [<design>]

    [-basename <string>]:
        path and base filename for output data 
    [-gzip_files]:
        compress netlist and constraints 
    [-encounter]:
        generate additional files needed for reload into Encounter 
    [-tcf]:
        generate TCF file 
    [<design>]:
        design 
GUI is already visible.
Error sourcing '/afs/glue.umd.edu/home/glue/e/t/etaylor5/home/enee408c_user/labs/lab08/verilog/ccu/syn/RTL_script_ccu.tcl'.
Failed on write_design
quit
