                                                          Log file                                                       

Generated by MIG Version 3.92 on 周二 一月 12 13:34:09 2016


Reading design libraries of xc6slx16-csg324... successful !
Creating the temp directory E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_designCreating the directory E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design...successful.
...successful!
Creating the directory E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design/par...successful!
Creating the directory E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/docs ...successful! 
Creating the directory E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design/synth ...successful! 
Creating the directory E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design/sim ...successful! 
Creating the directory E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design/sim/functional ...successful! 
Creating the directory E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design/rtl ...successful! 
 ...successful! 

/*******************************************************/
/*                    Controller 3                                                 
/*******************************************************/
Checking pins allocated to Data bits ...
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Mask bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to Other_signals bits ...
Checking pins allocated to Other_signals bits ...
Checking pins allocated to Other_signals bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to BankAddress bits ...
Writing the file E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design/par/mig_39_2_docinfo_2.xml ...Copying all the files from docs ...
Generating the file E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design/sim/ddr3_model_parameters_c3.vh ...successful!
Generating the file E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design/sim/ddr3_model_c3.v ...successful!
 ...successful!
Generating the file E:/Project/AC616/test/verilog/03_ddr_test/tmp/_cg/mig_39_2/example_design/rtl/example_top.v......successful! 


Result:
        Successful!
The design output files are located in E:/Project/AC616/test/verilog/03_ddr_test/mig_39_2/example_design/rtl and ..example_design/par for rtl & ucf files respectively.