// Seed: 1250805087
module module_0;
  tri id_2 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output logic id_2,
    input supply0 id_3,
    input wand id_4,
    output wire id_5
);
  always id_2 <= 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0();
endmodule
