from systemrdl import RDLListener
class PrintBVI(RDLListener):
    def __init__(self,bvifile):
        self.file=bvifile
        self.hdr=''

    def enter_Addrmap(self,node):
        name=node.get_path_segment()
        self.hdr=f'''
import AXI4_Lite_Types::*;
interface {name}_IFC#(numeric type wd_addr,
				numeric type wd_data,
				numeric type wd_user);
	AXI4_Lite_Slave_IFC#(wd_addr,wd_data,wd_user) axil;
	method Action hwif_in(
    Bit#(2) test_hw_r_s_swwe_swwe,
	Bit# ( 2) test_hw_r_s_swwel_swwel,
	Bit# ( 2) test_hw_rw_s_rclr_next,
	Bit# ( 2) test_hw_rw_s_rset_next,
	Bit# ( 2) test_hw_rw_s_swacc_next,
	Bit# ( 2) test_hw_rw_s_swmod_next,
	Bit# ( 2) test_hw_rw_s_swwe_next,
	Bit# ( 2) test_hw_rw_s_swwe_swwe,
	Bit# ( 2) test_hw_rw_s_swwel_next,
	Bit# ( 2) test_hw_rw_s_swwel_swwel,
	Bit# ( 2) test_hw_rw_s_woclr_next,
	Bit# ( 2) test_hw_rw_s_woset_next,
	Bit# ( 2) hw_h_anded_next,
	Bit# ( 2) hw_h_clear_next,
	Bit# ( 2) hw_h_set_next,
	Bit# ( 2) hw_h_ored_next,
	Bit# ( 2) hw_h_we_next,
	Bit# ( 2) hw_h_wel_next,
	Bit# ( 2) hw_h_xored_next,
	Bit# ( 8) counter_f_counter_next,
	Bit# ( 8) interrupt_f_interrupt_next);
	method Bool os_axil_awready ();
	method Bool os_axil_wready ();
	method Bool os_axil_bvalid ();
	method Bit#(2) os_axil_bresp ();
	method Bool os_axil_arready ();
	method Bool os_axil_rvalid ();
	method Bit#(32) os_axil_rdata ();
	method Bit#(2) os_axil_rresp ();
	method Bit#(2) oTEST_HW_R_s_rclr_value ();
	method Bit#(2) oTEST_HW_R_s_rset_value ();
	method Bit#(1) oTEST_HW_R_s_singlepulse_value ();
	method Bit#(2) oTEST_HW_R_s_swacc_value ();
	method Bit#(2) oTEST_HW_R_s_swacc_swacc ();
	method Bit#(2) oTEST_HW_R_s_swmod_value ();
	method Bit#(2) oTEST_HW_R_s_swmod_swmod ();
	method Bit#(2) oTEST_HW_R_s_swwe_value ();
	method Bit#(2) oTEST_HW_R_s_swwel_value ();
	method Bit#(2) oTEST_HW_R_s_woclr_value ();
	method Bit#(2) oTEST_HW_R_s_woset_value ();
	method Bit#(2) oTEST_HW_RW_s_rclr_value ();
	method Bit#(2) oTEST_HW_RW_s_rset_value ();
	method Bit#(1) oTEST_HW_RW_s_singlepulse_value ();
	method Bit#(2) oTEST_HW_RW_s_swacc_value ();
	method Bit#(2) oTEST_HW_RW_s_swacc_swacc ();
	method Bit#(2) oTEST_HW_RW_s_swmod_value ();
	method Bit#(2) oTEST_HW_RW_s_swmod_swmod ();
	method Bit#(2) oTEST_HW_RW_s_swwe_value ();
	method Bit#(2) oTEST_HW_RW_s_swwel_value ();
	method Bit#(2) oTEST_HW_RW_s_woclr_value ();
	method Bit#(2) oTEST_HW_RW_s_woset_value ();
	method Bit#(2) oHW_h_anded_value ();
	method Bit#(2) oHW_h_anded_anded ();
	method Bit#(2) oHW_h_clear_value ();
	method Bit#(2) oHW_h_set_value ();
	method Bit#(2) oHW_h_ored_value ();
	method Bit#(2) oHW_h_ored_ored ();
	method Bit#(2) oHW_h_we_value ();
	method Bit#(2) oHW_h_wel_value ();
	method Bit#(2) oHW_h_xored_value ();
	method Bit#(2) oHW_h_xored_xored ();
	method Bit#(8) oCounter_f_counter_value ();
	method Bit#(8) oInterrupt_f_interrupt_value ();
endinterface

import "BVI" Foo_Reg =
module mkFoo_Reg  (F);

	default_clock clk_clk;
	default_reset rst_arst_n;

	input_clock clk_clk (clk)  <- exposeCurrentClock;
	input_reset rst_arst_n (arst_n) clocked_by(clk_clk)  <- exposeCurrentReset;


	method is_axil_awvalid ()
		 enable(s_axil_awvalid) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_awaddr (s_axil_awaddr /*4:0*/)
		 enable((*inhigh*)is_axil_awaddr_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_awprot (s_axil_awprot /*2:0*/)
		 enable((*inhigh*)is_axil_awprot_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_wvalid ()
		 enable(s_axil_wvalid) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_wdata (s_axil_wdata /*31:0*/)
		 enable((*inhigh*)is_axil_wdata_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_wstrb (s_axil_wstrb /*3:0*/)
		 enable((*inhigh*)is_axil_wstrb_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_bready ()
		 enable(s_axil_bready) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_arvalid ()
		 enable(s_axil_arvalid) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_araddr (s_axil_araddr /*4:0*/)
		 enable((*inhigh*)is_axil_araddr_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_arprot (s_axil_arprot /*2:0*/)
		 enable((*inhigh*)is_axil_arprot_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method is_axil_rready ()
		 enable(s_axil_rready) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_R_s_swwe_swwe (TEST_HW_R_s_swwe_swwe /*10:9*/)
		 enable((*inhigh*)iTEST_HW_R_s_swwe_swwe_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_R_s_swwel_swwel (TEST_HW_R_s_swwel_swwel /*12:11*/)
		 enable((*inhigh*)iTEST_HW_R_s_swwel_swwel_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_rclr_next (TEST_HW_RW_s_rclr_next /*1:0*/)
		 enable((*inhigh*)iTEST_HW_RW_s_rclr_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_rset_next (TEST_HW_RW_s_rset_next /*3:2*/)
		 enable((*inhigh*)iTEST_HW_RW_s_rset_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_swacc_next (TEST_HW_RW_s_swacc_next /*6:5*/)
		 enable((*inhigh*)iTEST_HW_RW_s_swacc_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_swmod_next (TEST_HW_RW_s_swmod_next /*8:7*/)
		 enable((*inhigh*)iTEST_HW_RW_s_swmod_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_swwe_next (TEST_HW_RW_s_swwe_next /*10:9*/)
		 enable((*inhigh*)iTEST_HW_RW_s_swwe_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_swwe_swwe (TEST_HW_RW_s_swwe_swwe /*10:9*/)
		 enable((*inhigh*)iTEST_HW_RW_s_swwe_swwe_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_swwel_next (TEST_HW_RW_s_swwel_next /*12:11*/)
		 enable((*inhigh*)iTEST_HW_RW_s_swwel_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_swwel_swwel (TEST_HW_RW_s_swwel_swwel /*12:11*/)
		 enable((*inhigh*)iTEST_HW_RW_s_swwel_swwel_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_woclr_next (TEST_HW_RW_s_woclr_next /*14:13*/)
		 enable((*inhigh*)iTEST_HW_RW_s_woclr_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iTEST_HW_RW_s_woset_next (TEST_HW_RW_s_woset_next /*16:15*/)
		 enable((*inhigh*)iTEST_HW_RW_s_woset_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iHW_h_anded_next (HW_h_anded_next /*1:0*/)
		 enable((*inhigh*)iHW_h_anded_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iHW_h_clear_next (HW_h_clear_next /*3:2*/)
		 enable((*inhigh*)iHW_h_clear_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iHW_h_set_next (HW_h_set_next /*5:4*/)
		 enable((*inhigh*)iHW_h_set_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iHW_h_ored_next (HW_h_ored_next /*7:6*/)
		 enable((*inhigh*)iHW_h_ored_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iHW_h_we_next (HW_h_we_next /*9:8*/)
		 enable((*inhigh*)iHW_h_we_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iHW_h_wel_next (HW_h_wel_next /*11:10*/)
		 enable((*inhigh*)iHW_h_wel_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iHW_h_xored_next (HW_h_xored_next /*13:12*/)
		 enable((*inhigh*)iHW_h_xored_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iCounter_f_counter_next (Counter_f_counter_next /*7:0*/)
		 enable((*inhigh*)iCounter_f_counter_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method iInterrupt_f_interrupt_next (Interrupt_f_interrupt_next /*7:0*/)
		 enable((*inhigh*)iInterrupt_f_interrupt_next_enable) clocked_by(clk_clk) reset_by(rst_arst_n);
	method s_axil_awready /* 0:0 */ os_axil_awready ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method s_axil_wready /* 0:0 */ os_axil_wready ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method s_axil_bvalid /* 0:0 */ os_axil_bvalid ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method s_axil_bresp /* 1:0 */ os_axil_bresp ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method s_axil_arready /* 0:0 */ os_axil_arready ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method s_axil_rvalid /* 0:0 */ os_axil_rvalid ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method s_axil_rdata /* 31:0 */ os_axil_rdata ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method s_axil_rresp /* 1:0 */ os_axil_rresp ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_rclr_value /* 1 : 0 */ oTEST_HW_R_s_rclr_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_rset_value /* 3 : 2 */ oTEST_HW_R_s_rset_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_singlepulse_value /* 4 : 4 */ oTEST_HW_R_s_singlepulse_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_swacc_value /* 6 : 5 */ oTEST_HW_R_s_swacc_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_swacc_swacc /* 6 : 5 */ oTEST_HW_R_s_swacc_swacc ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_swmod_value /* 8 : 7 */ oTEST_HW_R_s_swmod_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_swmod_swmod /* 8 : 7 */ oTEST_HW_R_s_swmod_swmod ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_swwe_value /* 10 : 9 */ oTEST_HW_R_s_swwe_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_swwel_value /* 12 : 11 */ oTEST_HW_R_s_swwel_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_woclr_value /* 14 : 13 */ oTEST_HW_R_s_woclr_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_R_s_woset_value /* 16 : 15 */ oTEST_HW_R_s_woset_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_rclr_value /* 1 : 0 */ oTEST_HW_RW_s_rclr_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_rset_value /* 3 : 2 */ oTEST_HW_RW_s_rset_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_singlepulse_value /* 4 : 4 */ oTEST_HW_RW_s_singlepulse_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_swacc_value /* 6 : 5 */ oTEST_HW_RW_s_swacc_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_swacc_swacc /* 6 : 5 */ oTEST_HW_RW_s_swacc_swacc ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_swmod_value /* 8 : 7 */ oTEST_HW_RW_s_swmod_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_swmod_swmod /* 8 : 7 */ oTEST_HW_RW_s_swmod_swmod ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_swwe_value /* 10 : 9 */ oTEST_HW_RW_s_swwe_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_swwel_value /* 12 : 11 */ oTEST_HW_RW_s_swwel_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_woclr_value /* 14 : 13 */ oTEST_HW_RW_s_woclr_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method TEST_HW_RW_s_woset_value /* 16 : 15 */ oTEST_HW_RW_s_woset_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_anded_value /* 1 : 0 */ oHW_h_anded_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_anded_anded /* 1 : 0 */ oHW_h_anded_anded ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_clear_value /* 3 : 2 */ oHW_h_clear_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_set_value /* 5 : 4 */ oHW_h_set_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_ored_value /* 7 : 6 */ oHW_h_ored_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_ored_ored /* 7 : 6 */ oHW_h_ored_ored ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_we_value /* 9 : 8 */ oHW_h_we_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_wel_value /* 11 : 10 */ oHW_h_wel_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_xored_value /* 13 : 12 */ oHW_h_xored_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method HW_h_xored_xored /* 13 : 12 */ oHW_h_xored_xored ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method Counter_f_counter_value /* 7 : 0 */ oCounter_f_counter_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);
	method Interrupt_f_interrupt_value /* 7 : 0 */ oInterrupt_f_interrupt_value ()
		 clocked_by(clk_clk) reset_by(rst_arst_n);

	schedule is_axil_awvalid C is_axil_awvalid;
	schedule is_axil_awvalid CF is_axil_awaddr;
	schedule is_axil_awvalid CF is_axil_awprot;
	schedule is_axil_awvalid CF is_axil_wvalid;
	schedule is_axil_awvalid CF is_axil_wdata;
	schedule is_axil_awvalid CF is_axil_wstrb;
	schedule is_axil_awvalid CF is_axil_bready;
	schedule is_axil_awvalid CF is_axil_arvalid;
	schedule is_axil_awvalid CF is_axil_araddr;
	schedule is_axil_awvalid CF is_axil_arprot;
	schedule is_axil_awvalid CF is_axil_rready;
	schedule is_axil_awvalid CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_awvalid CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_awvalid CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_awvalid CF iHW_h_anded_next;
	schedule is_axil_awvalid CF iHW_h_clear_next;
	schedule is_axil_awvalid CF iHW_h_set_next;
	schedule is_axil_awvalid CF iHW_h_ored_next;
	schedule is_axil_awvalid CF iHW_h_we_next;
	schedule is_axil_awvalid CF iHW_h_wel_next;
	schedule is_axil_awvalid CF iHW_h_xored_next;
	schedule is_axil_awvalid CF iCounter_f_counter_next;
	schedule is_axil_awvalid CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_awvalid;
	schedule os_axil_wready SB is_axil_awvalid;
	schedule os_axil_bvalid SB is_axil_awvalid;
	schedule os_axil_bresp SB is_axil_awvalid;
	schedule os_axil_arready SB is_axil_awvalid;
	schedule os_axil_rvalid SB is_axil_awvalid;
	schedule os_axil_rdata SB is_axil_awvalid;
	schedule os_axil_rresp SB is_axil_awvalid;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_awvalid;
	schedule oTEST_HW_R_s_rset_value SB is_axil_awvalid;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_awvalid;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_awvalid;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_awvalid;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_awvalid;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_awvalid;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_awvalid;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_awvalid;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_awvalid;
	schedule oTEST_HW_R_s_woset_value SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_awvalid;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_awvalid;
	schedule oHW_h_anded_value SB is_axil_awvalid;
	schedule oHW_h_anded_anded SB is_axil_awvalid;
	schedule oHW_h_clear_value SB is_axil_awvalid;
	schedule oHW_h_set_value SB is_axil_awvalid;
	schedule oHW_h_ored_value SB is_axil_awvalid;
	schedule oHW_h_ored_ored SB is_axil_awvalid;
	schedule oHW_h_we_value SB is_axil_awvalid;
	schedule oHW_h_wel_value SB is_axil_awvalid;
	schedule oHW_h_xored_value SB is_axil_awvalid;
	schedule oHW_h_xored_xored SB is_axil_awvalid;
	schedule oCounter_f_counter_value SB is_axil_awvalid;
	schedule oInterrupt_f_interrupt_value SB is_axil_awvalid;
	schedule is_axil_awaddr C is_axil_awaddr;
	schedule is_axil_awaddr CF is_axil_awprot;
	schedule is_axil_awaddr CF is_axil_wvalid;
	schedule is_axil_awaddr CF is_axil_wdata;
	schedule is_axil_awaddr CF is_axil_wstrb;
	schedule is_axil_awaddr CF is_axil_bready;
	schedule is_axil_awaddr CF is_axil_arvalid;
	schedule is_axil_awaddr CF is_axil_araddr;
	schedule is_axil_awaddr CF is_axil_arprot;
	schedule is_axil_awaddr CF is_axil_rready;
	schedule is_axil_awaddr CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_awaddr CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_awaddr CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_awaddr CF iHW_h_anded_next;
	schedule is_axil_awaddr CF iHW_h_clear_next;
	schedule is_axil_awaddr CF iHW_h_set_next;
	schedule is_axil_awaddr CF iHW_h_ored_next;
	schedule is_axil_awaddr CF iHW_h_we_next;
	schedule is_axil_awaddr CF iHW_h_wel_next;
	schedule is_axil_awaddr CF iHW_h_xored_next;
	schedule is_axil_awaddr CF iCounter_f_counter_next;
	schedule is_axil_awaddr CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_awaddr;
	schedule os_axil_wready SB is_axil_awaddr;
	schedule os_axil_bvalid SB is_axil_awaddr;
	schedule os_axil_bresp SB is_axil_awaddr;
	schedule os_axil_arready SB is_axil_awaddr;
	schedule os_axil_rvalid SB is_axil_awaddr;
	schedule os_axil_rdata SB is_axil_awaddr;
	schedule os_axil_rresp SB is_axil_awaddr;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_awaddr;
	schedule oTEST_HW_R_s_rset_value SB is_axil_awaddr;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_awaddr;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_awaddr;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_awaddr;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_awaddr;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_awaddr;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_awaddr;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_awaddr;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_awaddr;
	schedule oTEST_HW_R_s_woset_value SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_awaddr;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_awaddr;
	schedule oHW_h_anded_value SB is_axil_awaddr;
	schedule oHW_h_anded_anded SB is_axil_awaddr;
	schedule oHW_h_clear_value SB is_axil_awaddr;
	schedule oHW_h_set_value SB is_axil_awaddr;
	schedule oHW_h_ored_value SB is_axil_awaddr;
	schedule oHW_h_ored_ored SB is_axil_awaddr;
	schedule oHW_h_we_value SB is_axil_awaddr;
	schedule oHW_h_wel_value SB is_axil_awaddr;
	schedule oHW_h_xored_value SB is_axil_awaddr;
	schedule oHW_h_xored_xored SB is_axil_awaddr;
	schedule oCounter_f_counter_value SB is_axil_awaddr;
	schedule oInterrupt_f_interrupt_value SB is_axil_awaddr;
	schedule is_axil_awprot C is_axil_awprot;
	schedule is_axil_awprot CF is_axil_wvalid;
	schedule is_axil_awprot CF is_axil_wdata;
	schedule is_axil_awprot CF is_axil_wstrb;
	schedule is_axil_awprot CF is_axil_bready;
	schedule is_axil_awprot CF is_axil_arvalid;
	schedule is_axil_awprot CF is_axil_araddr;
	schedule is_axil_awprot CF is_axil_arprot;
	schedule is_axil_awprot CF is_axil_rready;
	schedule is_axil_awprot CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_awprot CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_awprot CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_awprot CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_awprot CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_awprot CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_awprot CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_awprot CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_awprot CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_awprot CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_awprot CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_awprot CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_awprot CF iHW_h_anded_next;
	schedule is_axil_awprot CF iHW_h_clear_next;
	schedule is_axil_awprot CF iHW_h_set_next;
	schedule is_axil_awprot CF iHW_h_ored_next;
	schedule is_axil_awprot CF iHW_h_we_next;
	schedule is_axil_awprot CF iHW_h_wel_next;
	schedule is_axil_awprot CF iHW_h_xored_next;
	schedule is_axil_awprot CF iCounter_f_counter_next;
	schedule is_axil_awprot CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_awprot;
	schedule os_axil_wready SB is_axil_awprot;
	schedule os_axil_bvalid SB is_axil_awprot;
	schedule os_axil_bresp SB is_axil_awprot;
	schedule os_axil_arready SB is_axil_awprot;
	schedule os_axil_rvalid SB is_axil_awprot;
	schedule os_axil_rdata SB is_axil_awprot;
	schedule os_axil_rresp SB is_axil_awprot;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_awprot;
	schedule oTEST_HW_R_s_rset_value SB is_axil_awprot;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_awprot;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_awprot;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_awprot;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_awprot;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_awprot;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_awprot;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_awprot;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_awprot;
	schedule oTEST_HW_R_s_woset_value SB is_axil_awprot;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_awprot;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_awprot;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_awprot;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_awprot;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_awprot;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_awprot;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_awprot;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_awprot;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_awprot;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_awprot;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_awprot;
	schedule oHW_h_anded_value SB is_axil_awprot;
	schedule oHW_h_anded_anded SB is_axil_awprot;
	schedule oHW_h_clear_value SB is_axil_awprot;
	schedule oHW_h_set_value SB is_axil_awprot;
	schedule oHW_h_ored_value SB is_axil_awprot;
	schedule oHW_h_ored_ored SB is_axil_awprot;
	schedule oHW_h_we_value SB is_axil_awprot;
	schedule oHW_h_wel_value SB is_axil_awprot;
	schedule oHW_h_xored_value SB is_axil_awprot;
	schedule oHW_h_xored_xored SB is_axil_awprot;
	schedule oCounter_f_counter_value SB is_axil_awprot;
	schedule oInterrupt_f_interrupt_value SB is_axil_awprot;
	schedule is_axil_wvalid C is_axil_wvalid;
	schedule is_axil_wvalid CF is_axil_wdata;
	schedule is_axil_wvalid CF is_axil_wstrb;
	schedule is_axil_wvalid CF is_axil_bready;
	schedule is_axil_wvalid CF is_axil_arvalid;
	schedule is_axil_wvalid CF is_axil_araddr;
	schedule is_axil_wvalid CF is_axil_arprot;
	schedule is_axil_wvalid CF is_axil_rready;
	schedule is_axil_wvalid CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_wvalid CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_wvalid CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_wvalid CF iHW_h_anded_next;
	schedule is_axil_wvalid CF iHW_h_clear_next;
	schedule is_axil_wvalid CF iHW_h_set_next;
	schedule is_axil_wvalid CF iHW_h_ored_next;
	schedule is_axil_wvalid CF iHW_h_we_next;
	schedule is_axil_wvalid CF iHW_h_wel_next;
	schedule is_axil_wvalid CF iHW_h_xored_next;
	schedule is_axil_wvalid CF iCounter_f_counter_next;
	schedule is_axil_wvalid CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_wvalid;
	schedule os_axil_wready SB is_axil_wvalid;
	schedule os_axil_bvalid SB is_axil_wvalid;
	schedule os_axil_bresp SB is_axil_wvalid;
	schedule os_axil_arready SB is_axil_wvalid;
	schedule os_axil_rvalid SB is_axil_wvalid;
	schedule os_axil_rdata SB is_axil_wvalid;
	schedule os_axil_rresp SB is_axil_wvalid;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_wvalid;
	schedule oTEST_HW_R_s_rset_value SB is_axil_wvalid;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_wvalid;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_wvalid;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_wvalid;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_wvalid;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_wvalid;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_wvalid;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_wvalid;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_wvalid;
	schedule oTEST_HW_R_s_woset_value SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_wvalid;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_wvalid;
	schedule oHW_h_anded_value SB is_axil_wvalid;
	schedule oHW_h_anded_anded SB is_axil_wvalid;
	schedule oHW_h_clear_value SB is_axil_wvalid;
	schedule oHW_h_set_value SB is_axil_wvalid;
	schedule oHW_h_ored_value SB is_axil_wvalid;
	schedule oHW_h_ored_ored SB is_axil_wvalid;
	schedule oHW_h_we_value SB is_axil_wvalid;
	schedule oHW_h_wel_value SB is_axil_wvalid;
	schedule oHW_h_xored_value SB is_axil_wvalid;
	schedule oHW_h_xored_xored SB is_axil_wvalid;
	schedule oCounter_f_counter_value SB is_axil_wvalid;
	schedule oInterrupt_f_interrupt_value SB is_axil_wvalid;
	schedule is_axil_wdata C is_axil_wdata;
	schedule is_axil_wdata CF is_axil_wstrb;
	schedule is_axil_wdata CF is_axil_bready;
	schedule is_axil_wdata CF is_axil_arvalid;
	schedule is_axil_wdata CF is_axil_araddr;
	schedule is_axil_wdata CF is_axil_arprot;
	schedule is_axil_wdata CF is_axil_rready;
	schedule is_axil_wdata CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_wdata CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_wdata CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_wdata CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_wdata CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_wdata CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_wdata CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_wdata CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_wdata CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_wdata CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_wdata CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_wdata CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_wdata CF iHW_h_anded_next;
	schedule is_axil_wdata CF iHW_h_clear_next;
	schedule is_axil_wdata CF iHW_h_set_next;
	schedule is_axil_wdata CF iHW_h_ored_next;
	schedule is_axil_wdata CF iHW_h_we_next;
	schedule is_axil_wdata CF iHW_h_wel_next;
	schedule is_axil_wdata CF iHW_h_xored_next;
	schedule is_axil_wdata CF iCounter_f_counter_next;
	schedule is_axil_wdata CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_wdata;
	schedule os_axil_wready SB is_axil_wdata;
	schedule os_axil_bvalid SB is_axil_wdata;
	schedule os_axil_bresp SB is_axil_wdata;
	schedule os_axil_arready SB is_axil_wdata;
	schedule os_axil_rvalid SB is_axil_wdata;
	schedule os_axil_rdata SB is_axil_wdata;
	schedule os_axil_rresp SB is_axil_wdata;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_wdata;
	schedule oTEST_HW_R_s_rset_value SB is_axil_wdata;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_wdata;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_wdata;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_wdata;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_wdata;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_wdata;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_wdata;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_wdata;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_wdata;
	schedule oTEST_HW_R_s_woset_value SB is_axil_wdata;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_wdata;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_wdata;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_wdata;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_wdata;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_wdata;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_wdata;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_wdata;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_wdata;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_wdata;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_wdata;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_wdata;
	schedule oHW_h_anded_value SB is_axil_wdata;
	schedule oHW_h_anded_anded SB is_axil_wdata;
	schedule oHW_h_clear_value SB is_axil_wdata;
	schedule oHW_h_set_value SB is_axil_wdata;
	schedule oHW_h_ored_value SB is_axil_wdata;
	schedule oHW_h_ored_ored SB is_axil_wdata;
	schedule oHW_h_we_value SB is_axil_wdata;
	schedule oHW_h_wel_value SB is_axil_wdata;
	schedule oHW_h_xored_value SB is_axil_wdata;
	schedule oHW_h_xored_xored SB is_axil_wdata;
	schedule oCounter_f_counter_value SB is_axil_wdata;
	schedule oInterrupt_f_interrupt_value SB is_axil_wdata;
	schedule is_axil_wstrb C is_axil_wstrb;
	schedule is_axil_wstrb CF is_axil_bready;
	schedule is_axil_wstrb CF is_axil_arvalid;
	schedule is_axil_wstrb CF is_axil_araddr;
	schedule is_axil_wstrb CF is_axil_arprot;
	schedule is_axil_wstrb CF is_axil_rready;
	schedule is_axil_wstrb CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_wstrb CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_wstrb CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_wstrb CF iHW_h_anded_next;
	schedule is_axil_wstrb CF iHW_h_clear_next;
	schedule is_axil_wstrb CF iHW_h_set_next;
	schedule is_axil_wstrb CF iHW_h_ored_next;
	schedule is_axil_wstrb CF iHW_h_we_next;
	schedule is_axil_wstrb CF iHW_h_wel_next;
	schedule is_axil_wstrb CF iHW_h_xored_next;
	schedule is_axil_wstrb CF iCounter_f_counter_next;
	schedule is_axil_wstrb CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_wstrb;
	schedule os_axil_wready SB is_axil_wstrb;
	schedule os_axil_bvalid SB is_axil_wstrb;
	schedule os_axil_bresp SB is_axil_wstrb;
	schedule os_axil_arready SB is_axil_wstrb;
	schedule os_axil_rvalid SB is_axil_wstrb;
	schedule os_axil_rdata SB is_axil_wstrb;
	schedule os_axil_rresp SB is_axil_wstrb;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_wstrb;
	schedule oTEST_HW_R_s_rset_value SB is_axil_wstrb;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_wstrb;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_wstrb;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_wstrb;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_wstrb;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_wstrb;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_wstrb;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_wstrb;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_wstrb;
	schedule oTEST_HW_R_s_woset_value SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_wstrb;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_wstrb;
	schedule oHW_h_anded_value SB is_axil_wstrb;
	schedule oHW_h_anded_anded SB is_axil_wstrb;
	schedule oHW_h_clear_value SB is_axil_wstrb;
	schedule oHW_h_set_value SB is_axil_wstrb;
	schedule oHW_h_ored_value SB is_axil_wstrb;
	schedule oHW_h_ored_ored SB is_axil_wstrb;
	schedule oHW_h_we_value SB is_axil_wstrb;
	schedule oHW_h_wel_value SB is_axil_wstrb;
	schedule oHW_h_xored_value SB is_axil_wstrb;
	schedule oHW_h_xored_xored SB is_axil_wstrb;
	schedule oCounter_f_counter_value SB is_axil_wstrb;
	schedule oInterrupt_f_interrupt_value SB is_axil_wstrb;
	schedule is_axil_bready C is_axil_bready;
	schedule is_axil_bready CF is_axil_arvalid;
	schedule is_axil_bready CF is_axil_araddr;
	schedule is_axil_bready CF is_axil_arprot;
	schedule is_axil_bready CF is_axil_rready;
	schedule is_axil_bready CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_bready CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_bready CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_bready CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_bready CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_bready CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_bready CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_bready CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_bready CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_bready CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_bready CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_bready CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_bready CF iHW_h_anded_next;
	schedule is_axil_bready CF iHW_h_clear_next;
	schedule is_axil_bready CF iHW_h_set_next;
	schedule is_axil_bready CF iHW_h_ored_next;
	schedule is_axil_bready CF iHW_h_we_next;
	schedule is_axil_bready CF iHW_h_wel_next;
	schedule is_axil_bready CF iHW_h_xored_next;
	schedule is_axil_bready CF iCounter_f_counter_next;
	schedule is_axil_bready CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_bready;
	schedule os_axil_wready SB is_axil_bready;
	schedule os_axil_bvalid SB is_axil_bready;
	schedule os_axil_bresp SB is_axil_bready;
	schedule os_axil_arready SB is_axil_bready;
	schedule os_axil_rvalid SB is_axil_bready;
	schedule os_axil_rdata SB is_axil_bready;
	schedule os_axil_rresp SB is_axil_bready;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_bready;
	schedule oTEST_HW_R_s_rset_value SB is_axil_bready;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_bready;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_bready;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_bready;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_bready;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_bready;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_bready;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_bready;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_bready;
	schedule oTEST_HW_R_s_woset_value SB is_axil_bready;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_bready;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_bready;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_bready;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_bready;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_bready;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_bready;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_bready;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_bready;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_bready;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_bready;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_bready;
	schedule oHW_h_anded_value SB is_axil_bready;
	schedule oHW_h_anded_anded SB is_axil_bready;
	schedule oHW_h_clear_value SB is_axil_bready;
	schedule oHW_h_set_value SB is_axil_bready;
	schedule oHW_h_ored_value SB is_axil_bready;
	schedule oHW_h_ored_ored SB is_axil_bready;
	schedule oHW_h_we_value SB is_axil_bready;
	schedule oHW_h_wel_value SB is_axil_bready;
	schedule oHW_h_xored_value SB is_axil_bready;
	schedule oHW_h_xored_xored SB is_axil_bready;
	schedule oCounter_f_counter_value SB is_axil_bready;
	schedule oInterrupt_f_interrupt_value SB is_axil_bready;
	schedule is_axil_arvalid C is_axil_arvalid;
	schedule is_axil_arvalid CF is_axil_araddr;
	schedule is_axil_arvalid CF is_axil_arprot;
	schedule is_axil_arvalid CF is_axil_rready;
	schedule is_axil_arvalid CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_arvalid CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_arvalid CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_arvalid CF iHW_h_anded_next;
	schedule is_axil_arvalid CF iHW_h_clear_next;
	schedule is_axil_arvalid CF iHW_h_set_next;
	schedule is_axil_arvalid CF iHW_h_ored_next;
	schedule is_axil_arvalid CF iHW_h_we_next;
	schedule is_axil_arvalid CF iHW_h_wel_next;
	schedule is_axil_arvalid CF iHW_h_xored_next;
	schedule is_axil_arvalid CF iCounter_f_counter_next;
	schedule is_axil_arvalid CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_arvalid;
	schedule os_axil_wready SB is_axil_arvalid;
	schedule os_axil_bvalid SB is_axil_arvalid;
	schedule os_axil_bresp SB is_axil_arvalid;
	schedule os_axil_arready SB is_axil_arvalid;
	schedule os_axil_rvalid SB is_axil_arvalid;
	schedule os_axil_rdata SB is_axil_arvalid;
	schedule os_axil_rresp SB is_axil_arvalid;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_arvalid;
	schedule oTEST_HW_R_s_rset_value SB is_axil_arvalid;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_arvalid;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_arvalid;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_arvalid;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_arvalid;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_arvalid;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_arvalid;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_arvalid;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_arvalid;
	schedule oTEST_HW_R_s_woset_value SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_arvalid;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_arvalid;
	schedule oHW_h_anded_value SB is_axil_arvalid;
	schedule oHW_h_anded_anded SB is_axil_arvalid;
	schedule oHW_h_clear_value SB is_axil_arvalid;
	schedule oHW_h_set_value SB is_axil_arvalid;
	schedule oHW_h_ored_value SB is_axil_arvalid;
	schedule oHW_h_ored_ored SB is_axil_arvalid;
	schedule oHW_h_we_value SB is_axil_arvalid;
	schedule oHW_h_wel_value SB is_axil_arvalid;
	schedule oHW_h_xored_value SB is_axil_arvalid;
	schedule oHW_h_xored_xored SB is_axil_arvalid;
	schedule oCounter_f_counter_value SB is_axil_arvalid;
	schedule oInterrupt_f_interrupt_value SB is_axil_arvalid;
	schedule is_axil_araddr C is_axil_araddr;
	schedule is_axil_araddr CF is_axil_arprot;
	schedule is_axil_araddr CF is_axil_rready;
	schedule is_axil_araddr CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_araddr CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_araddr CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_araddr CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_araddr CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_araddr CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_araddr CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_araddr CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_araddr CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_araddr CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_araddr CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_araddr CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_araddr CF iHW_h_anded_next;
	schedule is_axil_araddr CF iHW_h_clear_next;
	schedule is_axil_araddr CF iHW_h_set_next;
	schedule is_axil_araddr CF iHW_h_ored_next;
	schedule is_axil_araddr CF iHW_h_we_next;
	schedule is_axil_araddr CF iHW_h_wel_next;
	schedule is_axil_araddr CF iHW_h_xored_next;
	schedule is_axil_araddr CF iCounter_f_counter_next;
	schedule is_axil_araddr CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_araddr;
	schedule os_axil_wready SB is_axil_araddr;
	schedule os_axil_bvalid SB is_axil_araddr;
	schedule os_axil_bresp SB is_axil_araddr;
	schedule os_axil_arready SB is_axil_araddr;
	schedule os_axil_rvalid SB is_axil_araddr;
	schedule os_axil_rdata SB is_axil_araddr;
	schedule os_axil_rresp SB is_axil_araddr;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_araddr;
	schedule oTEST_HW_R_s_rset_value SB is_axil_araddr;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_araddr;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_araddr;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_araddr;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_araddr;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_araddr;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_araddr;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_araddr;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_araddr;
	schedule oTEST_HW_R_s_woset_value SB is_axil_araddr;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_araddr;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_araddr;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_araddr;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_araddr;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_araddr;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_araddr;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_araddr;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_araddr;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_araddr;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_araddr;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_araddr;
	schedule oHW_h_anded_value SB is_axil_araddr;
	schedule oHW_h_anded_anded SB is_axil_araddr;
	schedule oHW_h_clear_value SB is_axil_araddr;
	schedule oHW_h_set_value SB is_axil_araddr;
	schedule oHW_h_ored_value SB is_axil_araddr;
	schedule oHW_h_ored_ored SB is_axil_araddr;
	schedule oHW_h_we_value SB is_axil_araddr;
	schedule oHW_h_wel_value SB is_axil_araddr;
	schedule oHW_h_xored_value SB is_axil_araddr;
	schedule oHW_h_xored_xored SB is_axil_araddr;
	schedule oCounter_f_counter_value SB is_axil_araddr;
	schedule oInterrupt_f_interrupt_value SB is_axil_araddr;
	schedule is_axil_arprot C is_axil_arprot;
	schedule is_axil_arprot CF is_axil_rready;
	schedule is_axil_arprot CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_arprot CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_arprot CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_arprot CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_arprot CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_arprot CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_arprot CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_arprot CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_arprot CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_arprot CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_arprot CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_arprot CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_arprot CF iHW_h_anded_next;
	schedule is_axil_arprot CF iHW_h_clear_next;
	schedule is_axil_arprot CF iHW_h_set_next;
	schedule is_axil_arprot CF iHW_h_ored_next;
	schedule is_axil_arprot CF iHW_h_we_next;
	schedule is_axil_arprot CF iHW_h_wel_next;
	schedule is_axil_arprot CF iHW_h_xored_next;
	schedule is_axil_arprot CF iCounter_f_counter_next;
	schedule is_axil_arprot CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_arprot;
	schedule os_axil_wready SB is_axil_arprot;
	schedule os_axil_bvalid SB is_axil_arprot;
	schedule os_axil_bresp SB is_axil_arprot;
	schedule os_axil_arready SB is_axil_arprot;
	schedule os_axil_rvalid SB is_axil_arprot;
	schedule os_axil_rdata SB is_axil_arprot;
	schedule os_axil_rresp SB is_axil_arprot;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_arprot;
	schedule oTEST_HW_R_s_rset_value SB is_axil_arprot;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_arprot;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_arprot;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_arprot;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_arprot;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_arprot;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_arprot;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_arprot;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_arprot;
	schedule oTEST_HW_R_s_woset_value SB is_axil_arprot;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_arprot;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_arprot;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_arprot;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_arprot;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_arprot;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_arprot;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_arprot;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_arprot;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_arprot;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_arprot;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_arprot;
	schedule oHW_h_anded_value SB is_axil_arprot;
	schedule oHW_h_anded_anded SB is_axil_arprot;
	schedule oHW_h_clear_value SB is_axil_arprot;
	schedule oHW_h_set_value SB is_axil_arprot;
	schedule oHW_h_ored_value SB is_axil_arprot;
	schedule oHW_h_ored_ored SB is_axil_arprot;
	schedule oHW_h_we_value SB is_axil_arprot;
	schedule oHW_h_wel_value SB is_axil_arprot;
	schedule oHW_h_xored_value SB is_axil_arprot;
	schedule oHW_h_xored_xored SB is_axil_arprot;
	schedule oCounter_f_counter_value SB is_axil_arprot;
	schedule oInterrupt_f_interrupt_value SB is_axil_arprot;
	schedule is_axil_rready C is_axil_rready;
	schedule is_axil_rready CF iTEST_HW_R_s_swwe_swwe;
	schedule is_axil_rready CF iTEST_HW_R_s_swwel_swwel;
	schedule is_axil_rready CF iTEST_HW_RW_s_rclr_next;
	schedule is_axil_rready CF iTEST_HW_RW_s_rset_next;
	schedule is_axil_rready CF iTEST_HW_RW_s_swacc_next;
	schedule is_axil_rready CF iTEST_HW_RW_s_swmod_next;
	schedule is_axil_rready CF iTEST_HW_RW_s_swwe_next;
	schedule is_axil_rready CF iTEST_HW_RW_s_swwe_swwe;
	schedule is_axil_rready CF iTEST_HW_RW_s_swwel_next;
	schedule is_axil_rready CF iTEST_HW_RW_s_swwel_swwel;
	schedule is_axil_rready CF iTEST_HW_RW_s_woclr_next;
	schedule is_axil_rready CF iTEST_HW_RW_s_woset_next;
	schedule is_axil_rready CF iHW_h_anded_next;
	schedule is_axil_rready CF iHW_h_clear_next;
	schedule is_axil_rready CF iHW_h_set_next;
	schedule is_axil_rready CF iHW_h_ored_next;
	schedule is_axil_rready CF iHW_h_we_next;
	schedule is_axil_rready CF iHW_h_wel_next;
	schedule is_axil_rready CF iHW_h_xored_next;
	schedule is_axil_rready CF iCounter_f_counter_next;
	schedule is_axil_rready CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB is_axil_rready;
	schedule os_axil_wready SB is_axil_rready;
	schedule os_axil_bvalid SB is_axil_rready;
	schedule os_axil_bresp SB is_axil_rready;
	schedule os_axil_arready SB is_axil_rready;
	schedule os_axil_rvalid SB is_axil_rready;
	schedule os_axil_rdata SB is_axil_rready;
	schedule os_axil_rresp SB is_axil_rready;
	schedule oTEST_HW_R_s_rclr_value SB is_axil_rready;
	schedule oTEST_HW_R_s_rset_value SB is_axil_rready;
	schedule oTEST_HW_R_s_singlepulse_value SB is_axil_rready;
	schedule oTEST_HW_R_s_swacc_value SB is_axil_rready;
	schedule oTEST_HW_R_s_swacc_swacc SB is_axil_rready;
	schedule oTEST_HW_R_s_swmod_value SB is_axil_rready;
	schedule oTEST_HW_R_s_swmod_swmod SB is_axil_rready;
	schedule oTEST_HW_R_s_swwe_value SB is_axil_rready;
	schedule oTEST_HW_R_s_swwel_value SB is_axil_rready;
	schedule oTEST_HW_R_s_woclr_value SB is_axil_rready;
	schedule oTEST_HW_R_s_woset_value SB is_axil_rready;
	schedule oTEST_HW_RW_s_rclr_value SB is_axil_rready;
	schedule oTEST_HW_RW_s_rset_value SB is_axil_rready;
	schedule oTEST_HW_RW_s_singlepulse_value SB is_axil_rready;
	schedule oTEST_HW_RW_s_swacc_value SB is_axil_rready;
	schedule oTEST_HW_RW_s_swacc_swacc SB is_axil_rready;
	schedule oTEST_HW_RW_s_swmod_value SB is_axil_rready;
	schedule oTEST_HW_RW_s_swmod_swmod SB is_axil_rready;
	schedule oTEST_HW_RW_s_swwe_value SB is_axil_rready;
	schedule oTEST_HW_RW_s_swwel_value SB is_axil_rready;
	schedule oTEST_HW_RW_s_woclr_value SB is_axil_rready;
	schedule oTEST_HW_RW_s_woset_value SB is_axil_rready;
	schedule oHW_h_anded_value SB is_axil_rready;
	schedule oHW_h_anded_anded SB is_axil_rready;
	schedule oHW_h_clear_value SB is_axil_rready;
	schedule oHW_h_set_value SB is_axil_rready;
	schedule oHW_h_ored_value SB is_axil_rready;
	schedule oHW_h_ored_ored SB is_axil_rready;
	schedule oHW_h_we_value SB is_axil_rready;
	schedule oHW_h_wel_value SB is_axil_rready;
	schedule oHW_h_xored_value SB is_axil_rready;
	schedule oHW_h_xored_xored SB is_axil_rready;
	schedule oCounter_f_counter_value SB is_axil_rready;
	schedule oInterrupt_f_interrupt_value SB is_axil_rready;
	schedule iTEST_HW_R_s_swwe_swwe C iTEST_HW_R_s_swwe_swwe;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_R_s_swwel_swwel;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_rclr_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_rset_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_swacc_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_swmod_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_swwe_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_swwe_swwe;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iHW_h_anded_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iHW_h_clear_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iHW_h_set_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iHW_h_ored_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iHW_h_we_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iHW_h_wel_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iHW_h_xored_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iCounter_f_counter_next;
	schedule iTEST_HW_R_s_swwe_swwe CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_R_s_swwe_swwe;
	schedule os_axil_wready SB iTEST_HW_R_s_swwe_swwe;
	schedule os_axil_bvalid SB iTEST_HW_R_s_swwe_swwe;
	schedule os_axil_bresp SB iTEST_HW_R_s_swwe_swwe;
	schedule os_axil_arready SB iTEST_HW_R_s_swwe_swwe;
	schedule os_axil_rvalid SB iTEST_HW_R_s_swwe_swwe;
	schedule os_axil_rdata SB iTEST_HW_R_s_swwe_swwe;
	schedule os_axil_rresp SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_anded_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_anded_anded SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_clear_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_set_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_ored_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_ored_ored SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_we_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_wel_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_xored_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oHW_h_xored_xored SB iTEST_HW_R_s_swwe_swwe;
	schedule oCounter_f_counter_value SB iTEST_HW_R_s_swwe_swwe;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_R_s_swwe_swwe;
	schedule iTEST_HW_R_s_swwel_swwel C iTEST_HW_R_s_swwel_swwel;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_rclr_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_rset_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_swacc_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_swmod_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_swwe_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_swwe_swwe;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iHW_h_anded_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iHW_h_clear_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iHW_h_set_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iHW_h_ored_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iHW_h_we_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iHW_h_wel_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iHW_h_xored_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iCounter_f_counter_next;
	schedule iTEST_HW_R_s_swwel_swwel CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_R_s_swwel_swwel;
	schedule os_axil_wready SB iTEST_HW_R_s_swwel_swwel;
	schedule os_axil_bvalid SB iTEST_HW_R_s_swwel_swwel;
	schedule os_axil_bresp SB iTEST_HW_R_s_swwel_swwel;
	schedule os_axil_arready SB iTEST_HW_R_s_swwel_swwel;
	schedule os_axil_rvalid SB iTEST_HW_R_s_swwel_swwel;
	schedule os_axil_rdata SB iTEST_HW_R_s_swwel_swwel;
	schedule os_axil_rresp SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_anded_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_anded_anded SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_clear_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_set_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_ored_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_ored_ored SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_we_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_wel_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_xored_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oHW_h_xored_xored SB iTEST_HW_R_s_swwel_swwel;
	schedule oCounter_f_counter_value SB iTEST_HW_R_s_swwel_swwel;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_R_s_swwel_swwel;
	schedule iTEST_HW_RW_s_rclr_next C iTEST_HW_RW_s_rclr_next;
	schedule iTEST_HW_RW_s_rclr_next CF iTEST_HW_RW_s_rset_next;
	schedule iTEST_HW_RW_s_rclr_next CF iTEST_HW_RW_s_swacc_next;
	schedule iTEST_HW_RW_s_rclr_next CF iTEST_HW_RW_s_swmod_next;
	schedule iTEST_HW_RW_s_rclr_next CF iTEST_HW_RW_s_swwe_next;
	schedule iTEST_HW_RW_s_rclr_next CF iTEST_HW_RW_s_swwe_swwe;
	schedule iTEST_HW_RW_s_rclr_next CF iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_RW_s_rclr_next CF iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_RW_s_rclr_next CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_rclr_next CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_rclr_next CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_rclr_next CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_rclr_next CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_rclr_next CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_rclr_next CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_rclr_next CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_rclr_next CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_rclr_next CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_rclr_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_rclr_next;
	schedule os_axil_wready SB iTEST_HW_RW_s_rclr_next;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_rclr_next;
	schedule os_axil_bresp SB iTEST_HW_RW_s_rclr_next;
	schedule os_axil_arready SB iTEST_HW_RW_s_rclr_next;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_rclr_next;
	schedule os_axil_rdata SB iTEST_HW_RW_s_rclr_next;
	schedule os_axil_rresp SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_rclr_next;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_rclr_next;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_rclr_next;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_rclr_next;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_rclr_next;
	schedule iTEST_HW_RW_s_rset_next C iTEST_HW_RW_s_rset_next;
	schedule iTEST_HW_RW_s_rset_next CF iTEST_HW_RW_s_swacc_next;
	schedule iTEST_HW_RW_s_rset_next CF iTEST_HW_RW_s_swmod_next;
	schedule iTEST_HW_RW_s_rset_next CF iTEST_HW_RW_s_swwe_next;
	schedule iTEST_HW_RW_s_rset_next CF iTEST_HW_RW_s_swwe_swwe;
	schedule iTEST_HW_RW_s_rset_next CF iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_RW_s_rset_next CF iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_RW_s_rset_next CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_rset_next CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_rset_next CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_rset_next CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_rset_next CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_rset_next CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_rset_next CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_rset_next CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_rset_next CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_rset_next CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_rset_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_rset_next;
	schedule os_axil_wready SB iTEST_HW_RW_s_rset_next;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_rset_next;
	schedule os_axil_bresp SB iTEST_HW_RW_s_rset_next;
	schedule os_axil_arready SB iTEST_HW_RW_s_rset_next;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_rset_next;
	schedule os_axil_rdata SB iTEST_HW_RW_s_rset_next;
	schedule os_axil_rresp SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_rset_next;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_rset_next;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_rset_next;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_rset_next;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_rset_next;
	schedule iTEST_HW_RW_s_swacc_next C iTEST_HW_RW_s_swacc_next;
	schedule iTEST_HW_RW_s_swacc_next CF iTEST_HW_RW_s_swmod_next;
	schedule iTEST_HW_RW_s_swacc_next CF iTEST_HW_RW_s_swwe_next;
	schedule iTEST_HW_RW_s_swacc_next CF iTEST_HW_RW_s_swwe_swwe;
	schedule iTEST_HW_RW_s_swacc_next CF iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_RW_s_swacc_next CF iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_RW_s_swacc_next CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_swacc_next CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_swacc_next CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_swacc_next CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_swacc_next CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_swacc_next CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_swacc_next CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_swacc_next CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_swacc_next CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_swacc_next CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_swacc_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_swacc_next;
	schedule os_axil_wready SB iTEST_HW_RW_s_swacc_next;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_swacc_next;
	schedule os_axil_bresp SB iTEST_HW_RW_s_swacc_next;
	schedule os_axil_arready SB iTEST_HW_RW_s_swacc_next;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_swacc_next;
	schedule os_axil_rdata SB iTEST_HW_RW_s_swacc_next;
	schedule os_axil_rresp SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_swacc_next;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_swacc_next;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_swacc_next;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_swacc_next;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_swacc_next;
	schedule iTEST_HW_RW_s_swmod_next C iTEST_HW_RW_s_swmod_next;
	schedule iTEST_HW_RW_s_swmod_next CF iTEST_HW_RW_s_swwe_next;
	schedule iTEST_HW_RW_s_swmod_next CF iTEST_HW_RW_s_swwe_swwe;
	schedule iTEST_HW_RW_s_swmod_next CF iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_RW_s_swmod_next CF iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_RW_s_swmod_next CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_swmod_next CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_swmod_next CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_swmod_next CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_swmod_next CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_swmod_next CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_swmod_next CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_swmod_next CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_swmod_next CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_swmod_next CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_swmod_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_swmod_next;
	schedule os_axil_wready SB iTEST_HW_RW_s_swmod_next;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_swmod_next;
	schedule os_axil_bresp SB iTEST_HW_RW_s_swmod_next;
	schedule os_axil_arready SB iTEST_HW_RW_s_swmod_next;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_swmod_next;
	schedule os_axil_rdata SB iTEST_HW_RW_s_swmod_next;
	schedule os_axil_rresp SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_swmod_next;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_swmod_next;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_swmod_next;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_swmod_next;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_swmod_next;
	schedule iTEST_HW_RW_s_swwe_next C iTEST_HW_RW_s_swwe_next;
	schedule iTEST_HW_RW_s_swwe_next CF iTEST_HW_RW_s_swwe_swwe;
	schedule iTEST_HW_RW_s_swwe_next CF iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_RW_s_swwe_next CF iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_RW_s_swwe_next CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_swwe_next CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_swwe_next CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_swwe_next CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_swwe_next CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_swwe_next CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_swwe_next CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_swwe_next CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_swwe_next CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_swwe_next CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_swwe_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_swwe_next;
	schedule os_axil_wready SB iTEST_HW_RW_s_swwe_next;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_swwe_next;
	schedule os_axil_bresp SB iTEST_HW_RW_s_swwe_next;
	schedule os_axil_arready SB iTEST_HW_RW_s_swwe_next;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_swwe_next;
	schedule os_axil_rdata SB iTEST_HW_RW_s_swwe_next;
	schedule os_axil_rresp SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_swwe_next;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_swwe_next;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_swwe_next;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_swwe_next;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_swwe_next;
	schedule iTEST_HW_RW_s_swwe_swwe C iTEST_HW_RW_s_swwe_swwe;
	schedule iTEST_HW_RW_s_swwe_swwe CF iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_RW_s_swwe_swwe CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_swwe_swwe CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_swwe_swwe;
	schedule os_axil_wready SB iTEST_HW_RW_s_swwe_swwe;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_swwe_swwe;
	schedule os_axil_bresp SB iTEST_HW_RW_s_swwe_swwe;
	schedule os_axil_arready SB iTEST_HW_RW_s_swwe_swwe;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_swwe_swwe;
	schedule os_axil_rdata SB iTEST_HW_RW_s_swwe_swwe;
	schedule os_axil_rresp SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_swwe_swwe;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_swwe_swwe;
	schedule iTEST_HW_RW_s_swwel_next C iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_RW_s_swwel_next CF iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_RW_s_swwel_next CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_swwel_next CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_swwel_next CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_swwel_next CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_swwel_next CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_swwel_next CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_swwel_next CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_swwel_next CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_swwel_next CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_swwel_next CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_swwel_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_swwel_next;
	schedule os_axil_wready SB iTEST_HW_RW_s_swwel_next;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_swwel_next;
	schedule os_axil_bresp SB iTEST_HW_RW_s_swwel_next;
	schedule os_axil_arready SB iTEST_HW_RW_s_swwel_next;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_swwel_next;
	schedule os_axil_rdata SB iTEST_HW_RW_s_swwel_next;
	schedule os_axil_rresp SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_swwel_next;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_swwel_next;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_swwel_next;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_swwel_next;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_swwel_next;
	schedule iTEST_HW_RW_s_swwel_swwel C iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_RW_s_swwel_swwel CF iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_swwel_swwel CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_swwel_swwel;
	schedule os_axil_wready SB iTEST_HW_RW_s_swwel_swwel;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_swwel_swwel;
	schedule os_axil_bresp SB iTEST_HW_RW_s_swwel_swwel;
	schedule os_axil_arready SB iTEST_HW_RW_s_swwel_swwel;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_swwel_swwel;
	schedule os_axil_rdata SB iTEST_HW_RW_s_swwel_swwel;
	schedule os_axil_rresp SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_swwel_swwel;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_swwel_swwel;
	schedule iTEST_HW_RW_s_woclr_next C iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_woclr_next CF iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_woclr_next CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_woclr_next CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_woclr_next CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_woclr_next CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_woclr_next CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_woclr_next CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_woclr_next CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_woclr_next CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_woclr_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_woclr_next;
	schedule os_axil_wready SB iTEST_HW_RW_s_woclr_next;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_woclr_next;
	schedule os_axil_bresp SB iTEST_HW_RW_s_woclr_next;
	schedule os_axil_arready SB iTEST_HW_RW_s_woclr_next;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_woclr_next;
	schedule os_axil_rdata SB iTEST_HW_RW_s_woclr_next;
	schedule os_axil_rresp SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_woclr_next;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_woclr_next;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_woclr_next;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_woclr_next;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_woclr_next;
	schedule iTEST_HW_RW_s_woset_next C iTEST_HW_RW_s_woset_next;
	schedule iTEST_HW_RW_s_woset_next CF iHW_h_anded_next;
	schedule iTEST_HW_RW_s_woset_next CF iHW_h_clear_next;
	schedule iTEST_HW_RW_s_woset_next CF iHW_h_set_next;
	schedule iTEST_HW_RW_s_woset_next CF iHW_h_ored_next;
	schedule iTEST_HW_RW_s_woset_next CF iHW_h_we_next;
	schedule iTEST_HW_RW_s_woset_next CF iHW_h_wel_next;
	schedule iTEST_HW_RW_s_woset_next CF iHW_h_xored_next;
	schedule iTEST_HW_RW_s_woset_next CF iCounter_f_counter_next;
	schedule iTEST_HW_RW_s_woset_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iTEST_HW_RW_s_woset_next;
	schedule os_axil_wready SB iTEST_HW_RW_s_woset_next;
	schedule os_axil_bvalid SB iTEST_HW_RW_s_woset_next;
	schedule os_axil_bresp SB iTEST_HW_RW_s_woset_next;
	schedule os_axil_arready SB iTEST_HW_RW_s_woset_next;
	schedule os_axil_rvalid SB iTEST_HW_RW_s_woset_next;
	schedule os_axil_rdata SB iTEST_HW_RW_s_woset_next;
	schedule os_axil_rresp SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_rclr_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_rset_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_swacc_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_swmod_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_swwe_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_swwel_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_woclr_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_R_s_woset_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_rclr_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_rset_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_swacc_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_swmod_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_swwe_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_swwel_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_woclr_value SB iTEST_HW_RW_s_woset_next;
	schedule oTEST_HW_RW_s_woset_value SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_anded_value SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_anded_anded SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_clear_value SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_set_value SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_ored_value SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_ored_ored SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_we_value SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_wel_value SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_xored_value SB iTEST_HW_RW_s_woset_next;
	schedule oHW_h_xored_xored SB iTEST_HW_RW_s_woset_next;
	schedule oCounter_f_counter_value SB iTEST_HW_RW_s_woset_next;
	schedule oInterrupt_f_interrupt_value SB iTEST_HW_RW_s_woset_next;
	schedule iHW_h_anded_next C iHW_h_anded_next;
	schedule iHW_h_anded_next CF iHW_h_clear_next;
	schedule iHW_h_anded_next CF iHW_h_set_next;
	schedule iHW_h_anded_next CF iHW_h_ored_next;
	schedule iHW_h_anded_next CF iHW_h_we_next;
	schedule iHW_h_anded_next CF iHW_h_wel_next;
	schedule iHW_h_anded_next CF iHW_h_xored_next;
	schedule iHW_h_anded_next CF iCounter_f_counter_next;
	schedule iHW_h_anded_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iHW_h_anded_next;
	schedule os_axil_wready SB iHW_h_anded_next;
	schedule os_axil_bvalid SB iHW_h_anded_next;
	schedule os_axil_bresp SB iHW_h_anded_next;
	schedule os_axil_arready SB iHW_h_anded_next;
	schedule os_axil_rvalid SB iHW_h_anded_next;
	schedule os_axil_rdata SB iHW_h_anded_next;
	schedule os_axil_rresp SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_rclr_value SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_rset_value SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_swacc_value SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_swmod_value SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_swwe_value SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_swwel_value SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_woclr_value SB iHW_h_anded_next;
	schedule oTEST_HW_R_s_woset_value SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_rclr_value SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_rset_value SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_swacc_value SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_swmod_value SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_swwe_value SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_swwel_value SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_woclr_value SB iHW_h_anded_next;
	schedule oTEST_HW_RW_s_woset_value SB iHW_h_anded_next;
	schedule oHW_h_anded_value SB iHW_h_anded_next;
	schedule oHW_h_anded_anded SB iHW_h_anded_next;
	schedule oHW_h_clear_value SB iHW_h_anded_next;
	schedule oHW_h_set_value SB iHW_h_anded_next;
	schedule oHW_h_ored_value SB iHW_h_anded_next;
	schedule oHW_h_ored_ored SB iHW_h_anded_next;
	schedule oHW_h_we_value SB iHW_h_anded_next;
	schedule oHW_h_wel_value SB iHW_h_anded_next;
	schedule oHW_h_xored_value SB iHW_h_anded_next;
	schedule oHW_h_xored_xored SB iHW_h_anded_next;
	schedule oCounter_f_counter_value SB iHW_h_anded_next;
	schedule oInterrupt_f_interrupt_value SB iHW_h_anded_next;
	schedule iHW_h_clear_next C iHW_h_clear_next;
	schedule iHW_h_clear_next CF iHW_h_set_next;
	schedule iHW_h_clear_next CF iHW_h_ored_next;
	schedule iHW_h_clear_next CF iHW_h_we_next;
	schedule iHW_h_clear_next CF iHW_h_wel_next;
	schedule iHW_h_clear_next CF iHW_h_xored_next;
	schedule iHW_h_clear_next CF iCounter_f_counter_next;
	schedule iHW_h_clear_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iHW_h_clear_next;
	schedule os_axil_wready SB iHW_h_clear_next;
	schedule os_axil_bvalid SB iHW_h_clear_next;
	schedule os_axil_bresp SB iHW_h_clear_next;
	schedule os_axil_arready SB iHW_h_clear_next;
	schedule os_axil_rvalid SB iHW_h_clear_next;
	schedule os_axil_rdata SB iHW_h_clear_next;
	schedule os_axil_rresp SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_rclr_value SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_rset_value SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_swacc_value SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_swmod_value SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_swwe_value SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_swwel_value SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_woclr_value SB iHW_h_clear_next;
	schedule oTEST_HW_R_s_woset_value SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_rclr_value SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_rset_value SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_swacc_value SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_swmod_value SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_swwe_value SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_swwel_value SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_woclr_value SB iHW_h_clear_next;
	schedule oTEST_HW_RW_s_woset_value SB iHW_h_clear_next;
	schedule oHW_h_anded_value SB iHW_h_clear_next;
	schedule oHW_h_anded_anded SB iHW_h_clear_next;
	schedule oHW_h_clear_value SB iHW_h_clear_next;
	schedule oHW_h_set_value SB iHW_h_clear_next;
	schedule oHW_h_ored_value SB iHW_h_clear_next;
	schedule oHW_h_ored_ored SB iHW_h_clear_next;
	schedule oHW_h_we_value SB iHW_h_clear_next;
	schedule oHW_h_wel_value SB iHW_h_clear_next;
	schedule oHW_h_xored_value SB iHW_h_clear_next;
	schedule oHW_h_xored_xored SB iHW_h_clear_next;
	schedule oCounter_f_counter_value SB iHW_h_clear_next;
	schedule oInterrupt_f_interrupt_value SB iHW_h_clear_next;
	schedule iHW_h_set_next C iHW_h_set_next;
	schedule iHW_h_set_next CF iHW_h_ored_next;
	schedule iHW_h_set_next CF iHW_h_we_next;
	schedule iHW_h_set_next CF iHW_h_wel_next;
	schedule iHW_h_set_next CF iHW_h_xored_next;
	schedule iHW_h_set_next CF iCounter_f_counter_next;
	schedule iHW_h_set_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iHW_h_set_next;
	schedule os_axil_wready SB iHW_h_set_next;
	schedule os_axil_bvalid SB iHW_h_set_next;
	schedule os_axil_bresp SB iHW_h_set_next;
	schedule os_axil_arready SB iHW_h_set_next;
	schedule os_axil_rvalid SB iHW_h_set_next;
	schedule os_axil_rdata SB iHW_h_set_next;
	schedule os_axil_rresp SB iHW_h_set_next;
	schedule oTEST_HW_R_s_rclr_value SB iHW_h_set_next;
	schedule oTEST_HW_R_s_rset_value SB iHW_h_set_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iHW_h_set_next;
	schedule oTEST_HW_R_s_swacc_value SB iHW_h_set_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iHW_h_set_next;
	schedule oTEST_HW_R_s_swmod_value SB iHW_h_set_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iHW_h_set_next;
	schedule oTEST_HW_R_s_swwe_value SB iHW_h_set_next;
	schedule oTEST_HW_R_s_swwel_value SB iHW_h_set_next;
	schedule oTEST_HW_R_s_woclr_value SB iHW_h_set_next;
	schedule oTEST_HW_R_s_woset_value SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_rclr_value SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_rset_value SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_swacc_value SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_swmod_value SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_swwe_value SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_swwel_value SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_woclr_value SB iHW_h_set_next;
	schedule oTEST_HW_RW_s_woset_value SB iHW_h_set_next;
	schedule oHW_h_anded_value SB iHW_h_set_next;
	schedule oHW_h_anded_anded SB iHW_h_set_next;
	schedule oHW_h_clear_value SB iHW_h_set_next;
	schedule oHW_h_set_value SB iHW_h_set_next;
	schedule oHW_h_ored_value SB iHW_h_set_next;
	schedule oHW_h_ored_ored SB iHW_h_set_next;
	schedule oHW_h_we_value SB iHW_h_set_next;
	schedule oHW_h_wel_value SB iHW_h_set_next;
	schedule oHW_h_xored_value SB iHW_h_set_next;
	schedule oHW_h_xored_xored SB iHW_h_set_next;
	schedule oCounter_f_counter_value SB iHW_h_set_next;
	schedule oInterrupt_f_interrupt_value SB iHW_h_set_next;
	schedule iHW_h_ored_next C iHW_h_ored_next;
	schedule iHW_h_ored_next CF iHW_h_we_next;
	schedule iHW_h_ored_next CF iHW_h_wel_next;
	schedule iHW_h_ored_next CF iHW_h_xored_next;
	schedule iHW_h_ored_next CF iCounter_f_counter_next;
	schedule iHW_h_ored_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iHW_h_ored_next;
	schedule os_axil_wready SB iHW_h_ored_next;
	schedule os_axil_bvalid SB iHW_h_ored_next;
	schedule os_axil_bresp SB iHW_h_ored_next;
	schedule os_axil_arready SB iHW_h_ored_next;
	schedule os_axil_rvalid SB iHW_h_ored_next;
	schedule os_axil_rdata SB iHW_h_ored_next;
	schedule os_axil_rresp SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_rclr_value SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_rset_value SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_swacc_value SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_swmod_value SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_swwe_value SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_swwel_value SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_woclr_value SB iHW_h_ored_next;
	schedule oTEST_HW_R_s_woset_value SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_rclr_value SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_rset_value SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_swacc_value SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_swmod_value SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_swwe_value SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_swwel_value SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_woclr_value SB iHW_h_ored_next;
	schedule oTEST_HW_RW_s_woset_value SB iHW_h_ored_next;
	schedule oHW_h_anded_value SB iHW_h_ored_next;
	schedule oHW_h_anded_anded SB iHW_h_ored_next;
	schedule oHW_h_clear_value SB iHW_h_ored_next;
	schedule oHW_h_set_value SB iHW_h_ored_next;
	schedule oHW_h_ored_value SB iHW_h_ored_next;
	schedule oHW_h_ored_ored SB iHW_h_ored_next;
	schedule oHW_h_we_value SB iHW_h_ored_next;
	schedule oHW_h_wel_value SB iHW_h_ored_next;
	schedule oHW_h_xored_value SB iHW_h_ored_next;
	schedule oHW_h_xored_xored SB iHW_h_ored_next;
	schedule oCounter_f_counter_value SB iHW_h_ored_next;
	schedule oInterrupt_f_interrupt_value SB iHW_h_ored_next;
	schedule iHW_h_we_next C iHW_h_we_next;
	schedule iHW_h_we_next CF iHW_h_wel_next;
	schedule iHW_h_we_next CF iHW_h_xored_next;
	schedule iHW_h_we_next CF iCounter_f_counter_next;
	schedule iHW_h_we_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iHW_h_we_next;
	schedule os_axil_wready SB iHW_h_we_next;
	schedule os_axil_bvalid SB iHW_h_we_next;
	schedule os_axil_bresp SB iHW_h_we_next;
	schedule os_axil_arready SB iHW_h_we_next;
	schedule os_axil_rvalid SB iHW_h_we_next;
	schedule os_axil_rdata SB iHW_h_we_next;
	schedule os_axil_rresp SB iHW_h_we_next;
	schedule oTEST_HW_R_s_rclr_value SB iHW_h_we_next;
	schedule oTEST_HW_R_s_rset_value SB iHW_h_we_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iHW_h_we_next;
	schedule oTEST_HW_R_s_swacc_value SB iHW_h_we_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iHW_h_we_next;
	schedule oTEST_HW_R_s_swmod_value SB iHW_h_we_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iHW_h_we_next;
	schedule oTEST_HW_R_s_swwe_value SB iHW_h_we_next;
	schedule oTEST_HW_R_s_swwel_value SB iHW_h_we_next;
	schedule oTEST_HW_R_s_woclr_value SB iHW_h_we_next;
	schedule oTEST_HW_R_s_woset_value SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_rclr_value SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_rset_value SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_swacc_value SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_swmod_value SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_swwe_value SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_swwel_value SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_woclr_value SB iHW_h_we_next;
	schedule oTEST_HW_RW_s_woset_value SB iHW_h_we_next;
	schedule oHW_h_anded_value SB iHW_h_we_next;
	schedule oHW_h_anded_anded SB iHW_h_we_next;
	schedule oHW_h_clear_value SB iHW_h_we_next;
	schedule oHW_h_set_value SB iHW_h_we_next;
	schedule oHW_h_ored_value SB iHW_h_we_next;
	schedule oHW_h_ored_ored SB iHW_h_we_next;
	schedule oHW_h_we_value SB iHW_h_we_next;
	schedule oHW_h_wel_value SB iHW_h_we_next;
	schedule oHW_h_xored_value SB iHW_h_we_next;
	schedule oHW_h_xored_xored SB iHW_h_we_next;
	schedule oCounter_f_counter_value SB iHW_h_we_next;
	schedule oInterrupt_f_interrupt_value SB iHW_h_we_next;
	schedule iHW_h_wel_next C iHW_h_wel_next;
	schedule iHW_h_wel_next CF iHW_h_xored_next;
	schedule iHW_h_wel_next CF iCounter_f_counter_next;
	schedule iHW_h_wel_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iHW_h_wel_next;
	schedule os_axil_wready SB iHW_h_wel_next;
	schedule os_axil_bvalid SB iHW_h_wel_next;
	schedule os_axil_bresp SB iHW_h_wel_next;
	schedule os_axil_arready SB iHW_h_wel_next;
	schedule os_axil_rvalid SB iHW_h_wel_next;
	schedule os_axil_rdata SB iHW_h_wel_next;
	schedule os_axil_rresp SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_rclr_value SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_rset_value SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_swacc_value SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_swmod_value SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_swwe_value SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_swwel_value SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_woclr_value SB iHW_h_wel_next;
	schedule oTEST_HW_R_s_woset_value SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_rclr_value SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_rset_value SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_swacc_value SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_swmod_value SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_swwe_value SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_swwel_value SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_woclr_value SB iHW_h_wel_next;
	schedule oTEST_HW_RW_s_woset_value SB iHW_h_wel_next;
	schedule oHW_h_anded_value SB iHW_h_wel_next;
	schedule oHW_h_anded_anded SB iHW_h_wel_next;
	schedule oHW_h_clear_value SB iHW_h_wel_next;
	schedule oHW_h_set_value SB iHW_h_wel_next;
	schedule oHW_h_ored_value SB iHW_h_wel_next;
	schedule oHW_h_ored_ored SB iHW_h_wel_next;
	schedule oHW_h_we_value SB iHW_h_wel_next;
	schedule oHW_h_wel_value SB iHW_h_wel_next;
	schedule oHW_h_xored_value SB iHW_h_wel_next;
	schedule oHW_h_xored_xored SB iHW_h_wel_next;
	schedule oCounter_f_counter_value SB iHW_h_wel_next;
	schedule oInterrupt_f_interrupt_value SB iHW_h_wel_next;
	schedule iHW_h_xored_next C iHW_h_xored_next;
	schedule iHW_h_xored_next CF iCounter_f_counter_next;
	schedule iHW_h_xored_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iHW_h_xored_next;
	schedule os_axil_wready SB iHW_h_xored_next;
	schedule os_axil_bvalid SB iHW_h_xored_next;
	schedule os_axil_bresp SB iHW_h_xored_next;
	schedule os_axil_arready SB iHW_h_xored_next;
	schedule os_axil_rvalid SB iHW_h_xored_next;
	schedule os_axil_rdata SB iHW_h_xored_next;
	schedule os_axil_rresp SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_rclr_value SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_rset_value SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_swacc_value SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_swmod_value SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_swwe_value SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_swwel_value SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_woclr_value SB iHW_h_xored_next;
	schedule oTEST_HW_R_s_woset_value SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_rclr_value SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_rset_value SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_swacc_value SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_swmod_value SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_swwe_value SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_swwel_value SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_woclr_value SB iHW_h_xored_next;
	schedule oTEST_HW_RW_s_woset_value SB iHW_h_xored_next;
	schedule oHW_h_anded_value SB iHW_h_xored_next;
	schedule oHW_h_anded_anded SB iHW_h_xored_next;
	schedule oHW_h_clear_value SB iHW_h_xored_next;
	schedule oHW_h_set_value SB iHW_h_xored_next;
	schedule oHW_h_ored_value SB iHW_h_xored_next;
	schedule oHW_h_ored_ored SB iHW_h_xored_next;
	schedule oHW_h_we_value SB iHW_h_xored_next;
	schedule oHW_h_wel_value SB iHW_h_xored_next;
	schedule oHW_h_xored_value SB iHW_h_xored_next;
	schedule oHW_h_xored_xored SB iHW_h_xored_next;
	schedule oCounter_f_counter_value SB iHW_h_xored_next;
	schedule oInterrupt_f_interrupt_value SB iHW_h_xored_next;
	schedule iCounter_f_counter_next C iCounter_f_counter_next;
	schedule iCounter_f_counter_next CF iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iCounter_f_counter_next;
	schedule os_axil_wready SB iCounter_f_counter_next;
	schedule os_axil_bvalid SB iCounter_f_counter_next;
	schedule os_axil_bresp SB iCounter_f_counter_next;
	schedule os_axil_arready SB iCounter_f_counter_next;
	schedule os_axil_rvalid SB iCounter_f_counter_next;
	schedule os_axil_rdata SB iCounter_f_counter_next;
	schedule os_axil_rresp SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_rclr_value SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_rset_value SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_swacc_value SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_swmod_value SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_swwe_value SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_swwel_value SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_woclr_value SB iCounter_f_counter_next;
	schedule oTEST_HW_R_s_woset_value SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_rclr_value SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_rset_value SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_swacc_value SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_swmod_value SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_swwe_value SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_swwel_value SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_woclr_value SB iCounter_f_counter_next;
	schedule oTEST_HW_RW_s_woset_value SB iCounter_f_counter_next;
	schedule oHW_h_anded_value SB iCounter_f_counter_next;
	schedule oHW_h_anded_anded SB iCounter_f_counter_next;
	schedule oHW_h_clear_value SB iCounter_f_counter_next;
	schedule oHW_h_set_value SB iCounter_f_counter_next;
	schedule oHW_h_ored_value SB iCounter_f_counter_next;
	schedule oHW_h_ored_ored SB iCounter_f_counter_next;
	schedule oHW_h_we_value SB iCounter_f_counter_next;
	schedule oHW_h_wel_value SB iCounter_f_counter_next;
	schedule oHW_h_xored_value SB iCounter_f_counter_next;
	schedule oHW_h_xored_xored SB iCounter_f_counter_next;
	schedule oCounter_f_counter_value SB iCounter_f_counter_next;
	schedule oInterrupt_f_interrupt_value SB iCounter_f_counter_next;
	schedule iInterrupt_f_interrupt_next C iInterrupt_f_interrupt_next;
	schedule os_axil_awready SB iInterrupt_f_interrupt_next;
	schedule os_axil_wready SB iInterrupt_f_interrupt_next;
	schedule os_axil_bvalid SB iInterrupt_f_interrupt_next;
	schedule os_axil_bresp SB iInterrupt_f_interrupt_next;
	schedule os_axil_arready SB iInterrupt_f_interrupt_next;
	schedule os_axil_rvalid SB iInterrupt_f_interrupt_next;
	schedule os_axil_rdata SB iInterrupt_f_interrupt_next;
	schedule os_axil_rresp SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_rclr_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_rset_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_singlepulse_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_swacc_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_swacc_swacc SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_swmod_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_swmod_swmod SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_swwe_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_swwel_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_woclr_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_R_s_woset_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_rclr_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_rset_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_singlepulse_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_swacc_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_swacc_swacc SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_swmod_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_swmod_swmod SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_swwe_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_swwel_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_woclr_value SB iInterrupt_f_interrupt_next;
	schedule oTEST_HW_RW_s_woset_value SB iInterrupt_f_interrupt_next;
	schedule oHW_h_anded_value SB iInterrupt_f_interrupt_next;
	schedule oHW_h_anded_anded SB iInterrupt_f_interrupt_next;
	schedule oHW_h_clear_value SB iInterrupt_f_interrupt_next;
	schedule oHW_h_set_value SB iInterrupt_f_interrupt_next;
	schedule oHW_h_ored_value SB iInterrupt_f_interrupt_next;
	schedule oHW_h_ored_ored SB iInterrupt_f_interrupt_next;
	schedule oHW_h_we_value SB iInterrupt_f_interrupt_next;
	schedule oHW_h_wel_value SB iInterrupt_f_interrupt_next;
	schedule oHW_h_xored_value SB iInterrupt_f_interrupt_next;
	schedule oHW_h_xored_xored SB iInterrupt_f_interrupt_next;
	schedule oCounter_f_counter_value SB iInterrupt_f_interrupt_next;
	schedule oInterrupt_f_interrupt_value SB iInterrupt_f_interrupt_next;
	schedule os_axil_awready CF os_axil_awready;
	schedule os_axil_awready CF os_axil_wready;
	schedule os_axil_awready CF os_axil_bvalid;
	schedule os_axil_awready CF os_axil_bresp;
	schedule os_axil_awready CF os_axil_arready;
	schedule os_axil_awready CF os_axil_rvalid;
	schedule os_axil_awready CF os_axil_rdata;
	schedule os_axil_awready CF os_axil_rresp;
	schedule os_axil_awready CF oTEST_HW_R_s_rclr_value;
	schedule os_axil_awready CF oTEST_HW_R_s_rset_value;
	schedule os_axil_awready CF oTEST_HW_R_s_singlepulse_value;
	schedule os_axil_awready CF oTEST_HW_R_s_swacc_value;
	schedule os_axil_awready CF oTEST_HW_R_s_swacc_swacc;
	schedule os_axil_awready CF oTEST_HW_R_s_swmod_value;
	schedule os_axil_awready CF oTEST_HW_R_s_swmod_swmod;
	schedule os_axil_awready CF oTEST_HW_R_s_swwe_value;
	schedule os_axil_awready CF oTEST_HW_R_s_swwel_value;
	schedule os_axil_awready CF oTEST_HW_R_s_woclr_value;
	schedule os_axil_awready CF oTEST_HW_R_s_woset_value;
	schedule os_axil_awready CF oTEST_HW_RW_s_rclr_value;
	schedule os_axil_awready CF oTEST_HW_RW_s_rset_value;
	schedule os_axil_awready CF oTEST_HW_RW_s_singlepulse_value;
	schedule os_axil_awready CF oTEST_HW_RW_s_swacc_value;
	schedule os_axil_awready CF oTEST_HW_RW_s_swacc_swacc;
	schedule os_axil_awready CF oTEST_HW_RW_s_swmod_value;
	schedule os_axil_awready CF oTEST_HW_RW_s_swmod_swmod;
	schedule os_axil_awready CF oTEST_HW_RW_s_swwe_value;
	schedule os_axil_awready CF oTEST_HW_RW_s_swwel_value;
	schedule os_axil_awready CF oTEST_HW_RW_s_woclr_value;
	schedule os_axil_awready CF oTEST_HW_RW_s_woset_value;
	schedule os_axil_awready CF oHW_h_anded_value;
	schedule os_axil_awready CF oHW_h_anded_anded;
	schedule os_axil_awready CF oHW_h_clear_value;
	schedule os_axil_awready CF oHW_h_set_value;
	schedule os_axil_awready CF oHW_h_ored_value;
	schedule os_axil_awready CF oHW_h_ored_ored;
	schedule os_axil_awready CF oHW_h_we_value;
	schedule os_axil_awready CF oHW_h_wel_value;
	schedule os_axil_awready CF oHW_h_xored_value;
	schedule os_axil_awready CF oHW_h_xored_xored;
	schedule os_axil_awready CF oCounter_f_counter_value;
	schedule os_axil_awready CF oInterrupt_f_interrupt_value;
	schedule os_axil_wready CF os_axil_wready;
	schedule os_axil_wready CF os_axil_bvalid;
	schedule os_axil_wready CF os_axil_bresp;
	schedule os_axil_wready CF os_axil_arready;
	schedule os_axil_wready CF os_axil_rvalid;
	schedule os_axil_wready CF os_axil_rdata;
	schedule os_axil_wready CF os_axil_rresp;
	schedule os_axil_wready CF oTEST_HW_R_s_rclr_value;
	schedule os_axil_wready CF oTEST_HW_R_s_rset_value;
	schedule os_axil_wready CF oTEST_HW_R_s_singlepulse_value;
	schedule os_axil_wready CF oTEST_HW_R_s_swacc_value;
	schedule os_axil_wready CF oTEST_HW_R_s_swacc_swacc;
	schedule os_axil_wready CF oTEST_HW_R_s_swmod_value;
	schedule os_axil_wready CF oTEST_HW_R_s_swmod_swmod;
	schedule os_axil_wready CF oTEST_HW_R_s_swwe_value;
	schedule os_axil_wready CF oTEST_HW_R_s_swwel_value;
	schedule os_axil_wready CF oTEST_HW_R_s_woclr_value;
	schedule os_axil_wready CF oTEST_HW_R_s_woset_value;
	schedule os_axil_wready CF oTEST_HW_RW_s_rclr_value;
	schedule os_axil_wready CF oTEST_HW_RW_s_rset_value;
	schedule os_axil_wready CF oTEST_HW_RW_s_singlepulse_value;
	schedule os_axil_wready CF oTEST_HW_RW_s_swacc_value;
	schedule os_axil_wready CF oTEST_HW_RW_s_swacc_swacc;
	schedule os_axil_wready CF oTEST_HW_RW_s_swmod_value;
	schedule os_axil_wready CF oTEST_HW_RW_s_swmod_swmod;
	schedule os_axil_wready CF oTEST_HW_RW_s_swwe_value;
	schedule os_axil_wready CF oTEST_HW_RW_s_swwel_value;
	schedule os_axil_wready CF oTEST_HW_RW_s_woclr_value;
	schedule os_axil_wready CF oTEST_HW_RW_s_woset_value;
	schedule os_axil_wready CF oHW_h_anded_value;
	schedule os_axil_wready CF oHW_h_anded_anded;
	schedule os_axil_wready CF oHW_h_clear_value;
	schedule os_axil_wready CF oHW_h_set_value;
	schedule os_axil_wready CF oHW_h_ored_value;
	schedule os_axil_wready CF oHW_h_ored_ored;
	schedule os_axil_wready CF oHW_h_we_value;
	schedule os_axil_wready CF oHW_h_wel_value;
	schedule os_axil_wready CF oHW_h_xored_value;
	schedule os_axil_wready CF oHW_h_xored_xored;
	schedule os_axil_wready CF oCounter_f_counter_value;
	schedule os_axil_wready CF oInterrupt_f_interrupt_value;
	schedule os_axil_bvalid CF os_axil_bvalid;
	schedule os_axil_bvalid CF os_axil_bresp;
	schedule os_axil_bvalid CF os_axil_arready;
	schedule os_axil_bvalid CF os_axil_rvalid;
	schedule os_axil_bvalid CF os_axil_rdata;
	schedule os_axil_bvalid CF os_axil_rresp;
	schedule os_axil_bvalid CF oTEST_HW_R_s_rclr_value;
	schedule os_axil_bvalid CF oTEST_HW_R_s_rset_value;
	schedule os_axil_bvalid CF oTEST_HW_R_s_singlepulse_value;
	schedule os_axil_bvalid CF oTEST_HW_R_s_swacc_value;
	schedule os_axil_bvalid CF oTEST_HW_R_s_swacc_swacc;
	schedule os_axil_bvalid CF oTEST_HW_R_s_swmod_value;
	schedule os_axil_bvalid CF oTEST_HW_R_s_swmod_swmod;
	schedule os_axil_bvalid CF oTEST_HW_R_s_swwe_value;
	schedule os_axil_bvalid CF oTEST_HW_R_s_swwel_value;
	schedule os_axil_bvalid CF oTEST_HW_R_s_woclr_value;
	schedule os_axil_bvalid CF oTEST_HW_R_s_woset_value;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_rclr_value;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_rset_value;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_singlepulse_value;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_swacc_value;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_swacc_swacc;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_swmod_value;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_swmod_swmod;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_swwe_value;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_swwel_value;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_woclr_value;
	schedule os_axil_bvalid CF oTEST_HW_RW_s_woset_value;
	schedule os_axil_bvalid CF oHW_h_anded_value;
	schedule os_axil_bvalid CF oHW_h_anded_anded;
	schedule os_axil_bvalid CF oHW_h_clear_value;
	schedule os_axil_bvalid CF oHW_h_set_value;
	schedule os_axil_bvalid CF oHW_h_ored_value;
	schedule os_axil_bvalid CF oHW_h_ored_ored;
	schedule os_axil_bvalid CF oHW_h_we_value;
	schedule os_axil_bvalid CF oHW_h_wel_value;
	schedule os_axil_bvalid CF oHW_h_xored_value;
	schedule os_axil_bvalid CF oHW_h_xored_xored;
	schedule os_axil_bvalid CF oCounter_f_counter_value;
	schedule os_axil_bvalid CF oInterrupt_f_interrupt_value;
	schedule os_axil_bresp CF os_axil_bresp;
	schedule os_axil_bresp CF os_axil_arready;
	schedule os_axil_bresp CF os_axil_rvalid;
	schedule os_axil_bresp CF os_axil_rdata;
	schedule os_axil_bresp CF os_axil_rresp;
	schedule os_axil_bresp CF oTEST_HW_R_s_rclr_value;
	schedule os_axil_bresp CF oTEST_HW_R_s_rset_value;
	schedule os_axil_bresp CF oTEST_HW_R_s_singlepulse_value;
	schedule os_axil_bresp CF oTEST_HW_R_s_swacc_value;
	schedule os_axil_bresp CF oTEST_HW_R_s_swacc_swacc;
	schedule os_axil_bresp CF oTEST_HW_R_s_swmod_value;
	schedule os_axil_bresp CF oTEST_HW_R_s_swmod_swmod;
	schedule os_axil_bresp CF oTEST_HW_R_s_swwe_value;
	schedule os_axil_bresp CF oTEST_HW_R_s_swwel_value;
	schedule os_axil_bresp CF oTEST_HW_R_s_woclr_value;
	schedule os_axil_bresp CF oTEST_HW_R_s_woset_value;
	schedule os_axil_bresp CF oTEST_HW_RW_s_rclr_value;
	schedule os_axil_bresp CF oTEST_HW_RW_s_rset_value;
	schedule os_axil_bresp CF oTEST_HW_RW_s_singlepulse_value;
	schedule os_axil_bresp CF oTEST_HW_RW_s_swacc_value;
	schedule os_axil_bresp CF oTEST_HW_RW_s_swacc_swacc;
	schedule os_axil_bresp CF oTEST_HW_RW_s_swmod_value;
	schedule os_axil_bresp CF oTEST_HW_RW_s_swmod_swmod;
	schedule os_axil_bresp CF oTEST_HW_RW_s_swwe_value;
	schedule os_axil_bresp CF oTEST_HW_RW_s_swwel_value;
	schedule os_axil_bresp CF oTEST_HW_RW_s_woclr_value;
	schedule os_axil_bresp CF oTEST_HW_RW_s_woset_value;
	schedule os_axil_bresp CF oHW_h_anded_value;
	schedule os_axil_bresp CF oHW_h_anded_anded;
	schedule os_axil_bresp CF oHW_h_clear_value;
	schedule os_axil_bresp CF oHW_h_set_value;
	schedule os_axil_bresp CF oHW_h_ored_value;
	schedule os_axil_bresp CF oHW_h_ored_ored;
	schedule os_axil_bresp CF oHW_h_we_value;
	schedule os_axil_bresp CF oHW_h_wel_value;
	schedule os_axil_bresp CF oHW_h_xored_value;
	schedule os_axil_bresp CF oHW_h_xored_xored;
	schedule os_axil_bresp CF oCounter_f_counter_value;
	schedule os_axil_bresp CF oInterrupt_f_interrupt_value;
	schedule os_axil_arready CF os_axil_arready;
	schedule os_axil_arready CF os_axil_rvalid;
	schedule os_axil_arready CF os_axil_rdata;
	schedule os_axil_arready CF os_axil_rresp;
	schedule os_axil_arready CF oTEST_HW_R_s_rclr_value;
	schedule os_axil_arready CF oTEST_HW_R_s_rset_value;
	schedule os_axil_arready CF oTEST_HW_R_s_singlepulse_value;
	schedule os_axil_arready CF oTEST_HW_R_s_swacc_value;
	schedule os_axil_arready CF oTEST_HW_R_s_swacc_swacc;
	schedule os_axil_arready CF oTEST_HW_R_s_swmod_value;
	schedule os_axil_arready CF oTEST_HW_R_s_swmod_swmod;
	schedule os_axil_arready CF oTEST_HW_R_s_swwe_value;
	schedule os_axil_arready CF oTEST_HW_R_s_swwel_value;
	schedule os_axil_arready CF oTEST_HW_R_s_woclr_value;
	schedule os_axil_arready CF oTEST_HW_R_s_woset_value;
	schedule os_axil_arready CF oTEST_HW_RW_s_rclr_value;
	schedule os_axil_arready CF oTEST_HW_RW_s_rset_value;
	schedule os_axil_arready CF oTEST_HW_RW_s_singlepulse_value;
	schedule os_axil_arready CF oTEST_HW_RW_s_swacc_value;
	schedule os_axil_arready CF oTEST_HW_RW_s_swacc_swacc;
	schedule os_axil_arready CF oTEST_HW_RW_s_swmod_value;
	schedule os_axil_arready CF oTEST_HW_RW_s_swmod_swmod;
	schedule os_axil_arready CF oTEST_HW_RW_s_swwe_value;
	schedule os_axil_arready CF oTEST_HW_RW_s_swwel_value;
	schedule os_axil_arready CF oTEST_HW_RW_s_woclr_value;
	schedule os_axil_arready CF oTEST_HW_RW_s_woset_value;
	schedule os_axil_arready CF oHW_h_anded_value;
	schedule os_axil_arready CF oHW_h_anded_anded;
	schedule os_axil_arready CF oHW_h_clear_value;
	schedule os_axil_arready CF oHW_h_set_value;
	schedule os_axil_arready CF oHW_h_ored_value;
	schedule os_axil_arready CF oHW_h_ored_ored;
	schedule os_axil_arready CF oHW_h_we_value;
	schedule os_axil_arready CF oHW_h_wel_value;
	schedule os_axil_arready CF oHW_h_xored_value;
	schedule os_axil_arready CF oHW_h_xored_xored;
	schedule os_axil_arready CF oCounter_f_counter_value;
	schedule os_axil_arready CF oInterrupt_f_interrupt_value;
	schedule os_axil_rvalid CF os_axil_rvalid;
	schedule os_axil_rvalid CF os_axil_rdata;
	schedule os_axil_rvalid CF os_axil_rresp;
	schedule os_axil_rvalid CF oTEST_HW_R_s_rclr_value;
	schedule os_axil_rvalid CF oTEST_HW_R_s_rset_value;
	schedule os_axil_rvalid CF oTEST_HW_R_s_singlepulse_value;
	schedule os_axil_rvalid CF oTEST_HW_R_s_swacc_value;
	schedule os_axil_rvalid CF oTEST_HW_R_s_swacc_swacc;
	schedule os_axil_rvalid CF oTEST_HW_R_s_swmod_value;
	schedule os_axil_rvalid CF oTEST_HW_R_s_swmod_swmod;
	schedule os_axil_rvalid CF oTEST_HW_R_s_swwe_value;
	schedule os_axil_rvalid CF oTEST_HW_R_s_swwel_value;
	schedule os_axil_rvalid CF oTEST_HW_R_s_woclr_value;
	schedule os_axil_rvalid CF oTEST_HW_R_s_woset_value;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_rclr_value;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_rset_value;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_singlepulse_value;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_swacc_value;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_swacc_swacc;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_swmod_value;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_swmod_swmod;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_swwe_value;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_swwel_value;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_woclr_value;
	schedule os_axil_rvalid CF oTEST_HW_RW_s_woset_value;
	schedule os_axil_rvalid CF oHW_h_anded_value;
	schedule os_axil_rvalid CF oHW_h_anded_anded;
	schedule os_axil_rvalid CF oHW_h_clear_value;
	schedule os_axil_rvalid CF oHW_h_set_value;
	schedule os_axil_rvalid CF oHW_h_ored_value;
	schedule os_axil_rvalid CF oHW_h_ored_ored;
	schedule os_axil_rvalid CF oHW_h_we_value;
	schedule os_axil_rvalid CF oHW_h_wel_value;
	schedule os_axil_rvalid CF oHW_h_xored_value;
	schedule os_axil_rvalid CF oHW_h_xored_xored;
	schedule os_axil_rvalid CF oCounter_f_counter_value;
	schedule os_axil_rvalid CF oInterrupt_f_interrupt_value;
	schedule os_axil_rdata CF os_axil_rdata;
	schedule os_axil_rdata CF os_axil_rresp;
	schedule os_axil_rdata CF oTEST_HW_R_s_rclr_value;
	schedule os_axil_rdata CF oTEST_HW_R_s_rset_value;
	schedule os_axil_rdata CF oTEST_HW_R_s_singlepulse_value;
	schedule os_axil_rdata CF oTEST_HW_R_s_swacc_value;
	schedule os_axil_rdata CF oTEST_HW_R_s_swacc_swacc;
	schedule os_axil_rdata CF oTEST_HW_R_s_swmod_value;
	schedule os_axil_rdata CF oTEST_HW_R_s_swmod_swmod;
	schedule os_axil_rdata CF oTEST_HW_R_s_swwe_value;
	schedule os_axil_rdata CF oTEST_HW_R_s_swwel_value;
	schedule os_axil_rdata CF oTEST_HW_R_s_woclr_value;
	schedule os_axil_rdata CF oTEST_HW_R_s_woset_value;
	schedule os_axil_rdata CF oTEST_HW_RW_s_rclr_value;
	schedule os_axil_rdata CF oTEST_HW_RW_s_rset_value;
	schedule os_axil_rdata CF oTEST_HW_RW_s_singlepulse_value;
	schedule os_axil_rdata CF oTEST_HW_RW_s_swacc_value;
	schedule os_axil_rdata CF oTEST_HW_RW_s_swacc_swacc;
	schedule os_axil_rdata CF oTEST_HW_RW_s_swmod_value;
	schedule os_axil_rdata CF oTEST_HW_RW_s_swmod_swmod;
	schedule os_axil_rdata CF oTEST_HW_RW_s_swwe_value;
	schedule os_axil_rdata CF oTEST_HW_RW_s_swwel_value;
	schedule os_axil_rdata CF oTEST_HW_RW_s_woclr_value;
	schedule os_axil_rdata CF oTEST_HW_RW_s_woset_value;
	schedule os_axil_rdata CF oHW_h_anded_value;
	schedule os_axil_rdata CF oHW_h_anded_anded;
	schedule os_axil_rdata CF oHW_h_clear_value;
	schedule os_axil_rdata CF oHW_h_set_value;
	schedule os_axil_rdata CF oHW_h_ored_value;
	schedule os_axil_rdata CF oHW_h_ored_ored;
	schedule os_axil_rdata CF oHW_h_we_value;
	schedule os_axil_rdata CF oHW_h_wel_value;
	schedule os_axil_rdata CF oHW_h_xored_value;
	schedule os_axil_rdata CF oHW_h_xored_xored;
	schedule os_axil_rdata CF oCounter_f_counter_value;
	schedule os_axil_rdata CF oInterrupt_f_interrupt_value;
	schedule os_axil_rresp CF os_axil_rresp;
	schedule os_axil_rresp CF oTEST_HW_R_s_rclr_value;
	schedule os_axil_rresp CF oTEST_HW_R_s_rset_value;
	schedule os_axil_rresp CF oTEST_HW_R_s_singlepulse_value;
	schedule os_axil_rresp CF oTEST_HW_R_s_swacc_value;
	schedule os_axil_rresp CF oTEST_HW_R_s_swacc_swacc;
	schedule os_axil_rresp CF oTEST_HW_R_s_swmod_value;
	schedule os_axil_rresp CF oTEST_HW_R_s_swmod_swmod;
	schedule os_axil_rresp CF oTEST_HW_R_s_swwe_value;
	schedule os_axil_rresp CF oTEST_HW_R_s_swwel_value;
	schedule os_axil_rresp CF oTEST_HW_R_s_woclr_value;
	schedule os_axil_rresp CF oTEST_HW_R_s_woset_value;
	schedule os_axil_rresp CF oTEST_HW_RW_s_rclr_value;
	schedule os_axil_rresp CF oTEST_HW_RW_s_rset_value;
	schedule os_axil_rresp CF oTEST_HW_RW_s_singlepulse_value;
	schedule os_axil_rresp CF oTEST_HW_RW_s_swacc_value;
	schedule os_axil_rresp CF oTEST_HW_RW_s_swacc_swacc;
	schedule os_axil_rresp CF oTEST_HW_RW_s_swmod_value;
	schedule os_axil_rresp CF oTEST_HW_RW_s_swmod_swmod;
	schedule os_axil_rresp CF oTEST_HW_RW_s_swwe_value;
	schedule os_axil_rresp CF oTEST_HW_RW_s_swwel_value;
	schedule os_axil_rresp CF oTEST_HW_RW_s_woclr_value;
	schedule os_axil_rresp CF oTEST_HW_RW_s_woset_value;
	schedule os_axil_rresp CF oHW_h_anded_value;
	schedule os_axil_rresp CF oHW_h_anded_anded;
	schedule os_axil_rresp CF oHW_h_clear_value;
	schedule os_axil_rresp CF oHW_h_set_value;
	schedule os_axil_rresp CF oHW_h_ored_value;
	schedule os_axil_rresp CF oHW_h_ored_ored;
	schedule os_axil_rresp CF oHW_h_we_value;
	schedule os_axil_rresp CF oHW_h_wel_value;
	schedule os_axil_rresp CF oHW_h_xored_value;
	schedule os_axil_rresp CF oHW_h_xored_xored;
	schedule os_axil_rresp CF oCounter_f_counter_value;
	schedule os_axil_rresp CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_rclr_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_rset_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_singlepulse_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_swacc_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_swacc_swacc;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_swmod_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_swmod_swmod;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_swwe_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_swwel_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_rclr_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_set_value;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_we_value;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_rclr_value CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_rclr_value CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_rclr_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_rset_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_singlepulse_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_swacc_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_swacc_swacc;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_swmod_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_swmod_swmod;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_swwe_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_swwel_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_rset_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_set_value;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_we_value;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_rset_value CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_rset_value CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_rset_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_R_s_singlepulse_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_R_s_swacc_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_R_s_swacc_swacc;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_R_s_swmod_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_R_s_swmod_swmod;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_R_s_swwe_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_R_s_swwel_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_set_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_we_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_singlepulse_value CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_singlepulse_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_R_s_swacc_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_R_s_swacc_swacc;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_R_s_swmod_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_R_s_swmod_swmod;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_R_s_swwe_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_R_s_swwel_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_swacc_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_set_value;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_we_value;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_swacc_value CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_swacc_value CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_swacc_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_R_s_swacc_swacc;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_R_s_swmod_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_R_s_swmod_swmod;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_R_s_swwe_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_R_s_swwel_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_set_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_we_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_swacc_swacc CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_swacc_swacc CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_R_s_swmod_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_R_s_swmod_swmod;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_R_s_swwe_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_R_s_swwel_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_swmod_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_set_value;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_we_value;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_swmod_value CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_swmod_value CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_swmod_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_R_s_swmod_swmod;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_R_s_swwe_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_R_s_swwel_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_set_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_we_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_swmod_swmod CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_swmod_swmod CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_R_s_swwe_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_R_s_swwel_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_swwe_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_set_value;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_we_value;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_swwe_value CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_swwe_value CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_swwe_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_R_s_swwel_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_swwel_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_set_value;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_we_value;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_swwel_value CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_swwel_value CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_swwel_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_R_s_woclr_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_woclr_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_set_value;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_we_value;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_woclr_value CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_woclr_value CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_woclr_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_R_s_woset_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_R_s_woset_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_anded_value;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_anded_anded;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_clear_value;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_set_value;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_ored_value;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_ored_ored;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_we_value;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_wel_value;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_xored_value;
	schedule oTEST_HW_R_s_woset_value CF oHW_h_xored_xored;
	schedule oTEST_HW_R_s_woset_value CF oCounter_f_counter_value;
	schedule oTEST_HW_R_s_woset_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_rclr_value;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_rclr_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_rclr_value CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_rclr_value CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_rclr_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_rset_value;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_rset_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_rset_value CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_rset_value CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_rset_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oTEST_HW_RW_s_singlepulse_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_RW_s_singlepulse_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_RW_s_singlepulse_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_singlepulse_value CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_singlepulse_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_swacc_value CF oTEST_HW_RW_s_swacc_value;
	schedule oTEST_HW_RW_s_swacc_value CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_RW_s_swacc_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_RW_s_swacc_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_RW_s_swacc_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_RW_s_swacc_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_RW_s_swacc_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_swacc_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_swacc_value CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_swacc_value CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_swacc_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oTEST_HW_RW_s_swacc_swacc;
	schedule oTEST_HW_RW_s_swacc_swacc CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_RW_s_swacc_swacc CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_swacc_swacc CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_swacc_swacc CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_swmod_value CF oTEST_HW_RW_s_swmod_value;
	schedule oTEST_HW_RW_s_swmod_value CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_RW_s_swmod_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_RW_s_swmod_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_RW_s_swmod_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_swmod_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_swmod_value CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_swmod_value CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_swmod_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oTEST_HW_RW_s_swmod_swmod;
	schedule oTEST_HW_RW_s_swmod_swmod CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_swmod_swmod CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_swmod_swmod CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_swwe_value CF oTEST_HW_RW_s_swwe_value;
	schedule oTEST_HW_RW_s_swwe_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_RW_s_swwe_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_swwe_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_swwe_value CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_swwe_value CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_swwe_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_swwel_value CF oTEST_HW_RW_s_swwel_value;
	schedule oTEST_HW_RW_s_swwel_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_swwel_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_swwel_value CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_swwel_value CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_swwel_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_woclr_value CF oTEST_HW_RW_s_woclr_value;
	schedule oTEST_HW_RW_s_woclr_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_woclr_value CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_woclr_value CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_woclr_value CF oInterrupt_f_interrupt_value;
	schedule oTEST_HW_RW_s_woset_value CF oTEST_HW_RW_s_woset_value;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_anded_value;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_anded_anded;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_clear_value;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_set_value;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_ored_value;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_ored_ored;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_we_value;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_wel_value;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_xored_value;
	schedule oTEST_HW_RW_s_woset_value CF oHW_h_xored_xored;
	schedule oTEST_HW_RW_s_woset_value CF oCounter_f_counter_value;
	schedule oTEST_HW_RW_s_woset_value CF oInterrupt_f_interrupt_value;
	schedule oHW_h_anded_value CF oHW_h_anded_value;
	schedule oHW_h_anded_value CF oHW_h_anded_anded;
	schedule oHW_h_anded_value CF oHW_h_clear_value;
	schedule oHW_h_anded_value CF oHW_h_set_value;
	schedule oHW_h_anded_value CF oHW_h_ored_value;
	schedule oHW_h_anded_value CF oHW_h_ored_ored;
	schedule oHW_h_anded_value CF oHW_h_we_value;
	schedule oHW_h_anded_value CF oHW_h_wel_value;
	schedule oHW_h_anded_value CF oHW_h_xored_value;
	schedule oHW_h_anded_value CF oHW_h_xored_xored;
	schedule oHW_h_anded_value CF oCounter_f_counter_value;
	schedule oHW_h_anded_value CF oInterrupt_f_interrupt_value;
	schedule oHW_h_anded_anded CF oHW_h_anded_anded;
	schedule oHW_h_anded_anded CF oHW_h_clear_value;
	schedule oHW_h_anded_anded CF oHW_h_set_value;
	schedule oHW_h_anded_anded CF oHW_h_ored_value;
	schedule oHW_h_anded_anded CF oHW_h_ored_ored;
	schedule oHW_h_anded_anded CF oHW_h_we_value;
	schedule oHW_h_anded_anded CF oHW_h_wel_value;
	schedule oHW_h_anded_anded CF oHW_h_xored_value;
	schedule oHW_h_anded_anded CF oHW_h_xored_xored;
	schedule oHW_h_anded_anded CF oCounter_f_counter_value;
	schedule oHW_h_anded_anded CF oInterrupt_f_interrupt_value;
	schedule oHW_h_clear_value CF oHW_h_clear_value;
	schedule oHW_h_clear_value CF oHW_h_set_value;
	schedule oHW_h_clear_value CF oHW_h_ored_value;
	schedule oHW_h_clear_value CF oHW_h_ored_ored;
	schedule oHW_h_clear_value CF oHW_h_we_value;
	schedule oHW_h_clear_value CF oHW_h_wel_value;
	schedule oHW_h_clear_value CF oHW_h_xored_value;
	schedule oHW_h_clear_value CF oHW_h_xored_xored;
	schedule oHW_h_clear_value CF oCounter_f_counter_value;
	schedule oHW_h_clear_value CF oInterrupt_f_interrupt_value;
	schedule oHW_h_set_value CF oHW_h_set_value;
	schedule oHW_h_set_value CF oHW_h_ored_value;
	schedule oHW_h_set_value CF oHW_h_ored_ored;
	schedule oHW_h_set_value CF oHW_h_we_value;
	schedule oHW_h_set_value CF oHW_h_wel_value;
	schedule oHW_h_set_value CF oHW_h_xored_value;
	schedule oHW_h_set_value CF oHW_h_xored_xored;
	schedule oHW_h_set_value CF oCounter_f_counter_value;
	schedule oHW_h_set_value CF oInterrupt_f_interrupt_value;
	schedule oHW_h_ored_value CF oHW_h_ored_value;
	schedule oHW_h_ored_value CF oHW_h_ored_ored;
	schedule oHW_h_ored_value CF oHW_h_we_value;
	schedule oHW_h_ored_value CF oHW_h_wel_value;
	schedule oHW_h_ored_value CF oHW_h_xored_value;
	schedule oHW_h_ored_value CF oHW_h_xored_xored;
	schedule oHW_h_ored_value CF oCounter_f_counter_value;
	schedule oHW_h_ored_value CF oInterrupt_f_interrupt_value;
	schedule oHW_h_ored_ored CF oHW_h_ored_ored;
	schedule oHW_h_ored_ored CF oHW_h_we_value;
	schedule oHW_h_ored_ored CF oHW_h_wel_value;
	schedule oHW_h_ored_ored CF oHW_h_xored_value;
	schedule oHW_h_ored_ored CF oHW_h_xored_xored;
	schedule oHW_h_ored_ored CF oCounter_f_counter_value;
	schedule oHW_h_ored_ored CF oInterrupt_f_interrupt_value;
	schedule oHW_h_we_value CF oHW_h_we_value;
	schedule oHW_h_we_value CF oHW_h_wel_value;
	schedule oHW_h_we_value CF oHW_h_xored_value;
	schedule oHW_h_we_value CF oHW_h_xored_xored;
	schedule oHW_h_we_value CF oCounter_f_counter_value;
	schedule oHW_h_we_value CF oInterrupt_f_interrupt_value;
	schedule oHW_h_wel_value CF oHW_h_wel_value;
	schedule oHW_h_wel_value CF oHW_h_xored_value;
	schedule oHW_h_wel_value CF oHW_h_xored_xored;
	schedule oHW_h_wel_value CF oCounter_f_counter_value;
	schedule oHW_h_wel_value CF oInterrupt_f_interrupt_value;
	schedule oHW_h_xored_value CF oHW_h_xored_value;
	schedule oHW_h_xored_value CF oHW_h_xored_xored;
	schedule oHW_h_xored_value CF oCounter_f_counter_value;
	schedule oHW_h_xored_value CF oInterrupt_f_interrupt_value;
	schedule oHW_h_xored_xored CF oHW_h_xored_xored;
	schedule oHW_h_xored_xored CF oCounter_f_counter_value;
	schedule oHW_h_xored_xored CF oInterrupt_f_interrupt_value;
	schedule oCounter_f_counter_value CF oCounter_f_counter_value;
	schedule oCounter_f_counter_value CF oInterrupt_f_interrupt_value;
	schedule oInterrupt_f_interrupt_value CF oInterrupt_f_interrupt_value;
endmodule

interface CSRFoo;
	interface AXI4_Lite_Slave_IFC#(5, 32, 0) axil;
	method action hwin(Foo_Write in);
	method Foo_Read hwout;
endinterface
endinterface
module mkCSRFoo(CSRFoo);

	F f<- mkFoo_Reg();
endmodule
'''
