INFO:sim:172 - Generating IP...
Resolving generics for 'sumres_16bs'...
Applying external generics to 'sumres_16bs'...
Delivering associated files for 'sumres_16bs'...
Generating implementation netlist for 'sumres_16bs'...
INFO:sim - Pre-processing HDL files for 'sumres_16bs'...
Running synthesis for 'sumres_16bs'
Running ngcbuild...
Writing VHO instantiation template for 'sumres_16bs'...
Writing VHDL behavioral simulation model for 'sumres_16bs'...
Delivered 3 files into directory
Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs
Delivered 1 file into directory
Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sumres_16bs'...
Generating metadata file...
Regenerating ISE project file for 'sumres_16bs'...
Generating ISE project...
XCO file found: sumres_16bs.xco
XMDF file found: sumres_16bs_xmdf.tcl
Adding Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs.asy -view all
-origin_type imported
Adding Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs.ngc -view all
-origin_type created
Checking file "Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs.ngc" for
project device match ...
File "Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs.ngc" device
information matches project device.
Adding Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs.sym -view all
-origin_type imported
Adding Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding Z:/ssee_prac3_rl_2022/ipcore_dir/tmp/_cg/sumres_16bs.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sumres_16bs"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sumres_16bs'.
