EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 *:C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Q_NMOS_DGS
#
DEF Device_Q_NMOS_DGS Q 0 0 Y N 1 F N
F0 "Q" 200 50 50 H V L CNN
F1 "Device_Q_NMOS_DGS" 200 -50 50 H V L CNN
F2 "" 200 100 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 65 0 111 0 1 10 N
C 100 -70 11 0 1 0 F
C 100 70 11 0 1 0 F
P 2 0 1 0 2 0 10 0 N
P 2 0 1 0 30 -70 100 -70 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 0 30 0 100 0 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 0 30 70 100 70 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 -70 100 -100 N
P 2 0 1 0 100 -70 100 0 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 10 10 75 10 -75 10 -75 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 100 -70 130 -70 130 70 100 70 N
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X D 1 100 200 100 D 50 50 1 1 P
X G 2 -200 0 200 R 50 50 1 1 I
X S 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 *:R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# KLIB_Connector_IDC_IDC_02X03
#
DEF KLIB_Connector_IDC_IDC_02X03 J 0 50 Y N 1 F N
F0 "J" -150 225 50 H V L CNN
F1 "KLIB_Connector_IDC_IDC_02X03" 0 -225 50 H V C CNN
F2 "Connectors:IDC_Header_Straight_6pins" 550 0 50 V I C CNN
F3 "" 500 0 50 V I C CNN
$FPLIST
 *IDC*
 *Header*
$ENDFPLIST
DRAW
S -150 175 150 -175 0 1 10 f
S -100 -75 -50 -125 0 1 0 F
S -100 25 -50 -25 0 1 0 F
S -100 125 -50 75 0 1 0 F
S 50 -75 100 -125 0 1 0 F
S 50 25 100 -25 0 1 0 F
S 50 125 100 75 0 1 0 F
P 4 0 1 0 -150 -75 -125 -75 -125 75 -150 75 N
X ~ 1 -300 100 150 R 50 50 1 1 P
X ~ 2 300 100 150 L 50 50 1 1 P
X ~ 3 -300 0 150 R 50 50 1 1 P
X ~ 4 300 0 150 L 50 50 1 1 P
X ~ 5 -300 -100 150 R 50 50 1 1 P
X ~ 6 300 -100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# KLIB_Connector_Prog_SWD_01X04
#
DEF KLIB_Connector_Prog_SWD_01X04 J 0 40 Y Y 1 F N
F0 "J" -250 350 50 H V L CNN
F1 "KLIB_Connector_Prog_SWD_01X04" -50 -300 50 H V C CNN
F2 "Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical" -50 -400 50 H I C CNN
F3 "" 400 400 50 H I C CNN
$FPLIST
 *Header*
$ENDFPLIST
DRAW
S 100 -200 -250 300 0 1 10 f
X GND 1 200 -100 100 L 50 50 1 1 W
X ~RST 2 200 0 100 L 50 50 1 1 I
X SWCLK 3 200 100 100 L 50 50 1 1 I
X SWDIO 4 200 200 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# KLIB_Display_RC1602B
#
DEF KLIB_Display_RC1602B U 0 40 Y Y 1 F N
F0 "U" 100 800 50 H V L CNN
F1 "KLIB_Display_RC1602B" 100 700 50 H V L CNN
F2 "Display:RC1602A" 350 -700 50 H I C CNN
F3 "" 100 -200 50 H I C CNN
$FPLIST
 *RC1602A*
$ENDFPLIST
DRAW
S -300 600 300 -600 0 1 10 f
X VSS 1 0 -700 100 U 50 50 1 1 W
X DB3 10 -400 200 100 R 50 50 1 1 B
X DB4 11 -400 100 100 R 50 50 1 1 B
X DB5 12 -400 0 100 R 50 50 1 1 B
X DB6 13 -400 -100 100 R 50 50 1 1 B
X DB7 14 -400 -200 100 R 50 50 1 1 B
X A/VEE 15 400 -100 100 L 50 50 1 1 w
X K 16 400 -400 100 L 50 50 1 1 W
X VDD 2 0 700 100 D 50 50 1 1 W
X VO 3 400 300 100 L 50 50 1 1 W
X RS 4 -400 -400 100 R 50 50 1 1 I
X R/~W 5 -400 -500 100 R 50 50 1 1 I
X E 6 -400 -300 100 R 50 50 1 1 I
X DB0 7 -400 500 100 R 50 50 1 1 B
X DB1 8 -400 400 100 R 50 50 1 1 B
X DB2 9 -400 300 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# KLIB_Logic_74AHC1G08
#
DEF KLIB_Logic_74AHC1G08 U 0 40 Y Y 1 F N
F0 "U" 250 350 50 H V L CNN
F1 "KLIB_Logic_74AHC1G08" 250 250 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-23-5" 750 -300 50 H I C CNN
F3 "" -50 -350 50 H I C CNN
$FPLIST
 *SOT*
$ENDFPLIST
DRAW
A 100 0 200 -899 899 1 1 10 f 100 -200 100 200
P 4 0 1 10 100 200 -300 200 -300 -200 100 -200 f
X A 1 -400 100 100 R 50 50 1 1 I
X B 2 -400 -100 100 R 50 50 1 1 I
X GND 3 0 -300 100 U 50 50 1 1 W
X Y 4 400 0 100 L 50 50 1 1 O
X VCC 5 0 300 100 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
# KLIB_Mechanical_Bolt
#
DEF KLIB_Mechanical_Bolt H 0 0 N N 1 F N
F0 "H" 100 50 50 H V L CNN
F1 "KLIB_Mechanical_Bolt" 100 -50 50 H V L CNN
F2 "KLIB_Mechanical:Bolt_M3" 100 -150 50 H I L CNN
F3 "" 125 -75 50 H I C CNN
$FPLIST
 *Bolt*
$ENDFPLIST
DRAW
P 2 1 1 0 -25 -50 25 0 N
P 2 1 1 0 -25 -25 25 25 N
P 2 1 1 0 -25 0 25 50 N
P 2 1 1 0 -25 25 25 75 N
P 2 1 1 10 -25 75 25 75 N
P 2 1 1 0 0 -50 25 -25 N
P 2 1 1 0 0 75 -25 50 N
P 9 1 1 10 -25 75 -75 75 -75 100 75 100 75 75 25 75 25 -50 -25 -50 -25 75 N
ENDDRAW
ENDDEF
#
# KLIB_Power_+3V3
#
DEF KLIB_Power_+3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -300 50 H I C CNN
F1 "KLIB_Power_+3V3" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -50 100 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 50 100 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# KLIB_Power_GND
#
DEF KLIB_Power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -200 50 H I C CNN
F1 "KLIB_Power_GND" 0 -140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -36 -68 36 -68 N
P 2 0 1 0 -22 -84 22 -84 N
P 2 0 1 0 -10 -100 10 -100 N
P 2 0 1 0 0 -50 0 0 N
P 2 0 1 0 50 -50 -50 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# KLIB_Power_PWR_FLAG
#
DEF KLIB_Power_PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 75 50 H I C CNN
F1 "KLIB_Power_PWR_FLAG" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N
X pwr 1 0 0 0 U 50 50 0 0 w
ENDDRAW
ENDDEF
#
# MCU_ST_STM32_STM32F042F6Px
#
DEF MCU_ST_STM32_STM32F042F6Px U 0 40 Y Y 1 L N
F0 "U" -2800 925 50 H V L BNN
F1 "MCU_ST_STM32_STM32F042F6Px" 2800 925 50 H V R BNN
F2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" 2800 875 50 H I R TNN
F3 "" 0 0 50 H I C CNN
DRAW
S -2800 -800 2800 900 0 1 10 f
X PB8/CAN_RX/CEC/I2C1_SCL/TIM16_CH1/TSC_SYNC 1 -2900 -500 100 R 50 50 1 1 B
X ADC_IN4/I2S1_WS/SPI1_NSS/TIM14_CH1/TSC_G2_IO1/USART2_CK/USB_OE/PA4 10 2900 200 100 L 50 50 1 1 B
X ADC_IN5/CEC/I2S1_CK/SPI1_SCK/TIM2_CH1/TIM2_ETR/TSC_G2_IO2/PA5 11 2900 100 100 L 50 50 1 1 B
X ADC_IN6/I2S1_MCK/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/TSC_G2_IO3/PA6 12 2900 0 100 L 50 50 1 1 B
X ADC_IN7/I2S1_SD/SPI1_MOSI/TIM14_CH1/TIM17_CH1/TIM1_CH1N/TIM3_CH2/TSC_G2_IO4/PA7 13 2900 -100 100 L 50 50 1 1 B
X PB1/ADC_IN9/TIM14_CH1/TIM1_CH3N/TIM3_CH4/TSC_G3_IO3 14 -2900 -400 100 R 50 50 1 1 B
X VSSA 15 0 -900 100 U 50 50 1 1 W
X VDD 16 -100 1000 100 D 50 50 1 1 W
X I2C1_SCL/TIM1_CH2/TSC_G4_IO1/USART1_TX/CAN_RX/I2C1_SCL/TIM1_CH4/TSC_G4_IO3/USB_DM/PA11/PA9 17 2900 -200 100 L 50 50 1 1 B
X I2C1_SDA/TIM17_BKIN/TIM1_CH3/TSC_G4_IO2/USART1_RX/CAN_TX/TIM1_ETR/TSC_G4_IO4/USB_DP/PA12/PA10 18 2900 -300 100 L 50 50 1 1 B
X IR_OUT/SYS_SWDIO/USB_OE/PA13 19 2900 -400 100 L 50 50 1 1 B
X PF0/CRS_SYNC/I2C1_SDA/RCC_OSC_IN 2 -2900 -100 100 R 50 50 1 1 I
X SYS_SWCLK/USART2_TX/PA14 20 2900 -500 100 L 50 50 1 1 B
X PF1/I2C1_SCL/RCC_OSC_OUT 3 -2900 -200 100 R 50 50 1 1 I
X NRST 4 -2900 600 100 R 50 50 1 1 I
X VDDA 5 0 1000 100 D 50 50 1 1 W
X ADC_IN0/RTC_TAMP2/SYS_WKUP1/TIM2_CH1/TIM2_ETR/TSC_G1_IO1/USART2_CTS/PA0 6 2900 600 100 L 50 50 1 1 B
X ADC_IN1/TIM2_CH2/TSC_G1_IO2/USART2_DE/USART2_RTS/PA1 7 2900 500 100 L 50 50 1 1 B
X ADC_IN2/SYS_WKUP4/TIM2_CH3/TSC_G1_IO3/USART2_TX/PA2 8 2900 400 100 L 50 50 1 1 B
X ADC_IN3/TIM2_CH4/TSC_G1_IO4/USART2_RX/PA3 9 2900 300 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
