
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls3' (Linux_x86_64 version 5.15.0-140-generic) on Mon Jul 21 04:28:47 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.66 seconds. CPU system time: 1.12 seconds. Elapsed time: 11.78 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,498 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 191,931 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63,932 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63,256 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 15, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 3, 15, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 45 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 60.27 seconds. CPU system time: 1.01 seconds. Elapsed time: 67.83 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.73 seconds; current allocated memory: 1.539 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>4'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>'... converting 1261 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>'... converting 841 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' (firmware/hls_dummy.cpp:134:6)...1215 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' (firmware/hls_dummy.cpp:134:6)...810 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.67 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.12 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 15>4' to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,1,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,2,3,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.92 seconds. CPU system time: 0.1 seconds. Elapsed time: 28.21 seconds; current allocated memory: 1.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.15 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 176.14 seconds. CPU system time: 0.17 seconds. Elapsed time: 176.53 seconds; current allocated memory: 1.971 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 49.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 49.97 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.07 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.82 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_14_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 420 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' is 9510 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_14ns_14_1_1': 645 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_14_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 630 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 32.34 seconds. CPU system time: 0.7 seconds. Elapsed time: 33.93 seconds; current allocated memory: 2.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 38.65 seconds. CPU system time: 0.98 seconds. Elapsed time: 40.82 seconds; current allocated memory: 2.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_25_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_26_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_27_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_28_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_29_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_30_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_31_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_32_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_33_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_34_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_35_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_36_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_37_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_38_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_39_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_40_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_41_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_42_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_43_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_44_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.09 seconds. Elapsed time: 19.59 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 37.55 seconds. CPU system time: 0.18 seconds. Elapsed time: 38.01 seconds; current allocated memory: 2.613 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.95 seconds; current allocated memory: 2.664 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 492.71 seconds. CPU system time: 5.07 seconds. Elapsed time: 536.6 seconds; current allocated memory: 1.215 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h8m56s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.176 ; gain = 114.992 ; free physical = 578245 ; free virtual = 672736
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 160890
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2847.633 ; gain = 415.512 ; free physical = 594729 ; free virtual = 689220
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2452]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2453]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2454]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2455]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2456]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2457]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2458]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2459]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2460]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2461]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2462]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2463]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2464]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2465]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2466]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2467]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2468]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2469]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2470]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2471]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2472]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2473]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2474]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2475]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2476]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2477]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2478]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2479]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2480]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2481]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2482]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2483]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2484]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2485]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2486]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2487]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2488]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2489]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2490]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2491]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2492]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2493]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2494]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2495]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2496]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2497]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2498]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2499]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2500]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2501]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2502]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2503]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2504]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2505]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2506]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2507]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2508]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2509]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2510]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2511]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2512]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2513]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2514]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2515]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2516]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2517]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2518]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2519]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2520]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2521]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2522]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2523]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2524]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2525]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2526]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2527]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2528]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2529]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2530]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2531]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2532]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2533]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2534]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2535]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2536]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2537]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2538]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2539]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2540]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2541]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2542]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2543]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2544]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2545]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2546]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2547]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2548]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2549]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2550]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2551]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3397.984 ; gain = 965.863 ; free physical = 579084 ; free virtual = 673581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3397.984 ; gain = 965.863 ; free physical = 591367 ; free virtual = 685864
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 4261.344 ; gain = 1829.223 ; free physical = 666299 ; free virtual = 760807
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 15    
	   4 Input   14 Bit       Adders := 15    
	   3 Input   14 Bit       Adders := 15    
	   3 Input   13 Bit       Adders := 15    
	   3 Input    8 Bit       Adders := 44    
	   2 Input    8 Bit       Adders := 374   
	   7 Input    8 Bit       Adders := 15    
	   9 Input    8 Bit       Adders := 15    
	   4 Input    8 Bit       Adders := 1     
	  11 Input    8 Bit       Adders := 45    
	   2 Input    6 Bit       Adders := 1050  
	   3 Input    6 Bit       Adders := 840   
	   3 Input    5 Bit       Adders := 840   
	   4 Input    5 Bit       Adders := 210   
	   4 Input    4 Bit       Adders := 210   
	   2 Input    4 Bit       Adders := 631   
	   2 Input    2 Bit       Adders := 300   
+---XORs : 
	   2 Input      1 Bit         XORs := 241   
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 3456  
	                5 Bit    Registers := 107   
	                4 Bit    Registers := 618   
	                2 Bit    Registers := 150   
	                1 Bit    Registers := 879   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 1116  
	   2 Input    7 Bit        Muxes := 154   
	   2 Input    6 Bit        Muxes := 315   
	   2 Input    5 Bit        Muxes := 15    
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 153   
	   2 Input    1 Bit        Muxes := 620   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_1377_reg_45195_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:15636]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln191_reg_43836_reg[4] )
INFO: [Synth 8-3886] merging instance 'or_ln134_404_reg_44944_reg[0]' (FDE) to 'or_ln134_418_reg_44960_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_399_reg_48071_reg[0]' (FDE) to 'or_ln134_333_reg_46995_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_394_reg_48016_reg[0]' (FDE) to 'or_ln134_263_reg_45875_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_400_reg_48082_reg[0]' (FDE) to 'or_ln134_347_reg_47219_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_386_reg_47858_reg[0]' (FDE) to 'or_ln134_346_reg_47208_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_355_reg_47377_reg[0]' (FDE) to 'or_ln134_302_reg_46514_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_354_reg_47366_reg[0]' (FDE) to 'or_ln134_288_reg_46290_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_350_reg_47322_reg[0]' (FDE) to 'or_ln134_232_reg_45394_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_356_reg_47388_reg[0]' (FDE) to 'or_ln134_316_reg_46738_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_340_reg_47142_reg[0]' (FDE) to 'or_ln134_287_reg_46279_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_343_reg_47175_reg[0]' (FDE) to 'or_ln134_329_reg_46951_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_339_reg_47131_reg[0]' (FDE) to 'or_ln134_273_reg_46055_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_326_reg_46918_reg[0]' (FDE) to 'or_ln134_286_reg_46268_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_321_reg_46863_reg[0]' (FDE) to 'or_ln134_216_reg_45129_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_322_reg_46874_reg[0]' (FDE) to 'or_ln134_230_reg_45372_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_311_reg_46683_reg[0]' (FDE) to 'or_ln134_271_reg_46033_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_293_reg_46415_reg[0]' (FDE) to 'or_ln134_214_reg_45107_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_297_reg_46459_reg[0]' (FDE) to 'or_ln134_270_reg_46022_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_283_reg_46235_reg[0]' (FDE) to 'or_ln134_269_reg_46011_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_280_reg_46202_reg[0]' (FDE) to 'or_ln134_227_reg_45339_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_265_reg_45967_reg[0]' (FDE) to 'or_ln134_212_reg_45085_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_268_reg_46000_reg[0]' (FDE) to 'or_ln134_254_reg_45776_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_266_reg_45978_reg[0]' (FDE) to 'or_ln134_226_reg_45328_reg[0]'
WARNING: [Synth 8-6014] Unused sequential element tmp_651_reg_111754_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42188]
WARNING: [Synth 8-6014] Unused sequential element tmp_652_reg_111764_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42196]
WARNING: [Synth 8-6014] Unused sequential element tmp_271_reg_108079_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41067]
WARNING: [Synth 8-6014] Unused sequential element tmp_274_reg_108109_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41091]
WARNING: [Synth 8-6014] Unused sequential element tmp_270_reg_108069_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41059]
WARNING: [Synth 8-6014] Unused sequential element tmp_269_reg_108059_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41051]
WARNING: [Synth 8-6014] Unused sequential element tmp_282_reg_108184_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41155]
WARNING: [Synth 8-6014] Unused sequential element tmp_175_reg_107149_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40693]
WARNING: [Synth 8-6014] Unused sequential element tmp_176_reg_107159_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40701]
WARNING: [Synth 8-6014] Unused sequential element tmp_171_reg_107109_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40661]
WARNING: [Synth 8-6014] Unused sequential element tmp_174_reg_107139_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40685]
WARNING: [Synth 8-6014] Unused sequential element tmp_177_reg_107169_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40709]
WARNING: [Synth 8-6014] Unused sequential element tmp_165_reg_107054_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40605]
WARNING: [Synth 8-6014] Unused sequential element tmp_164_reg_107044_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40597]
WARNING: [Synth 8-6014] Unused sequential element tmp_170_reg_107099_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40653]
WARNING: [Synth 8-6014] Unused sequential element tmp_166_reg_107064_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40613]
WARNING: [Synth 8-6014] Unused sequential element tmp_178_reg_107179_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40717]
WARNING: [Synth 8-6014] Unused sequential element tmp_169_reg_107089_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40637]
WARNING: [Synth 8-6014] Unused sequential element tmp_160_reg_107004_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40692]
WARNING: [Synth 8-6014] Unused sequential element tmp_161_reg_107014_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40700]
WARNING: [Synth 8-6014] Unused sequential element tmp_156_reg_106964_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40660]
WARNING: [Synth 8-6014] Unused sequential element tmp_159_reg_106994_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40684]
WARNING: [Synth 8-6014] Unused sequential element tmp_162_reg_107024_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40708]
WARNING: [Synth 8-6014] Unused sequential element tmp_149_reg_106899_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40596]
WARNING: [Synth 8-6014] Unused sequential element tmp_155_reg_106954_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40652]
WARNING: [Synth 8-6014] Unused sequential element tmp_151_reg_106919_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40612]
WARNING: [Synth 8-6014] Unused sequential element tmp_163_reg_107034_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40716]
WARNING: [Synth 8-6014] Unused sequential element tmp_154_reg_106944_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40636]
WARNING: [Synth 8-6014] Unused sequential element tmp_145_reg_106859_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40691]
WARNING: [Synth 8-6014] Unused sequential element tmp_146_reg_106869_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40699]
WARNING: [Synth 8-6014] Unused sequential element tmp_141_reg_106819_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40659]
WARNING: [Synth 8-6014] Unused sequential element tmp_144_reg_106849_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40683]
WARNING: [Synth 8-6014] Unused sequential element tmp_147_reg_106879_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40707]
WARNING: [Synth 8-6014] Unused sequential element tmp_134_reg_106754_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40595]
WARNING: [Synth 8-6014] Unused sequential element tmp_140_reg_106809_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40651]
WARNING: [Synth 8-6014] Unused sequential element tmp_136_reg_106774_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40611]
WARNING: [Synth 8-6014] Unused sequential element tmp_148_reg_106889_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40715]
WARNING: [Synth 8-6014] Unused sequential element tmp_139_reg_106799_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40635]
WARNING: [Synth 8-6014] Unused sequential element tmp_536_reg_110639_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41797]
WARNING: [Synth 8-6014] Unused sequential element tmp_537_reg_110649_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41805]
WARNING: [Synth 8-6014] Unused sequential element tmp_526_reg_110544_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41709]
WARNING: [Synth 8-6014] Unused sequential element tmp_538_reg_110659_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41813]
WARNING: [Synth 8-6014] Unused sequential element tmp_626_reg_111514_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42109]
WARNING: [Synth 8-6014] Unused sequential element tmp_615_reg_111404_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42013]
WARNING: [Synth 8-6014] Unused sequential element tmp_614_reg_111394_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42005]
WARNING: [Synth 8-6014] Unused sequential element tmp_616_reg_111414_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42021]
WARNING: [Synth 8-6014] Unused sequential element tmp_621_reg_111464_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42069]
WARNING: [Synth 8-6014] Unused sequential element tmp_618_reg_111434_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42037]
WARNING: [Synth 8-6014] Unused sequential element tmp_104_reg_106464_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40483]
WARNING: [Synth 8-6014] Unused sequential element tmp_114_reg_106559_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40571]
WARNING: [Synth 8-6014] Unused sequential element tmp_111_reg_106529_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40547]
WARNING: [Synth 8-6014] Unused sequential element tmp_116_reg_106579_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40460]
WARNING: [Synth 8-6014] Unused sequential element tmp_115_reg_106569_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40452]
WARNING: [Synth 8-6014] Unused sequential element tmp_617_reg_111424_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42029]
WARNING: [Synth 8-6014] Unused sequential element tmp_420_reg_109519_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41420]
WARNING: [Synth 8-6014] Unused sequential element tmp_419_reg_109509_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41412]
WARNING: [Synth 8-6014] Unused sequential element tmp_609_reg_111349_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42092]
WARNING: [Synth 8-6014] Unused sequential element tmp_610_reg_111359_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42100]
WARNING: [Synth 8-6014] Unused sequential element tmp_611_reg_111369_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42108]
WARNING: [Synth 8-6014] Unused sequential element tmp_600_reg_111259_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42012]
WARNING: [Synth 8-6014] Unused sequential element tmp_599_reg_111249_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42004]
WARNING: [Synth 8-6014] Unused sequential element tmp_604_reg_111299_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42044]
WARNING: [Synth 8-6014] Unused sequential element tmp_601_reg_111269_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42020]
WARNING: [Synth 8-6014] Unused sequential element tmp_606_reg_111319_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42068]
WARNING: [Synth 8-6014] Unused sequential element tmp_607_reg_111329_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42076]
WARNING: [Synth 8-6014] Unused sequential element tmp_613_reg_111384_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42124]
WARNING: [Synth 8-6014] Unused sequential element tmp_603_reg_111289_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42036]
WARNING: [Synth 8-6014] Unused sequential element tmp_602_reg_111279_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42028]
WARNING: [Synth 8-6014] Unused sequential element tmp_89_reg_106319_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40485]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_105464_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40741]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_105544_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41045]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_105609_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40739]
WARNING: [Synth 8-6014] Unused sequential element tmp_435_reg_109664_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41421]
WARNING: [Synth 8-6014] Unused sequential element tmp_434_reg_109654_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41413]
WARNING: [Synth 8-6014] Unused sequential element tmp_519_reg_110479_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41780]
WARNING: [Synth 8-6014] Unused sequential element tmp_521_reg_110494_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41796]
WARNING: [Synth 8-6014] Unused sequential element tmp_522_reg_110504_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41804]
WARNING: [Synth 8-6014] Unused sequential element tmp_514_reg_110429_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41732]
WARNING: [Synth 8-6014] Unused sequential element tmp_511_reg_110399_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41708]
WARNING: [Synth 8-6014] Unused sequential element tmp_513_reg_110419_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41724]
WARNING: [Synth 8-6014] Unused sequential element tmp_24_reg_105689_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41043]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_105794_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:40893]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_105834_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41044]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_105929_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41739]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_105999_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41987]
WARNING: [Synth 8-6014] Unused sequential element tmp_58_reg_106019_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42051]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_106094_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41828]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_106124_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41940]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_106239_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41829]
WARNING: [Synth 8-6014] Unused sequential element tmp_84_reg_106269_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41941]
WARNING: [Synth 8-6014] Unused sequential element tmp_88_reg_106309_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:42053]
WARNING: [Synth 8-6014] Unused sequential element tmp_504_reg_110334_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41779]
WARNING: [Synth 8-6014] Unused sequential element tmp_506_reg_110349_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41795]
WARNING: [Synth 8-6014] Unused sequential element tmp_500_reg_110294_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41747]
WARNING: [Synth 8-6014] Unused sequential element tmp_503_reg_110324_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41771]
WARNING: [Synth 8-6014] Unused sequential element tmp_507_reg_110359_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41803]
WARNING: [Synth 8-6014] Unused sequential element tmp_495_reg_110244_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41699]
WARNING: [Synth 8-6014] Unused sequential element tmp_494_reg_110234_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41691]
WARNING: [Synth 8-6014] Unused sequential element tmp_499_reg_110284_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41731]
WARNING: [Synth 8-6014] Unused sequential element tmp_496_reg_110254_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:41707]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1219_reg_111759_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1221_reg_111769_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q188_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q563_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_507_reg_108074_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q565_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_505_reg_108064_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q182_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q233_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q232_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q235_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q234_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q231_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q710_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_311_reg_107059_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q712_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_309_reg_107049_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q236_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q693_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_335_reg_107184_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q705_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_317_reg_107094_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q239_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q242_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q241_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q238_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q733_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_281_reg_106904_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q243_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q244_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q714_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_307_reg_107039_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q726_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_289_reg_106949_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q246_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q249_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q248_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q245_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q754_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_253_reg_106759_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q251_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q735_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_279_reg_106894_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q747_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_261_reg_106804_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q189_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1007_reg_110664_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q201_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_989_reg_110569_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1151_reg_111409_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1149_reg_111399_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1163_reg_111469_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1165_reg_111479_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1175_reg_111534_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1157_reg_111439_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q796_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_197_reg_106469_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q259_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q262_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q263_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q261_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1155_reg_111429_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q353_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_787_reg_109524_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q355_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_785_reg_109514_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1123_reg_111264_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1121_reg_111254_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1135_reg_111324_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1137_reg_111334_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1147_reg_111389_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1129_reg_111294_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1127_reg_111284_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q817_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_169_reg_106324_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q941_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_3_reg_105469_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q311_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q920_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_31_reg_105614_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q332_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_815_reg_109669_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q334_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_813_reg_109659_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q222_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_961_reg_110424_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q304_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q299_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q873_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_93_reg_105934_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q288_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q861_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_111_reg_106024_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q284_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q283_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q277_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q276_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q819_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_167_reg_106314_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q248_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_927_reg_110249_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_925_reg_110239_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q239_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_939_reg_110309_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_941_reg_110319_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q231_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_951_reg_110374_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q243_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_933_reg_110279_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q268_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q266_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q775_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_225_reg_106614_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q258_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q254_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q869_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_99_reg_105964_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q221_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q880_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_85_reg_105889_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q291_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q615_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_437_reg_107714_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q882_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_83_reg_105879_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q894_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_65_reg_105789_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q600_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_457_reg_107814_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q901_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_57_reg_105749_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q903_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_55_reg_105734_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q192_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q191_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q190_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q922_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_29_reg_105604_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q533_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_547_reg_108284_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q924_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_27_reg_105589_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A''*B.
DSP Report: register w4_U/q411_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_709_reg_109119_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q287_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_875_reg_109979_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q258_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_913_reg_110174_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1015_reg_110704_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1039_reg_110829_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1043_reg_110849_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_979_reg_110519_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_955_reg_110394_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_953_reg_110384_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_843_reg_109814_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_829_reg_109739_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_801_reg_109594_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_791_reg_109544_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_763_reg_109399_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_727_reg_109214_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_623_reg_108674_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_595_reg_108529_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_7_reg_105489_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_15_reg_105529_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_17_reg_105539_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_539_reg_108239_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_511_reg_108094_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_43_reg_105674_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_71_reg_105819_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_871_reg_109959_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_283_reg_106914_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_255_reg_106769_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_231_reg_106649_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_203_reg_106504_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_959_reg_110414_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_119_reg_106069_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_91_reg_105924_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_63_reg_105779_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_821_reg_109699_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_35_reg_105634_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_793_reg_109554_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_175_reg_106359_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_765_reg_109409_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_199_reg_106479_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_205_reg_106514_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_load_227_reg_106624_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_259_reg_106794_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_755_reg_109359_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_287_reg_106939_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_295_reg_106979_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_297_reg_106989_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_315_reg_107084_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_343_reg_107224_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_339_reg_107204_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_337_reg_107194_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_351_reg_107269_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_353_reg_107279_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_363_reg_107329_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_345_reg_107239_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_371_reg_107369_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_379_reg_107414_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_381_reg_107424_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_391_reg_107474_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_373_reg_107384_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_399_reg_107514_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_407_reg_107559_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_409_reg_107569_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_419_reg_107619_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_401_reg_107529_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_421_reg_107629_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_427_reg_107659_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_449_reg_107774_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_455_reg_107804_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_477_reg_107919_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1235_reg_111844_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1233_reg_111834_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1247_reg_111904_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1249_reg_111914_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1259_reg_111964_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1241_reg_111874_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_483_reg_107949_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_1091_reg_111099_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1239_reg_111864_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1211_reg_111719_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1231_reg_111819_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1213_reg_111729_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1205_reg_111689_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1179_reg_111554_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1177_reg_111544_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1183_reg_111574_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1191_reg_111614_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1193_reg_111624_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1203_reg_111674_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1185_reg_111584_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_567_reg_108384_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_659_reg_108864_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_661_reg_108874_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_651_reg_108819_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1011_reg_110684_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1009_reg_110674_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_631_reg_108719_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_633_reg_108729_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_603_reg_108574_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_605_reg_108584_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1051_reg_110889_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1053_reg_110899_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_1063_reg_110954_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1045_reg_110859_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_591_reg_108509_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_589_reg_108499_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_615_reg_108634_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_597_reg_108539_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_619_reg_108654_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_617_reg_108644_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_643_reg_108779_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_625_reg_108684_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_647_reg_108799_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_645_reg_108789_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_671_reg_108924_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_653_reg_108829_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_675_reg_108944_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_673_reg_108934_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_687_reg_109004_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_689_reg_109019_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_699_reg_109069_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_323_reg_107124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_325_reg_107134_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_703_reg_109089_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_701_reg_109079_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_715_reg_109149_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_717_reg_109164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_731_reg_109234_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_729_reg_109224_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_743_reg_109294_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_745_reg_109309_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_267_reg_106834_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_269_reg_106844_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_757_reg_109369_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_251_reg_106749_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_233_reg_106659_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_183_reg_106399_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_185_reg_106409_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_195_reg_106459_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_177_reg_106369_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_143_reg_106194_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_141_reg_106179_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_149_reg_106224_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_155_reg_106254_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_115_reg_106049_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_113_reg_106034_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_127_reg_106109_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_129_reg_106119_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_139_reg_106169_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_121_reg_106079_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_841_reg_109804_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_87_reg_105904_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_59_reg_105759_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_883_reg_110019_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_885_reg_110029_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_895_reg_110084_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_877_reg_109989_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_1_reg_105459_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_9_reg_105499_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_899_reg_110104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_897_reg_110094_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_923_reg_110229_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_905_reg_110134_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1073_reg_111004_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1071_reg_110994_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_911_reg_110164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_847_reg_109834_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_37_reg_105644_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1079_reg_111034_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1067_reg_110974_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1065_reg_110964_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_load_1037_reg_110819_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_1035_reg_110809_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1017_reg_110714_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1023_reg_110744_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1025_reg_110754_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_995_reg_110599_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_997_reg_110609_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_987_reg_110559_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_983_reg_110539_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_981_reg_110529_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_967_reg_110454_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_969_reg_110464_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_903_reg_110124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_869_reg_109949_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_867_reg_109939_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_849_reg_109844_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1099_reg_111139_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_855_reg_109874_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_857_reg_109884_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_819_reg_109689_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_827_reg_109729_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_839_reg_109794_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1095_reg_111119_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1093_reg_111109_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1107_reg_111179_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1109_reg_111189_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_1119_reg_111244_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1101_reg_111149_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_799_reg_109584_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_811_reg_109649_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_771_reg_109439_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_773_reg_109449_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_783_reg_109504_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_735_reg_109254_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_707_reg_109109_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_679_reg_108964_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_563_reg_108364_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_561_reg_108354_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_575_reg_108429_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_577_reg_108439_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_587_reg_108489_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_569_reg_108394_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_535_reg_108219_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_533_reg_108209_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_549_reg_108294_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_559_reg_108344_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_541_reg_108249_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1207_reg_111699_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_519_reg_108139_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_521_reg_108149_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_479_reg_107929_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_491_reg_107994_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_493_reg_108004_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_503_reg_108054_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_485_reg_107959_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_463_reg_107849_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_465_reg_107859_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_475_reg_107909_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_423_reg_107639_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_435_reg_107704_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_447_reg_107764_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_429_reg_107669_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_395_reg_107494_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_393_reg_107484_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_367_reg_107349_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_365_reg_107339_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_239_reg_106689_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_241_reg_106699_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_211_reg_106544_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_213_reg_106554_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_223_reg_106604_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_171_reg_106334_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_157_reg_106264_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_147_reg_106214_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_101_reg_105974_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_73_reg_105829_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_45_reg_105684_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_idx_2_reg_99911_reg[0] )
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
INFO: [Synth 8-3886] merging instance 'or_ln134_10_reg_96274_reg[0]' (FDE) to 'or_ln134_154_reg_98722_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_11_reg_96291_reg[0]' (FDE) to 'or_ln134_168_reg_98960_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_6_reg_96206_reg[0]' (FDE) to 'or_ln134_98_reg_97770_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_reg_96111_reg[0]' (FDE) to 'trunc_ln135_14_reg_96349_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_reg_96116_reg[0]' (FDE) to 'trunc_ln136_14_reg_96354_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_9_reg_96257_reg[0]' (FDE) to 'or_ln134_140_reg_98484_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_reg_96104_reg[0]' (FDE) to 'or_ln134_14_reg_96342_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_2_reg_96138_reg[0]' (FDE) to 'or_ln134_42_reg_96818_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_7_reg_96230_reg[0]' (FDE) to 'trunc_ln135_112_reg_98015_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_8_reg_96247_reg[0]' (FDE) to 'trunc_ln135_126_reg_98253_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_7_reg_96223_reg[0]' (FDE) to 'or_ln134_112_reg_98008_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_8_reg_96240_reg[0]' (FDE) to 'or_ln134_126_reg_98246_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_25_reg_96529_reg[0]' (FDE) to 'or_ln134_169_reg_98977_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_20_reg_96444_reg[0]' (FDE) to 'or_ln134_99_reg_97787_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_15_reg_96359_reg[0]' (FDE) to 'or_ln134_29_reg_96597_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_17_reg_96393_reg[0]' (FDE) to 'or_ln134_57_reg_97073_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_21_reg_96461_reg[0]' (FDE) to 'or_ln134_113_reg_98025_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_15_reg_96366_reg[0]' (FDE) to 'trunc_ln135_29_reg_96604_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_15_reg_96371_reg[0]' (FDE) to 'trunc_ln136_29_reg_96609_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_17_reg_96400_reg[0]' (FDE) to 'trunc_ln135_57_reg_97080_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_37_reg_96733_reg[0]' (FDE) to 'or_ln134_142_reg_98518_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_21_reg_96468_reg[0]' (FDE) to 'trunc_ln135_113_reg_98032_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_21_reg_96473_reg[0]' (FDE) to 'trunc_ln136_113_reg_98037_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_27_reg_96570_reg[0]' (FDE) to 'trunc_ln135_197_reg_99460_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_33_reg_96665_reg[0]' (FDE) to 'or_ln134_86_reg_97566_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_30_reg_96614_reg[0]' (FDE) to 'or_ln134_44_reg_96852_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_31_reg_96631_reg[0]' (FDE) to 'or_ln134_58_reg_97090_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_35_reg_96699_reg[0]' (FDE) to 'or_ln134_114_reg_98042_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_36_reg_96716_reg[0]' (FDE) to 'or_ln134_128_reg_98280_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_32_reg_96648_reg[0]' (FDE) to 'or_ln134_72_reg_97328_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_52_reg_96988_reg[0]' (FDE) to 'or_ln134_157_reg_98773_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_31_reg_96638_reg[0]' (FDE) to 'trunc_ln135_58_reg_97097_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_31_reg_96643_reg[0]' (FDE) to 'trunc_ln136_58_reg_97102_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_32_reg_96655_reg[0]' (FDE) to 'trunc_ln135_72_reg_97335_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_35_reg_96706_reg[0]' (FDE) to 'trunc_ln135_114_reg_98049_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_35_reg_96711_reg[0]' (FDE) to 'trunc_ln136_114_reg_98054_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_51_reg_96971_reg[0]' (FDE) to 'or_ln134_143_reg_98535_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_36_reg_96723_reg[0]' (FDE) to 'trunc_ln135_128_reg_98287_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_36_reg_96728_reg[0]' (FDE) to 'trunc_ln136_128_reg_98292_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_41_reg_96808_reg[0]' (FDE) to 'trunc_ln135_198_reg_99477_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_41_reg_96813_reg[0]' (FDE) to 'trunc_ln136_198_reg_99482_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_47_reg_96903_reg[0]' (FDE) to 'or_ln134_87_reg_97583_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_49_reg_96937_reg[0]' (FDE) to 'or_ln134_115_reg_98059_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_50_reg_96954_reg[0]' (FDE) to 'or_ln134_129_reg_98297_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_42_reg_96825_reg[0]' (FDE) to 'trunc_ln135_2_reg_96145_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_42_reg_96830_reg[0]' (FDE) to 'trunc_ln136_2_reg_96150_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_46_reg_96886_reg[0]' (FDE) to 'or_ln134_73_reg_97345_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_46_reg_96893_reg[0]' (FDE) to 'trunc_ln135_73_reg_97352_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_46_reg_96898_reg[0]' (FDE) to 'trunc_ln136_73_reg_97357_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_66_reg_97226_reg[0]' (FDE) to 'or_ln134_158_reg_98790_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_50_reg_96961_reg[0]' (FDE) to 'trunc_ln135_129_reg_98304_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_62_reg_97158_reg[0]' (FDE) to 'or_ln134_102_reg_97838_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_55_reg_97046_reg[0]' (FDE) to 'trunc_ln135_199_reg_99494_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_55_reg_97051_reg[0]' (FDE) to 'trunc_ln136_199_reg_99499_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_65_reg_97209_reg[0]' (FDE) to 'or_ln134_144_reg_98552_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_61_reg_97141_reg[0]' (FDE) to 'or_ln134_88_reg_97600_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_63_reg_97175_reg[0]' (FDE) to 'or_ln134_116_reg_98076_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_64_reg_97192_reg[0]' (FDE) to 'or_ln134_130_reg_98314_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_60_reg_97124_reg[0]' (FDE) to 'or_ln134_74_reg_97362_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_80_reg_97464_reg[0]' (FDE) to 'or_ln134_159_reg_98807_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_76_reg_97396_reg[0]' (FDE) to 'or_ln134_103_reg_97855_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_60_reg_97131_reg[0]' (FDE) to 'trunc_ln135_74_reg_97369_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_60_reg_97136_reg[0]' (FDE) to 'trunc_ln136_74_reg_97374_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_79_reg_97447_reg[0]' (FDE) to 'or_ln134_145_reg_98569_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_63_reg_97182_reg[0]' (FDE) to 'trunc_ln135_116_reg_98083_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_63_reg_97187_reg[0]' (FDE) to 'trunc_ln136_116_reg_98088_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_64_reg_97199_reg[0]' (FDE) to 'trunc_ln135_130_reg_98321_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_64_reg_97204_reg[0]' (FDE) to 'trunc_ln136_130_reg_98326_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_69_reg_97284_reg[0]' (FDE) to 'trunc_ln135_200_reg_99511_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_75_reg_97379_reg[0]' (FDE) to 'or_ln134_89_reg_97617_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_77_reg_97413_reg[0]' (FDE) to 'or_ln134_117_reg_98093_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_95_reg_97719_reg[0]' (FDE) to 'or_ln134_174_reg_99062_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_90_reg_97634_reg[0]' (FDE) to 'or_ln134_104_reg_97872_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_93_reg_97685_reg[0]' (FDE) to 'or_ln134_146_reg_98586_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_77_reg_97420_reg[0]' (FDE) to 'trunc_ln135_117_reg_98100_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln136_77_reg_97425_reg[0]' (FDE) to 'trunc_ln136_117_reg_98105_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln135_83_reg_97522_reg[0]' (FDE) to 'trunc_ln135_201_reg_99528_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O157[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O157[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O160[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O160[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O163[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O163[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O166[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O166[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O169[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O169[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O172[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O172[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O175[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O175[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O178[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O178[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O181[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O181[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O184[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O184[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O187[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O187[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O190[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O190[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O193[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O193[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O196[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O196[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O199[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O199[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O202[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O202[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O205[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O205[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O208[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O208[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O211[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O211[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O214[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O214[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O217[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O217[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O220[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O220[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O223[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O223[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O226[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O226[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O229[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O229[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O232[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O232[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O235[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O235[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O238[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O238[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O241[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O241[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i139_i_i_reg_8038_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i_i_i_reg_7978_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\reg_2578_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_reg_8198_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_15_fu_1318_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_14_fu_1314_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_13_fu_1310_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_12_fu_1306_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_11_fu_1302_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_10_fu_1298_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_9_fu_1294_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_8_fu_1290_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_7_fu_1286_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_6_fu_1282_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_5_fu_1278_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_4_fu_1274_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_3_fu_1270_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_2_fu_1266_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_1_fu_1262_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:34 . Memory (MB): peak = 4339.914 ; gain = 1907.793 ; free physical = 648584 ; free virtual = 742801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom170     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom170     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom171     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom171     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom172     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom172     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom173     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom173     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom174     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom174     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom175     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom175     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom176     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom176     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom177     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom177     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom178     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom178     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom179     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom179     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom180     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom180     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom181     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom181     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom182     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom182     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom183     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom183     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom184     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom184     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom185     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom185     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom186     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom186     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom187     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom187     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom188     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom188     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom189     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom189     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom190     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom190     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom191     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom191     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom192     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom192     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom193     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom193     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom194     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom194     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom195     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom195     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom196     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom196     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom197     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom197     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom198     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom198     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom199     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom199     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom200     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom200     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom201     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom201     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom202     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom202     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom203     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom203     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom204     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom204     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom205     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom205     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom206     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom206     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom207     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom207     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom208     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom208     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom209     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom209     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom210     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom210     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom211     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom211     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom212     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom212     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom213     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom213     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom214     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom214     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom215     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom215     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom216     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom216     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom217     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom217     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom218     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom218     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom219     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom219     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom220     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom220     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom221     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom221     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom222     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom222     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom223     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom223     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom224     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom224     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom225     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom225     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom226     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom226     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom227     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom227     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom228     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom228     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom229     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom229     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom230     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom230     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom231     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom231     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom232     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom232     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom233     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom233     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom234     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom234     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom235     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom235     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom236     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom236     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom237     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom237     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom238     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom238     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom239     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom239     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom240     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom240     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom241     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom241     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom242     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom242     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom243     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom243     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom244     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom244     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom245     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom245     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom246     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom246     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom247     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom247     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom248     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom248     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom249     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom249     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom250     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom250     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom251     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom251     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom252     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom252     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom253     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom253     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom254     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom254     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom255     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom255     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom256     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom256     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom257     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom257     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom258     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom258     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom259     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom259     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom260     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom260     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom261     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom261     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom262     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom262     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom263     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom263     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom264     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom264     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom265     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom265     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom266     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom266     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom267     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom267     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom268     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom268     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom269     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom269     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom270     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom270     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom271     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom271     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom272     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom272     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom273     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom273     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom274     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom274     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom275     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom275     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom276     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom276     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom277     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom277     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom278     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom278     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom279     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom279     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom280     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom280     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom281     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom281     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom282     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom282     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom283     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom283     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom284     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom284     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom285     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom285     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom286     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom286     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom287     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom287     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom288     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom288     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom289     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom289     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom290     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom290     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom291     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom291     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom292     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom292     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom293     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom293     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom294     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom294     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom295     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom295     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom296     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom296     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom297     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom297     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom298     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom298     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom299     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom299     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom300     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom300     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom301     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom301     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom302     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom302     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom303     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom303     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom304     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom304     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom305     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom305     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom306     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom306     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom307     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom307     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom308     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom308     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom309     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom309     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom310     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom310     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom311     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom311     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom312     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom312     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom313     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom313     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom314     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom314     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom315     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom315     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom316     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom316     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom317     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom317     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom318     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom318     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom319     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom319     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom320     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom320     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom321     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom321     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom322     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom322     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom323     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom323     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom324     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom324     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom325     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom325     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom326     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom326     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom327     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom327     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom328     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom328     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom329     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom329     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom330     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom330     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom331     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom331     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom332     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom332     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom333     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom333     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom334     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom334     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom335     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom335     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom336     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom336     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom337     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom337     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom338     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom338     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom339     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom339     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom340     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom340     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom341     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom341     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom342     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom342     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom343     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom343     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom344     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom344     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom345     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom345     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom346     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom346     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom347     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom347     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom348     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom348     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom349     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom349     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom350     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom350     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom351     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom351     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom352     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom352     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom353     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom353     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom354     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom354     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom355     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom355     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom356     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom356     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom357     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom357     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom358     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom358     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom359     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom359     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom360     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom360     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom361     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom361     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom362     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom362     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom363     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom363     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom364     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom364     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom365     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom365     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom366     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom366     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom367     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom367     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom368     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom368     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom369     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom369     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom370     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom370     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom371     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom371     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom372     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom372     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom373     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom373     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom374     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom374     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom375     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom375     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom376     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom376     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom377     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom377     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom378     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom378     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom379     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom379     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom380     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom380     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom381     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom381     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom382     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom382     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom383     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom383     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom384     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom384     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom385     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom385     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom386     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom386     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom387     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom387     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom388     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom388     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom389     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom389     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom390     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom390     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom391     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom391     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom392     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom392     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom393     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom393     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom394     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom394     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom395     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom395     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom396     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom396     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom397     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom397     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom398     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom398     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom399     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom399     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom400     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom400     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom401     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom401     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom402     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom402     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom403     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom403     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom404     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom404     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom405     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom405     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom406     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom406     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom407     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom407     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom408     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom408     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom409     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom409     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom410     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom410     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom411     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom411     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom412     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom412     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom413     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom413     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom414     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom414     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom415     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom415     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom416     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom416     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom417     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom417     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom418     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom418     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom419     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom419     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom420     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom420     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom421     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom421     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom422     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom422     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom423     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom423     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom424     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom424     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom425     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom425     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom426     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom426     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom427     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom427     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom428     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom428     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom429     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom429     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom430     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom430     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom431     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom431     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom432     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom432     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom433     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom433     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom434     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom434     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom435     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom435     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom436     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom436     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom437     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom437     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom438     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom438     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom439     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom439     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom440     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom440     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom441     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom441     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom442     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom442     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom443     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom443     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom444     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom444     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom445     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom445     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom446     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom446     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom447     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom447     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom448     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom448     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom449     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom449     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom450     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom450     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom451     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom451     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom452     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom452     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom453     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom453     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom454     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom454     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom455     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom455     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom456     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom456     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom457     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom457     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom458     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom458     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom459     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom459     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom460     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom460     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom461     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom461     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom462     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom462     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom463     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom463     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom464     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom464     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom465     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom465     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom466     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom466     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom467     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom467     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom468     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom468     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom469     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom469     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom470     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom470     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom471     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom471     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom472     | 64x8          | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''         | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A''*B          | 8      | 8      | 14     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B            | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B           | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:05 ; elapsed = 00:04:25 . Memory (MB): peak = 4396.578 ; gain = 1964.457 ; free physical = 625647 ; free virtual = 720801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:18 ; elapsed = 00:04:43 . Memory (MB): peak = 4408.504 ; gain = 1976.383 ; free physical = 617667 ; free virtual = 712943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:49 ; elapsed = 00:05:15 . Memory (MB): peak = 4500.621 ; gain = 2068.500 ; free physical = 611548 ; free virtual = 707177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:50 ; elapsed = 00:05:16 . Memory (MB): peak = 4500.621 ; gain = 2068.500 ; free physical = 608106 ; free virtual = 703735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:13 ; elapsed = 00:05:40 . Memory (MB): peak = 4500.621 ; gain = 2068.500 ; free physical = 606929 ; free virtual = 702185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:22 ; elapsed = 00:05:48 . Memory (MB): peak = 4500.621 ; gain = 2068.500 ; free physical = 665949 ; free virtual = 759894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:26 ; elapsed = 00:05:52 . Memory (MB): peak = 4500.621 ; gain = 2068.500 ; free physical = 678608 ; free virtual = 772554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:28 ; elapsed = 00:05:54 . Memory (MB): peak = 4500.621 ; gain = 2068.500 ; free physical = 673091 ; free virtual = 767036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  7799|
|3     |DSP48E2         |   151|
|4     |DSP_ALU         |   494|
|5     |DSP_A_B_DATA    |   494|
|6     |DSP_C_DATA      |   494|
|7     |DSP_MULTIPLIER  |   494|
|8     |DSP_M_DATA      |   494|
|9     |DSP_OUTPUT      |   494|
|10    |DSP_PREADD      |   494|
|11    |DSP_PREADD_DATA |   494|
|12    |LUT1            |   400|
|13    |LUT2            | 27203|
|14    |LUT3            | 11814|
|15    |LUT4            | 33408|
|16    |LUT5            | 11373|
|17    |LUT6            | 43960|
|18    |MUXF7           |   157|
|19    |MUXF8           |    57|
|20    |FDRE            | 18390|
|21    |FDSE            |   453|
|22    |IBUF            |   804|
|23    |OBUF            |   408|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                                                                                                  |Cells  |
+------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                                                                                                        | 160330|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                            |    360|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                                                                                                  |   1461|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2675                                                                                                                                    |   1452|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                                                                                                |    101|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2674                                                                                                                                    |     90|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                                                                                                |   1551|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2673                                                                                                                                    |   1542|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                                                                                                |     78|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2672                                                                                                                                    |     69|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                                                                                                |   1431|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2671                                                                                                                                    |   1422|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                                                                                                |     91|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2670                                                                                                                                    |     81|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                                                                                                |   1409|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2669                                                                                                                                    |   1398|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                                                                                                |     76|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2668                                                                                                                                    |     67|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                                                                                                |   1443|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2667                                                                                                                                    |   1434|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                                                                                                |     78|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2666                                                                                                                                    |     68|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                                                                                                |     78|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2665                                                                                                                                    |     68|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                                                                                               |   1398|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2664                                                                                                                                    |   1389|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                                                                                               |     80|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2663                                                                                                                                    |     70|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                                                                                               |   1370|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2662                                                                                                                                    |   1359|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_13                                                                                                                                               |     93|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2661                                                                                                                                    |     83|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_14                                                                                                                                               |   1330|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2660                                                                                                                                    |   1321|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w8_d2_S_15                                                                                                                                               |     92|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2659                                                                                                                                    |     82|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w8_d2_S_16                                                                                                                                               |   1341|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2658                                                                                                                                    |   1332|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w8_d2_S_17                                                                                                                                               |     94|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2657                                                                                                                                    |     83|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w8_d2_S_18                                                                                                                                               |   1307|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2656                                                                                                                                    |   1297|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                                                                                               |     93|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2655                                                                                                                                    |     83|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_20                                                                                                                                               |   1641|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2654                                                                                                                                    |   1632|
|47    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_21                                                                                                                                               |     75|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2653                                                                                                                                    |     66|
|49    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_22                                                                                                                                               |   1719|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2652                                                                                                                                    |   1710|
|51    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_23                                                                                                                                               |     91|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2651                                                                                                                                    |     80|
|53    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_24                                                                                                                                               |   1141|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2650                                                                                                                                    |   1131|
|55    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_25                                                                                                                                               |     79|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2649                                                                                                                                    |     69|
|57    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_26                                                                                                                                               |   1455|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2648                                                                                                                                    |   1446|
|59    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_27                                                                                                                                               |     78|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2647                                                                                                                                    |     69|
|61    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_28                                                                                                                                               |   1799|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2646                                                                                                                                    |   1788|
|63    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w8_d2_S_29                                                                                                                                               |     41|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2645                                                                                                                                    |     32|
|65    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                                                                                               |     41|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2644                                                                                                                                    |     32|
|67    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w8_d2_S_31                                                                                                                                               |     41|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2643                                                                                                                                    |     32|
|69    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                                                                                               |     42|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2642                                                                                                                                    |     32|
|71    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                                                                                               |     41|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2641                                                                                                                                    |     32|
|73    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w8_d2_S_34                                                                                                                                               |     41|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2640                                                                                                                                    |     32|
|75    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w8_d2_S_35                                                                                                                                               |     41|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2639                                                                                                                                    |     32|
|77    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w8_d2_S_36                                                                                                                                               |     42|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2638                                                                                                                                    |     32|
|79    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w8_d2_S_37                                                                                                                                               |     41|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2637                                                                                                                                    |     32|
|81    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w8_d2_S_38                                                                                                                                               |     41|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2636                                                                                                                                    |     32|
|83    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w8_d2_S_39                                                                                                                                               |     44|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2635                                                                                                                                    |     32|
|85    |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w8_d2_S_40                                                                                                                                               |     42|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2634                                                                                                                                    |     32|
|87    |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w8_d2_S_41                                                                                                                                               |     41|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2633                                                                                                                                    |     32|
|89    |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w8_d2_S_42                                                                                                                                               |     42|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2632                                                                                                                                    |     32|
|91    |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w8_d2_S_43                                                                                                                                               |     42|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2631                                                                                                                                    |     32|
|93    |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w8_d2_S_44                                                                                                                                               |     42|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2630                                                                                                                                    |     32|
|95    |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w8_d2_S_45                                                                                                                                               |     46|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2629                                                                                                                                    |     32|
|97    |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w8_d2_S_46                                                                                                                                               |     42|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2628                                                                                                                                    |     32|
|99    |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w8_d2_S_47                                                                                                                                               |     41|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2627                                                                                                                                    |     32|
|101   |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w8_d2_S_48                                                                                                                                               |     41|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2626                                                                                                                                    |     32|
|103   |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w8_d2_S_49                                                                                                                                               |     41|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2625                                                                                                                                    |     32|
|105   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w8_d2_S_50                                                                                                                                               |     44|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2624                                                                                                                                    |     32|
|107   |  sparse_arr_feat_conv2_out_30_U                                      |hls_dummy_fifo_w8_d2_S_51                                                                                                                                               |     42|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2623                                                                                                                                    |     32|
|109   |  sparse_arr_feat_conv2_out_31_U                                      |hls_dummy_fifo_w8_d2_S_52                                                                                                                                               |     42|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2622                                                                                                                                    |     32|
|111   |  sparse_arr_feat_conv2_out_32_U                                      |hls_dummy_fifo_w8_d2_S_53                                                                                                                                               |     43|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2621                                                                                                                                    |     32|
|113   |  sparse_arr_feat_conv2_out_33_U                                      |hls_dummy_fifo_w8_d2_S_54                                                                                                                                               |     42|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2620                                                                                                                                    |     32|
|115   |  sparse_arr_feat_conv2_out_34_U                                      |hls_dummy_fifo_w8_d2_S_55                                                                                                                                               |     42|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2619                                                                                                                                    |     32|
|117   |  sparse_arr_feat_conv2_out_35_U                                      |hls_dummy_fifo_w8_d2_S_56                                                                                                                                               |     42|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2618                                                                                                                                    |     32|
|119   |  sparse_arr_feat_conv2_out_36_U                                      |hls_dummy_fifo_w8_d2_S_57                                                                                                                                               |     41|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2617                                                                                                                                    |     32|
|121   |  sparse_arr_feat_conv2_out_37_U                                      |hls_dummy_fifo_w8_d2_S_58                                                                                                                                               |     43|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2616                                                                                                                                    |     32|
|123   |  sparse_arr_feat_conv2_out_38_U                                      |hls_dummy_fifo_w8_d2_S_59                                                                                                                                               |     42|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2615                                                                                                                                    |     32|
|125   |  sparse_arr_feat_conv2_out_39_U                                      |hls_dummy_fifo_w8_d2_S_60                                                                                                                                               |     43|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2614                                                                                                                                    |     32|
|127   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w8_d2_S_61                                                                                                                                               |     42|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2613                                                                                                                                    |     32|
|129   |  sparse_arr_feat_conv2_out_40_U                                      |hls_dummy_fifo_w8_d2_S_62                                                                                                                                               |     42|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2612                                                                                                                                    |     32|
|131   |  sparse_arr_feat_conv2_out_41_U                                      |hls_dummy_fifo_w8_d2_S_63                                                                                                                                               |     42|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2611                                                                                                                                    |     32|
|133   |  sparse_arr_feat_conv2_out_42_U                                      |hls_dummy_fifo_w8_d2_S_64                                                                                                                                               |     42|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2610                                                                                                                                    |     32|
|135   |  sparse_arr_feat_conv2_out_43_U                                      |hls_dummy_fifo_w8_d2_S_65                                                                                                                                               |     41|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2609                                                                                                                                    |     32|
|137   |  sparse_arr_feat_conv2_out_44_U                                      |hls_dummy_fifo_w8_d2_S_66                                                                                                                                               |     42|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2608                                                                                                                                    |     32|
|139   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w8_d2_S_67                                                                                                                                               |     41|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2607                                                                                                                                    |     32|
|141   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w8_d2_S_68                                                                                                                                               |     41|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2606                                                                                                                                    |     32|
|143   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w8_d2_S_69                                                                                                                                               |     42|
|144   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2605                                                                                                                                    |     32|
|145   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w8_d2_S_70                                                                                                                                               |     42|
|146   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2604                                                                                                                                    |     32|
|147   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w8_d2_S_71                                                                                                                                               |     42|
|148   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2603                                                                                                                                    |     32|
|149   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w8_d2_S_72                                                                                                                                               |     41|
|150   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2602                                                                                                                                    |     32|
|151   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w8_d2_S_73                                                                                                                                               |     44|
|152   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2601                                                                                                                                    |     32|
|153   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_74                                                                                                                                               |    832|
|154   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2600                                                                                                                                    |    824|
|155   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_75                                                                                                                                               |    799|
|156   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2599                                                                                                                                    |    791|
|157   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_76                                                                                                                                               |    770|
|158   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2598                                                                                                                                    |    762|
|159   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_77                                                                                                                                               |    746|
|160   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2597                                                                                                                                    |    735|
|161   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_78                                                                                                                                               |    359|
|162   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2596                                                                                                                                    |    351|
|163   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_79                                                                                                                                               |   1076|
|164   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2595                                                                                                                                    |   1068|
|165   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_80                                                                                                                                               |   1048|
|166   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2594                                                                                                                                    |   1040|
|167   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_81                                                                                                                                               |   1020|
|168   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2593                                                                                                                                    |   1012|
|169   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_82                                                                                                                                               |    994|
|170   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2592                                                                                                                                    |    984|
|171   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_83                                                                                                                                               |    965|
|172   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2591                                                                                                                                    |    957|
|173   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_84                                                                                                                                               |    937|
|174   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2590                                                                                                                                    |    928|
|175   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_85                                                                                                                                               |    908|
|176   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2589                                                                                                                                    |    900|
|177   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_86                                                                                                                                               |    881|
|178   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2588                                                                                                                                    |    872|
|179   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_87                                                                                                                                               |    852|
|180   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2587                                                                                                                                    |    844|
|181   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_88                                                                                                                                               |   1104|
|182   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                                                                                                         |   1096|
|183   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                  |     27|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2586                                                                                                                                    |     19|
|185   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_89                                                                                                                                               |    103|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2585                                                                                                                                    |     94|
|187   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_90                                                                                                                                               |     29|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2584                                                                                                                                    |     21|
|189   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_91                                                                                                                                               |    123|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2583                                                                                                                                    |    114|
|191   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_92                                                                                                                                               |     24|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2582                                                                                                                                    |     16|
|193   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_93                                                                                                                                               |    127|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2581                                                                                                                                    |    118|
|195   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_94                                                                                                                                               |     28|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2580                                                                                                                                    |     19|
|197   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_95                                                                                                                                               |    115|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2579                                                                                                                                    |    104|
|199   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_96                                                                                                                                               |     25|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2578                                                                                                                                    |     17|
|201   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_97                                                                                                                                               |    117|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2577                                                                                                                                    |    108|
|203   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_98                                                                                                                                               |     28|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2576                                                                                                                                    |     20|
|205   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_99                                                                                                                                               |    128|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2575                                                                                                                                    |    119|
|207   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_100                                                                                                                                              |     24|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2574                                                                                                                                    |     16|
|209   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_101                                                                                                                                              |    129|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2573                                                                                                                                    |    120|
|211   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_102                                                                                                                                              |     28|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2572                                                                                                                                    |     19|
|213   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_103                                                                                                                                              |    133|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2571                                                                                                                                    |    124|
|215   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_104                                                                                                                                              |     26|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2570                                                                                                                                    |     18|
|217   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_105                                                                                                                                              |    145|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2569                                                                                                                                    |    136|
|219   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_106                                                                                                                                              |     31|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2568                                                                                                                                    |     23|
|221   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_107                                                                                                                                              |    141|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2567                                                                                                                                    |    131|
|223   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_108                                                                                                                                              |     28|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2566                                                                                                                                    |     20|
|225   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_109                                                                                                                                              |     87|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2565                                                                                                                                    |     77|
|227   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_110                                                                                                                                              |     24|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2564                                                                                                                                    |     16|
|229   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_111                                                                                                                                              |    129|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2563                                                                                                                                    |    120|
|231   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_112                                                                                                                                              |     28|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2562                                                                                                                                    |     19|
|233   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_113                                                                                                                                              |    147|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2561                                                                                                                                    |    138|
|235   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_114                                                                                                                                              |     25|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2560                                                                                                                                    |     17|
|237   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_115                                                                                                                                              |    147|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2559                                                                                                                                    |    138|
|239   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_116                                                                                                                                              |     27|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2558                                                                                                                                    |     19|
|241   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_117                                                                                                                                              |    153|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2557                                                                                                                                    |    144|
|243   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_118                                                                                                                                              |     28|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2556                                                                                                                                    |     20|
|245   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_119                                                                                                                                              |    164|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2555                                                                                                                                    |    155|
|247   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_120                                                                                                                                              |     23|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2554                                                                                                                                    |     14|
|249   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_121                                                                                                                                              |    150|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2553                                                                                                                                    |    140|
|251   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_122                                                                                                                                              |     26|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2552                                                                                                                                    |     18|
|253   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_123                                                                                                                                              |    156|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2551                                                                                                                                    |    147|
|255   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_124                                                                                                                                              |     25|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2550                                                                                                                                    |     15|
|257   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_125                                                                                                                                              |    151|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2549                                                                                                                                    |    142|
|259   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_126                                                                                                                                              |    103|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2548                                                                                                                                    |     95|
|261   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_127                                                                                                                                              |    164|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2547                                                                                                                                    |    155|
|263   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_128                                                                                                                                              |     75|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2546                                                                                                                                    |     67|
|265   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_129                                                                                                                                              |    164|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2545                                                                                                                                    |    155|
|267   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_130                                                                                                                                              |     27|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2544                                                                                                                                    |     19|
|269   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_131                                                                                                                                              |     83|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2543                                                                                                                                    |     74|
|271   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_132                                                                                                                                              |     29|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2542                                                                                                                                    |     20|
|273   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_133                                                                                                                                              |     92|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2541                                                                                                                                    |     83|
|275   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_134                                                                                                                                              |     24|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2540                                                                                                                                    |     16|
|277   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_135                                                                                                                                              |    104|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2539                                                                                                                                    |     94|
|279   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_136                                                                                                                                              |     29|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2538                                                                                                                                    |     21|
|281   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_137                                                                                                                                              |     95|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2537                                                                                                                                    |     86|
|283   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_138                                                                                                                                              |     28|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2536                                                                                                                                    |     20|
|285   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_139                                                                                                                                              |    110|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2535                                                                                                                                    |    101|
|287   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_140                                                                                                                                              |     29|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2534                                                                                                                                    |     21|
|289   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_141                                                                                                                                              |    110|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2533                                                                                                                                    |    101|
|291   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_142                                                                                                                                              |     27|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2532                                                                                                                                    |     19|
|293   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_143                                                                                                                                              |     89|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2531                                                                                                                                    |     79|
|295   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_144                                                                                                                                              |     29|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2530                                                                                                                                    |     21|
|297   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_145                                                                                                                                              |     92|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2529                                                                                                                                    |     83|
|299   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_146                                                                                                                                              |     29|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2528                                                                                                                                    |     21|
|301   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_147                                                                                                                                              |     95|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                         |     86|
|303   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s                                                                                            |  42067|
|304   |    mul_8s_7s_14_1_1_U124                                             |hls_dummy_mul_8s_7s_14_1_1                                                                                                                                              |      4|
|305   |    mul_8s_7s_14_1_1_U153                                             |hls_dummy_mul_8s_7s_14_1_1_2094                                                                                                                                         |      4|
|306   |    mul_8s_7s_14_1_1_U182                                             |hls_dummy_mul_8s_7s_14_1_1_2095                                                                                                                                         |      4|
|307   |    mul_8s_7s_14_1_1_U211                                             |hls_dummy_mul_8s_7s_14_1_1_2096                                                                                                                                         |      4|
|308   |    mul_8s_7s_14_1_1_U240                                             |hls_dummy_mul_8s_7s_14_1_1_2097                                                                                                                                         |      4|
|309   |    mul_8s_7s_14_1_1_U269                                             |hls_dummy_mul_8s_7s_14_1_1_2098                                                                                                                                         |      4|
|310   |    mul_8s_7s_14_1_1_U298                                             |hls_dummy_mul_8s_7s_14_1_1_2099                                                                                                                                         |      4|
|311   |    mul_8s_7s_14_1_1_U327                                             |hls_dummy_mul_8s_7s_14_1_1_2100                                                                                                                                         |      4|
|312   |    mul_8s_7s_14_1_1_U356                                             |hls_dummy_mul_8s_7s_14_1_1_2101                                                                                                                                         |      4|
|313   |    mul_8s_7s_14_1_1_U37                                              |hls_dummy_mul_8s_7s_14_1_1_2102                                                                                                                                         |      4|
|314   |    mul_8s_7s_14_1_1_U385                                             |hls_dummy_mul_8s_7s_14_1_1_2103                                                                                                                                         |      4|
|315   |    mul_8s_7s_14_1_1_U414                                             |hls_dummy_mul_8s_7s_14_1_1_2104                                                                                                                                         |      4|
|316   |    mul_8s_7s_14_1_1_U444                                             |hls_dummy_mul_8s_7s_14_1_1_2105                                                                                                                                         |     16|
|317   |    mul_8s_7s_14_1_1_U66                                              |hls_dummy_mul_8s_7s_14_1_1_2106                                                                                                                                         |      4|
|318   |    mul_8s_7s_14_1_1_U95                                              |hls_dummy_mul_8s_7s_14_1_1_2107                                                                                                                                         |      4|
|319   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1_2108                                                                                                                                         |     28|
|320   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_2109                                                                                                                                         |     16|
|321   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_2110                                                                                                                                         |     25|
|322   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_2111                                                                                                                                         |     20|
|323   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_2112                                                                                                                                         |     16|
|324   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_2113                                                                                                                                         |     33|
|325   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_2114                                                                                                                                         |     16|
|326   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_2115                                                                                                                                         |     17|
|327   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_2116                                                                                                                                         |     25|
|328   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_2117                                                                                                                                         |     27|
|329   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_2118                                                                                                                                         |     28|
|330   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_2119                                                                                                                                         |     28|
|331   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_2120                                                                                                                                         |     21|
|332   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_2121                                                                                                                                         |     25|
|333   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_2122                                                                                                                                         |     20|
|334   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_2123                                                                                                                                         |     29|
|335   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_2124                                                                                                                                         |     16|
|336   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_2125                                                                                                                                         |     16|
|337   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_2126                                                                                                                                         |     20|
|338   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_2127                                                                                                                                         |     16|
|339   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_2128                                                                                                                                         |     33|
|340   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_2129                                                                                                                                         |     17|
|341   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_2130                                                                                                                                         |     28|
|342   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_2131                                                                                                                                         |     16|
|343   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_2132                                                                                                                                         |     21|
|344   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_2133                                                                                                                                         |     28|
|345   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_2134                                                                                                                                         |     17|
|346   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_2135                                                                                                                                         |     24|
|347   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_2136                                                                                                                                         |     20|
|348   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_2137                                                                                                                                         |     16|
|349   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_2138                                                                                                                                         |     16|
|350   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_2139                                                                                                                                         |     25|
|351   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_2140                                                                                                                                         |     28|
|352   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_2141                                                                                                                                         |     20|
|353   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_2142                                                                                                                                         |     16|
|354   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_2143                                                                                                                                         |     33|
|355   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_2144                                                                                                                                         |     16|
|356   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_2145                                                                                                                                         |     17|
|357   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_2146                                                                                                                                         |     25|
|358   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_2147                                                                                                                                         |     27|
|359   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_2148                                                                                                                                         |     28|
|360   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_2149                                                                                                                                         |     21|
|361   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_2150                                                                                                                                         |     27|
|362   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_2151                                                                                                                                         |     28|
|363   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_2152                                                                                                                                         |     20|
|364   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_2153                                                                                                                                         |     29|
|365   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_2154                                                                                                                                         |     16|
|366   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_2155                                                                                                                                         |     16|
|367   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_2156                                                                                                                                         |     20|
|368   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_2157                                                                                                                                         |     16|
|369   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_2158                                                                                                                                         |     33|
|370   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_2159                                                                                                                                         |     17|
|371   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_2160                                                                                                                                         |     16|
|372   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_2161                                                                                                                                         |     21|
|373   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_2162                                                                                                                                         |     28|
|374   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_2163                                                                                                                                         |     28|
|375   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_2164                                                                                                                                         |     17|
|376   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_2165                                                                                                                                         |     26|
|377   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_2166                                                                                                                                         |     20|
|378   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_2167                                                                                                                                         |     16|
|379   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_2168                                                                                                                                         |     16|
|380   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_2169                                                                                                                                         |     25|
|381   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_2170                                                                                                                                         |     20|
|382   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_2171                                                                                                                                         |     16|
|383   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_2172                                                                                                                                         |     28|
|384   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_2173                                                                                                                                         |     33|
|385   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_2174                                                                                                                                         |     16|
|386   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_2175                                                                                                                                         |     17|
|387   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_2176                                                                                                                                         |     25|
|388   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_2177                                                                                                                                         |     27|
|389   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_2178                                                                                                                                         |     28|
|390   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_2179                                                                                                                                         |     21|
|391   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_2180                                                                                                                                         |     28|
|392   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_2181                                                                                                                                         |     21|
|393   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_2182                                                                                                                                         |     29|
|394   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_2183                                                                                                                                         |     28|
|395   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_2184                                                                                                                                         |     16|
|396   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_2185                                                                                                                                         |     16|
|397   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_2186                                                                                                                                         |     20|
|398   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_2187                                                                                                                                         |     16|
|399   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_2188                                                                                                                                         |     33|
|400   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_2189                                                                                                                                         |     17|
|401   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_2190                                                                                                                                         |     16|
|402   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_2191                                                                                                                                         |     21|
|403   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_2192                                                                                                                                         |     28|
|404   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_2193                                                                                                                                         |     17|
|405   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_2194                                                                                                                                         |     28|
|406   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_2195                                                                                                                                         |     26|
|407   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_2196                                                                                                                                         |     21|
|408   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_2197                                                                                                                                         |     16|
|409   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_2198                                                                                                                                         |     16|
|410   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_2199                                                                                                                                         |     25|
|411   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_2200                                                                                                                                         |     20|
|412   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_2201                                                                                                                                         |     16|
|413   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_2202                                                                                                                                         |     33|
|414   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_2203                                                                                                                                         |     16|
|415   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_2204                                                                                                                                         |     28|
|416   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_2205                                                                                                                                         |     17|
|417   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_2206                                                                                                                                         |     26|
|418   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_2207                                                                                                                                         |     27|
|419   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_2208                                                                                                                                         |     28|
|420   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_2209                                                                                                                                         |     21|
|421   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_2210                                                                                                                                         |     28|
|422   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_2211                                                                                                                                         |     21|
|423   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_2212                                                                                                                                         |     31|
|424   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_2213                                                                                                                                         |     16|
|425   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_2214                                                                                                                                         |     16|
|426   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_2215                                                                                                                                         |     28|
|427   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_2216                                                                                                                                         |     20|
|428   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_2217                                                                                                                                         |     16|
|429   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_2218                                                                                                                                         |     33|
|430   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_2219                                                                                                                                         |     17|
|431   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_2220                                                                                                                                         |     16|
|432   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_2221                                                                                                                                         |     21|
|433   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_2222                                                                                                                                         |     28|
|434   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_2223                                                                                                                                         |     17|
|435   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_2224                                                                                                                                         |     26|
|436   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_2225                                                                                                                                         |     21|
|437   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_2226                                                                                                                                         |     28|
|438   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_2227                                                                                                                                         |     17|
|439   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_2228                                                                                                                                         |     16|
|440   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_2229                                                                                                                                         |     25|
|441   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_2230                                                                                                                                         |     20|
|442   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_2231                                                                                                                                         |     16|
|443   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_2232                                                                                                                                         |     33|
|444   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_2233                                                                                                                                         |     16|
|445   |    mul_8s_8s_14_1_1_U218                                             |hls_dummy_mul_8s_8s_14_1_1_2234                                                                                                                                         |     17|
|446   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_2235                                                                                                                                         |     26|
|447   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_2236                                                                                                                                         |     28|
|448   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_2237                                                                                                                                         |     27|
|449   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_2238                                                                                                                                         |     28|
|450   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_2239                                                                                                                                         |     21|
|451   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_2240                                                                                                                                         |     28|
|452   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_2241                                                                                                                                         |     21|
|453   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_2242                                                                                                                                         |     31|
|454   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_2243                                                                                                                                         |     17|
|455   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_2244                                                                                                                                         |     16|
|456   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_2245                                                                                                                                         |     20|
|457   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_2246                                                                                                                                         |     16|
|458   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_2247                                                                                                                                         |     28|
|459   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_2248                                                                                                                                         |     33|
|460   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_2249                                                                                                                                         |     17|
|461   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_2250                                                                                                                                         |     16|
|462   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_2251                                                                                                                                         |     21|
|463   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_2252                                                                                                                                         |     28|
|464   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_2253                                                                                                                                         |     17|
|465   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_2254                                                                                                                                         |     26|
|466   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_2255                                                                                                                                         |     21|
|467   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_2256                                                                                                                                         |     17|
|468   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_2257                                                                                                                                         |     17|
|469   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_2258                                                                                                                                         |     25|
|470   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_2259                                                                                                                                         |     25|
|471   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_2260                                                                                                                                         |     20|
|472   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_2261                                                                                                                                         |     16|
|473   |    mul_8s_8s_14_1_1_U244                                             |hls_dummy_mul_8s_8s_14_1_1_2262                                                                                                                                         |     33|
|474   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_2263                                                                                                                                         |     16|
|475   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_2264                                                                                                                                         |     17|
|476   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_2265                                                                                                                                         |     26|
|477   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_2266                                                                                                                                         |     27|
|478   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_2267                                                                                                                                         |     28|
|479   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_2268                                                                                                                                         |     25|
|480   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_2269                                                                                                                                         |     21|
|481   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_2270                                                                                                                                         |     28|
|482   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_2271                                                                                                                                         |     21|
|483   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1_2272                                                                                                                                         |     31|
|484   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_2273                                                                                                                                         |     17|
|485   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_2274                                                                                                                                         |     17|
|486   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_2275                                                                                                                                         |     20|
|487   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_2276                                                                                                                                         |     16|
|488   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_2277                                                                                                                                         |     33|
|489   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_2278                                                                                                                                         |     17|
|490   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_2279                                                                                                                                         |     20|
|491   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_2280                                                                                                                                         |     16|
|492   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_2281                                                                                                                                         |     21|
|493   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_2282                                                                                                                                         |     28|
|494   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_2283                                                                                                                                         |     17|
|495   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_2284                                                                                                                                         |     26|
|496   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_2285                                                                                                                                         |     21|
|497   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_2286                                                                                                                                         |     17|
|498   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_2287                                                                                                                                         |     17|
|499   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_2288                                                                                                                                         |     27|
|500   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_2289                                                                                                                                         |     25|
|501   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_2290                                                                                                                                         |     20|
|502   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_2291                                                                                                                                         |     16|
|503   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_2292                                                                                                                                         |     33|
|504   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_2293                                                                                                                                         |     16|
|505   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_2294                                                                                                                                         |     17|
|506   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_2295                                                                                                                                         |     26|
|507   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_2296                                                                                                                                         |     28|
|508   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_2297                                                                                                                                         |     28|
|509   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_2298                                                                                                                                         |     21|
|510   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_2299                                                                                                                                         |     28|
|511   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_2300                                                                                                                                         |     20|
|512   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_2301                                                                                                                                         |     21|
|513   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_2302                                                                                                                                         |     31|
|514   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_2303                                                                                                                                         |     17|
|515   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_2304                                                                                                                                         |     17|
|516   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_2305                                                                                                                                         |     21|
|517   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_2306                                                                                                                                         |     16|
|518   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_2307                                                                                                                                         |     33|
|519   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_2308                                                                                                                                         |     17|
|520   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_2309                                                                                                                                         |     16|
|521   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_2310                                                                                                                                         |     21|
|522   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_2311                                                                                                                                         |     29|
|523   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_2312                                                                                                                                         |     28|
|524   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_2313                                                                                                                                         |     17|
|525   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_2314                                                                                                                                         |     26|
|526   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_2315                                                                                                                                         |     21|
|527   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_2316                                                                                                                                         |     17|
|528   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_2317                                                                                                                                         |     17|
|529   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_2318                                                                                                                                         |     28|
|530   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_2319                                                                                                                                         |     21|
|531   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_2320                                                                                                                                         |     16|
|532   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_2321                                                                                                                                         |     16|
|533   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_2322                                                                                                                                         |     33|
|534   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_2323                                                                                                                                         |     16|
|535   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_2324                                                                                                                                         |     17|
|536   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_2325                                                                                                                                         |     26|
|537   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_2326                                                                                                                                         |     28|
|538   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_2327                                                                                                                                         |     28|
|539   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_2328                                                                                                                                         |     21|
|540   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_2329                                                                                                                                         |     28|
|541   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_2330                                                                                                                                         |     21|
|542   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_2331                                                                                                                                         |     31|
|543   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_2332                                                                                                                                         |     16|
|544   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_2333                                                                                                                                         |     17|
|545   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_2334                                                                                                                                         |     17|
|546   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_2335                                                                                                                                         |     21|
|547   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_2336                                                                                                                                         |     17|
|548   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_2337                                                                                                                                         |     33|
|549   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_2338                                                                                                                                         |     17|
|550   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_2339                                                                                                                                         |     16|
|551   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_2340                                                                                                                                         |     21|
|552   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_2341                                                                                                                                         |     28|
|553   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_2342                                                                                                                                         |     17|
|554   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_2343                                                                                                                                         |     20|
|555   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_2344                                                                                                                                         |     26|
|556   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_2345                                                                                                                                         |     21|
|557   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_2346                                                                                                                                         |     17|
|558   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_2347                                                                                                                                         |     17|
|559   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_2348                                                                                                                                         |     28|
|560   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_2349                                                                                                                                         |     21|
|561   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_2350                                                                                                                                         |     17|
|562   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_2351                                                                                                                                         |     33|
|563   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_2352                                                                                                                                         |     16|
|564   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_2353                                                                                                                                         |     16|
|565   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_2354                                                                                                                                         |     17|
|566   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_2355                                                                                                                                         |     26|
|567   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_2356                                                                                                                                         |     28|
|568   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_2357                                                                                                                                         |     28|
|569   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_2358                                                                                                                                         |     21|
|570   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_2359                                                                                                                                         |     28|
|571   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_2360                                                                                                                                         |     21|
|572   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_2361                                                                                                                                         |     31|
|573   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_2362                                                                                                                                         |     17|
|574   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_2363                                                                                                                                         |     17|
|575   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_2364                                                                                                                                         |     33|
|576   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_2365                                                                                                                                         |     21|
|577   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_2366                                                                                                                                         |     17|
|578   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_2367                                                                                                                                         |     34|
|579   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_2368                                                                                                                                         |     17|
|580   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_2369                                                                                                                                         |     16|
|581   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_2370                                                                                                                                         |     21|
|582   |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_2371                                                                                                                                         |     28|
|583   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_2372                                                                                                                                         |     17|
|584   |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_2373                                                                                                                                         |     26|
|585   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_2374                                                                                                                                         |     21|
|586   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_2375                                                                                                                                         |     17|
|587   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_2376                                                                                                                                         |     17|
|588   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_2377                                                                                                                                         |     17|
|589   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_2378                                                                                                                                         |     28|
|590   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_2379                                                                                                                                         |     21|
|591   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_2380                                                                                                                                         |     17|
|592   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_2381                                                                                                                                         |     34|
|593   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_2382                                                                                                                                         |     16|
|594   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_2383                                                                                                                                         |     17|
|595   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_2384                                                                                                                                         |     26|
|596   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_2385                                                                                                                                         |     16|
|597   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_2386                                                                                                                                         |     28|
|598   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_2387                                                                                                                                         |     28|
|599   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_2388                                                                                                                                         |     21|
|600   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_2389                                                                                                                                         |     28|
|601   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_2390                                                                                                                                         |     21|
|602   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_2391                                                                                                                                         |     31|
|603   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_2392                                                                                                                                         |     17|
|604   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_2393                                                                                                                                         |     17|
|605   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_2394                                                                                                                                         |     21|
|606   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_2395                                                                                                                                         |     17|
|607   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_2396                                                                                                                                         |     35|
|608   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_2397                                                                                                                                         |     18|
|609   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_2398                                                                                                                                         |     16|
|610   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_2399                                                                                                                                         |     21|
|611   |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_2400                                                                                                                                         |     28|
|612   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_2401                                                                                                                                         |     17|
|613   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_2402                                                                                                                                         |     26|
|614   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_2403                                                                                                                                         |     21|
|615   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_2404                                                                                                                                         |     17|
|616   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_2405                                                                                                                                         |     17|
|617   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_2406                                                                                                                                         |     20|
|618   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_2407                                                                                                                                         |     28|
|619   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_2408                                                                                                                                         |     21|
|620   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_2409                                                                                                                                         |     17|
|621   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_2410                                                                                                                                         |     35|
|622   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_2411                                                                                                                                         |     17|
|623   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_2412                                                                                                                                         |     17|
|624   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_2413                                                                                                                                         |     26|
|625   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_2414                                                                                                                                         |     28|
|626   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_2415                                                                                                                                         |     28|
|627   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_2416                                                                                                                                         |     25|
|628   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_2417                                                                                                                                         |     21|
|629   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_2418                                                                                                                                         |     28|
|630   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_2419                                                                                                                                         |     21|
|631   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_2420                                                                                                                                         |     31|
|632   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_2421                                                                                                                                         |     17|
|633   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_2422                                                                                                                                         |     17|
|634   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_2423                                                                                                                                         |     21|
|635   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_2424                                                                                                                                         |     17|
|636   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_2425                                                                                                                                         |     35|
|637   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_2426                                                                                                                                         |     18|
|638   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_2427                                                                                                                                         |     16|
|639   |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_2428                                                                                                                                         |     17|
|640   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_2429                                                                                                                                         |     21|
|641   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_2430                                                                                                                                         |     28|
|642   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_2431                                                                                                                                         |     17|
|643   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_2432                                                                                                                                         |     26|
|644   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_2433                                                                                                                                         |     21|
|645   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_2434                                                                                                                                         |     17|
|646   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_2435                                                                                                                                         |     17|
|647   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_2436                                                                                                                                         |     28|
|648   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_2437                                                                                                                                         |     21|
|649   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_2438                                                                                                                                         |     24|
|650   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_2439                                                                                                                                         |     17|
|651   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_2440                                                                                                                                         |     35|
|652   |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_2441                                                                                                                                         |     17|
|653   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_2442                                                                                                                                         |     18|
|654   |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_2443                                                                                                                                         |     26|
|655   |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_2444                                                                                                                                         |     28|
|656   |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_2445                                                                                                                                         |     28|
|657   |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_2446                                                                                                                                         |     21|
|658   |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_2447                                                                                                                                         |     28|
|659   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_2448                                                                                                                                         |     20|
|660   |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_2449                                                                                                                                         |     21|
|661   |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_2450                                                                                                                                         |     21|
|662   |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_2451                                                                                                                                         |     37|
|663   |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_2452                                                                                                                                         |     17|
|664   |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_2453                                                                                                                                         |     21|
|665   |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_2454                                                                                                                                         |     17|
|666   |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_2455                                                                                                                                         |     35|
|667   |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_2456                                                                                                                                         |     18|
|668   |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_2457                                                                                                                                         |     17|
|669   |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_2458                                                                                                                                         |     49|
|670   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_2459                                                                                                                                         |     16|
|671   |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_2460                                                                                                                                         |     21|
|672   |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_2461                                                                                                                                         |     28|
|673   |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_2462                                                                                                                                         |     17|
|674   |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_2463                                                                                                                                         |     25|
|675   |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_2464                                                                                                                                         |     21|
|676   |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_2465                                                                                                                                         |     17|
|677   |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_2466                                                                                                                                         |     17|
|678   |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_2467                                                                                                                                         |     28|
|679   |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_2468                                                                                                                                         |     21|
|680   |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_2469                                                                                                                                         |     17|
|681   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_2470                                                                                                                                         |     16|
|682   |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_2471                                                                                                                                         |     35|
|683   |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_2472                                                                                                                                         |     17|
|684   |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_2473                                                                                                                                         |     18|
|685   |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_2474                                                                                                                                         |     28|
|686   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_2475                                                                                                                                         |     25|
|687   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_2476                                                                                                                                         |     20|
|688   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_2477                                                                                                                                         |     16|
|689   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_2478                                                                                                                                         |     33|
|690   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_2479                                                                                                                                         |     16|
|691   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_2480                                                                                                                                         |     17|
|692   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_2481                                                                                                                                         |     25|
|693   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_2482                                                                                                                                         |     27|
|694   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_2483                                                                                                                                         |     25|
|695   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_2484                                                                                                                                         |     20|
|696   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_2485                                                                                                                                         |     25|
|697   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_2486                                                                                                                                         |     20|
|698   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_2487                                                                                                                                         |     29|
|699   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_2488                                                                                                                                         |     16|
|700   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_2489                                                                                                                                         |     16|
|701   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_2490                                                                                                                                         |     20|
|702   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_2491                                                                                                                                         |     16|
|703   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_2492                                                                                                                                         |     33|
|704   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_2493                                                                                                                                         |     17|
|705   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_2494                                                                                                                                         |     16|
|706   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_2495                                                                                                                                         |     21|
|707   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_2496                                                                                                                                         |     26|
|708   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_2497                                                                                                                                         |     16|
|709   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_2498                                                                                                                                         |     24|
|710   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_2499                                                                                                                                         |     20|
|711   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_2500                                                                                                                                         |     16|
|712   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_2501                                                                                                                                         |     16|
|713   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_2502                                                                                                                                         |     25|
|714   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_2503                                                                                                                                         |     20|
|715   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_2504                                                                                                                                         |     16|
|716   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_2505                                                                                                                                         |     33|
|717   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_2506                                                                                                                                         |     16|
|718   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_2507                                                                                                                                         |     17|
|719   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_2508                                                                                                                                         |     25|
|720   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_2509                                                                                                                                         |     27|
|721   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_2510                                                                                                                                         |     27|
|722   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_2511                                                                                                                                         |     20|
|723   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_2512                                                                                                                                         |     25|
|724   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_2513                                                                                                                                         |     20|
|725   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_2514                                                                                                                                         |     29|
|726   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_2515                                                                                                                                         |     16|
|727   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_2516                                                                                                                                         |     16|
|728   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_2517                                                                                                                                         |     20|
|729   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_2518                                                                                                                                         |     16|
|730   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_2519                                                                                                                                         |     33|
|731   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_2520                                                                                                                                         |     17|
|732   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_2521                                                                                                                                         |     16|
|733   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_2522                                                                                                                                         |     21|
|734   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_2523                                                                                                                                         |     28|
|735   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_2524                                                                                                                                         |     16|
|736   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_2525                                                                                                                                         |     24|
|737   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_2526                                                                                                                                         |     20|
|738   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_2527                                                                                                                                         |     16|
|739   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb                                                                              |  23141|
|740   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s                                                                                            |  69726|
|741   |    mac_muladd_8s_8s_14ns_14_1_1_U1183                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                                                                                                  |     25|
|742   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2093                                                                                                                     |     25|
|743   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__38   |      8|
|744   |    mac_muladd_8s_8s_14ns_14_1_1_U1184                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_148                                                                                                                              |      1|
|745   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2092                                                                                                                     |      1|
|746   |    mac_muladd_8s_8s_14ns_14_1_1_U1185                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_149                                                                                                                              |     36|
|747   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2091                                                                                                                     |     36|
|748   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__13   |      8|
|749   |    mac_muladd_8s_8s_14ns_14_1_1_U1186                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_150                                                                                                                              |     17|
|750   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2090                                                                                                                     |     17|
|751   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__67   |      8|
|752   |    mac_muladd_8s_8s_14ns_14_1_1_U1187                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_151                                                                                                                              |     22|
|753   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2089                                                                                                                     |     22|
|754   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__22   |      8|
|755   |    mac_muladd_8s_8s_14ns_14_1_1_U1188                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_152                                                                                                                              |     13|
|756   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2088                                                                                                                     |     13|
|757   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__131  |      8|
|758   |    mac_muladd_8s_8s_14ns_14_1_1_U1189                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_153                                                                                                                              |     38|
|759   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2087                                                                                                                     |     38|
|760   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__126  |      8|
|761   |    mac_muladd_8s_8s_14ns_14_1_1_U1190                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_154                                                                                                                              |      9|
|762   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2086                                                                                                                     |      9|
|763   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__45   |      8|
|764   |    mac_muladd_8s_8s_14ns_14_1_1_U1191                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_155                                                                                                                              |     23|
|765   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2085                                                                                                                     |     23|
|766   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__23   |      8|
|767   |    mac_muladd_8s_8s_14ns_14_1_1_U1192                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_156                                                                                                                              |      8|
|768   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2084                                                                                                                     |      8|
|769   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__105  |      8|
|770   |    mac_muladd_8s_8s_14ns_14_1_1_U1193                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_157                                                                                                                              |     35|
|771   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2083                                                                                                                     |     35|
|772   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__81   |      8|
|773   |    mac_muladd_8s_8s_14ns_14_1_1_U1194                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_158                                                                                                                              |     41|
|774   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2082                                                                                                                     |     41|
|775   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__44   |      8|
|776   |    mac_muladd_8s_8s_14ns_14_1_1_U1195                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_159                                                                                                                              |     11|
|777   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2081                                                                                                                     |     11|
|778   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__37   |      8|
|779   |    mac_muladd_8s_8s_14ns_14_1_1_U1196                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_160                                                                                                                              |     19|
|780   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2080                                                                                                                     |     19|
|781   |    mac_muladd_8s_8s_14ns_14_1_1_U1197                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_161                                                                                                                              |      8|
|782   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2079                                                                                                                     |      8|
|783   |    mac_muladd_8s_8s_14ns_14_1_1_U1198                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_162                                                                                                                              |     10|
|784   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2078                                                                                                                     |     10|
|785   |    mac_muladd_8s_8s_14ns_14_1_1_U1199                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_163                                                                                                                              |     36|
|786   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2077                                                                                                                     |     36|
|787   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__76   |      8|
|788   |    mac_muladd_8s_8s_14ns_14_1_1_U1200                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_164                                                                                                                              |     19|
|789   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2076                                                                                                                     |     19|
|790   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__2    |      8|
|791   |    mac_muladd_8s_8s_14ns_14_1_1_U1201                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_165                                                                                                                              |      8|
|792   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2075                                                                                                                     |      8|
|793   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__90   |      8|
|794   |    mac_muladd_8s_8s_14ns_14_1_1_U1202                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_166                                                                                                                              |     13|
|795   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2074                                                                                                                     |     13|
|796   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__36   |      8|
|797   |    mac_muladd_8s_8s_14ns_14_1_1_U1203                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_167                                                                                                                              |     37|
|798   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2073                                                                                                                     |     37|
|799   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__107  |      8|
|800   |    mac_muladd_8s_8s_14ns_14_1_1_U1204                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_168                                                                                                                              |     24|
|801   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2072                                                                                                                     |     24|
|802   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__80   |      8|
|803   |    mac_muladd_8s_8s_14ns_14_1_1_U1205                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_169                                                                                                                              |      9|
|804   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2071                                                                                                                     |      9|
|805   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__46   |      8|
|806   |    mac_muladd_8s_8s_14ns_14_1_1_U1206                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_170                                                                                                                              |     24|
|807   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2070                                                                                                                     |     24|
|808   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__67   |      8|
|809   |    mac_muladd_8s_8s_14ns_14_1_1_U1207                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_171                                                                                                                              |     26|
|810   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2069                                                                                                                     |     26|
|811   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__59   |      8|
|812   |    mac_muladd_8s_8s_14ns_14_1_1_U1208                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_172                                                                                                                              |     45|
|813   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2068                                                                                                                     |     45|
|814   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__95   |      8|
|815   |    mac_muladd_8s_8s_14ns_14_1_1_U1209                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_173                                                                                                                              |     20|
|816   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2067                                                                                                                     |     20|
|817   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__50   |      8|
|818   |    mac_muladd_8s_8s_14ns_14_1_1_U1210                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_174                                                                                                                              |     17|
|819   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2066                                                                                                                     |     17|
|820   |    mac_muladd_8s_8s_14ns_14_1_1_U1211                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_175                                                                                                                              |     10|
|821   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2065                                                                                                                     |     10|
|822   |    mac_muladd_8s_8s_14ns_14_1_1_U1212                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_176                                                                                                                              |      8|
|823   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2064                                                                                                                     |      8|
|824   |    mac_muladd_8s_8s_14ns_14_1_1_U1213                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_177                                                                                                                              |     31|
|825   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2063                                                                                                                     |     31|
|826   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__71   |      8|
|827   |    mac_muladd_8s_8s_14ns_14_1_1_U1214                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_178                                                                                                                              |     27|
|828   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2062                                                                                                                     |     27|
|829   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__18   |      8|
|830   |    mac_muladd_8s_8s_14ns_14_1_1_U1215                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_179                                                                                                                              |      9|
|831   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2061                                                                                                                     |      9|
|832   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__1    |      8|
|833   |    mac_muladd_8s_8s_14ns_14_1_1_U1216                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_180                                                                                                                              |     17|
|834   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2060                                                                                                                     |     17|
|835   |    mac_muladd_8s_8s_14ns_14_1_1_U1217                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_181                                                                                                                              |     28|
|836   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2059                                                                                                                     |     28|
|837   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__109  |      8|
|838   |    mac_muladd_8s_8s_14ns_14_1_1_U1218                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_182                                                                                                                              |     37|
|839   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2058                                                                                                                     |     37|
|840   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__28   |      8|
|841   |    mac_muladd_8s_8s_14ns_14_1_1_U1219                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_183                                                                                                                              |     25|
|842   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2057                                                                                                                     |     25|
|843   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__97   |      8|
|844   |    mac_muladd_8s_8s_14ns_14_1_1_U1220                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_184                                                                                                                              |      8|
|845   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2056                                                                                                                     |      8|
|846   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__99   |      8|
|847   |    mac_muladd_8s_8s_14ns_14_1_1_U1221                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_185                                                                                                                              |     25|
|848   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2055                                                                                                                     |     25|
|849   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__20   |      8|
|850   |    mac_muladd_8s_8s_14ns_14_1_1_U1222                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_186                                                                                                                              |     34|
|851   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2054                                                                                                                     |     34|
|852   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__39   |      8|
|853   |    mac_muladd_8s_8s_14ns_14_1_1_U1223                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_187                                                                                                                              |     52|
|854   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2053                                                                                                                     |     52|
|855   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__84   |      8|
|856   |    mac_muladd_8s_8s_14ns_14_1_1_U1224                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_188                                                                                                                              |     13|
|857   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2052                                                                                                                     |     13|
|858   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__74   |      8|
|859   |    mac_muladd_8s_8s_14ns_14_1_1_U1225                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_189                                                                                                                              |      1|
|860   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2051                                                                                                                     |      1|
|861   |    mac_muladd_8s_8s_14ns_14_1_1_U1226                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_190                                                                                                                              |      8|
|862   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2050                                                                                                                     |      8|
|863   |    mac_muladd_8s_8s_14ns_14_1_1_U1227                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_191                                                                                                                              |     18|
|864   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2049                                                                                                                     |     18|
|865   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__29   |      8|
|866   |    mac_muladd_8s_8s_14ns_14_1_1_U1228                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_192                                                                                                                              |     37|
|867   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2048                                                                                                                     |     37|
|868   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__1    |      8|
|869   |    mac_muladd_8s_8s_14ns_14_1_1_U1229                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_193                                                                                                                              |     17|
|870   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2047                                                                                                                     |     17|
|871   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__57   |      8|
|872   |    mac_muladd_8s_8s_14ns_14_1_1_U1230                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_194                                                                                                                              |     17|
|873   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2046                                                                                                                     |     17|
|874   |    mac_muladd_8s_8s_14ns_14_1_1_U1231                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_195                                                                                                                              |     14|
|875   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2045                                                                                                                     |     14|
|876   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|877   |    mac_muladd_8s_8s_14ns_14_1_1_U1232                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_196                                                                                                                              |     20|
|878   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2044                                                                                                                     |     20|
|879   |    mac_muladd_8s_8s_14ns_14_1_1_U1233                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_197                                                                                                                              |     17|
|880   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2043                                                                                                                     |     17|
|881   |    mac_muladd_8s_8s_14ns_14_1_1_U1234                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_198                                                                                                                              |     21|
|882   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2042                                                                                                                     |     21|
|883   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__62   |      8|
|884   |    mac_muladd_8s_8s_14ns_14_1_1_U1235                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_199                                                                                                                              |      9|
|885   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2041                                                                                                                     |      9|
|886   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__9    |      8|
|887   |    mac_muladd_8s_8s_14ns_14_1_1_U1236                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_200                                                                                                                              |     32|
|888   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2040                                                                                                                     |     32|
|889   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__140  |      8|
|890   |    mac_muladd_8s_8s_14ns_14_1_1_U1237                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_201                                                                                                                              |     52|
|891   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2039                                                                                                                     |     52|
|892   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__112  |      8|
|893   |    mac_muladd_8s_8s_14ns_14_1_1_U1238                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_202                                                                                                                              |     20|
|894   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2038                                                                                                                     |     20|
|895   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__100  |      8|
|896   |    mac_muladd_8s_8s_14ns_14_1_1_U1239                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_203                                                                                                                              |      1|
|897   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2037                                                                                                                     |      1|
|898   |    mac_muladd_8s_8s_14ns_14_1_1_U1240                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_204                                                                                                                              |     25|
|899   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2036                                                                                                                     |     25|
|900   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__129  |      8|
|901   |    mac_muladd_8s_8s_14ns_14_1_1_U1241                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_205                                                                                                                              |      8|
|902   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2035                                                                                                                     |      8|
|903   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__18   |      8|
|904   |    mac_muladd_8s_8s_14ns_14_1_1_U1242                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_206                                                                                                                              |     38|
|905   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2034                                                                                                                     |     38|
|906   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__137  |      8|
|907   |    mac_muladd_8s_8s_14ns_14_1_1_U1243                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_207                                                                                                                              |     17|
|908   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2033                                                                                                                     |     17|
|909   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__25   |      8|
|910   |    mac_muladd_8s_8s_14ns_14_1_1_U1244                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_208                                                                                                                              |     36|
|911   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2032                                                                                                                     |     36|
|912   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__36   |      8|
|913   |    mac_muladd_8s_8s_14ns_14_1_1_U1245                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_209                                                                                                                              |     13|
|914   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2031                                                                                                                     |     13|
|915   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__97   |      8|
|916   |    mac_muladd_8s_8s_14ns_14_1_1_U1246                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_210                                                                                                                              |     32|
|917   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2030                                                                                                                     |     32|
|918   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__60   |      8|
|919   |    mac_muladd_8s_8s_14ns_14_1_1_U1247                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_211                                                                                                                              |      8|
|920   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2029                                                                                                                     |      8|
|921   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__33   |      8|
|922   |    mac_muladd_8s_8s_14ns_14_1_1_U1248                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_212                                                                                                                              |     36|
|923   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2028                                                                                                                     |     36|
|924   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__11   |      8|
|925   |    mac_muladd_8s_8s_14ns_14_1_1_U1249                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_213                                                                                                                              |     17|
|926   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2027                                                                                                                     |     17|
|927   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__16   |      8|
|928   |    mac_muladd_8s_8s_14ns_14_1_1_U1250                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_214                                                                                                                              |     35|
|929   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2026                                                                                                                     |     35|
|930   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__138  |      8|
|931   |    mac_muladd_8s_8s_14ns_14_1_1_U1251                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_215                                                                                                                              |     36|
|932   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2025                                                                                                                     |     36|
|933   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__41   |      8|
|934   |    mac_muladd_8s_8s_14ns_14_1_1_U1252                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_216                                                                                                                              |     17|
|935   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2024                                                                                                                     |     17|
|936   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__130  |      8|
|937   |    mac_muladd_8s_8s_14ns_14_1_1_U1253                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_217                                                                                                                              |      9|
|938   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2023                                                                                                                     |      9|
|939   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__81   |      8|
|940   |    mac_muladd_8s_8s_14ns_14_1_1_U1254                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_218                                                                                                                              |     25|
|941   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2022                                                                                                                     |     25|
|942   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__64   |      8|
|943   |    mac_muladd_8s_8s_14ns_14_1_1_U1255                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_219                                                                                                                              |     11|
|944   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2021                                                                                                                     |     11|
|945   |    mac_muladd_8s_8s_14ns_14_1_1_U1256                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_220                                                                                                                              |      8|
|946   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2020                                                                                                                     |      8|
|947   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__27   |      8|
|948   |    mac_muladd_8s_8s_14ns_14_1_1_U1257                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_221                                                                                                                              |     25|
|949   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2019                                                                                                                     |     25|
|950   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__142  |      8|
|951   |    mac_muladd_8s_8s_14ns_14_1_1_U1258                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_222                                                                                                                              |      9|
|952   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2018                                                                                                                     |      9|
|953   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__47   |      8|
|954   |    mac_muladd_8s_8s_14ns_14_1_1_U1259                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_223                                                                                                                              |     38|
|955   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2017                                                                                                                     |     38|
|956   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__96   |      8|
|957   |    mac_muladd_8s_8s_14ns_14_1_1_U1260                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_224                                                                                                                              |     20|
|958   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2016                                                                                                                     |     20|
|959   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__102  |      8|
|960   |    mac_muladd_8s_8s_14ns_14_1_1_U1261                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_225                                                                                                                              |     31|
|961   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2015                                                                                                                     |     31|
|962   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__42   |      8|
|963   |    mac_muladd_8s_8s_14ns_14_1_1_U1262                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_226                                                                                                                              |     25|
|964   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2014                                                                                                                     |     25|
|965   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__79   |      8|
|966   |    mac_muladd_8s_8s_14ns_14_1_1_U1263                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_227                                                                                                                              |     21|
|967   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2013                                                                                                                     |     21|
|968   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__48   |      8|
|969   |    mac_muladd_8s_8s_14ns_14_1_1_U1264                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_228                                                                                                                              |     17|
|970   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2012                                                                                                                     |     17|
|971   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__8    |      8|
|972   |    mac_muladd_8s_8s_14ns_14_1_1_U1265                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_229                                                                                                                              |     37|
|973   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2011                                                                                                                     |     37|
|974   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__55   |      8|
|975   |    mac_muladd_8s_8s_14ns_14_1_1_U1266                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_230                                                                                                                              |     40|
|976   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2010                                                                                                                     |     40|
|977   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__93   |      8|
|978   |    mac_muladd_8s_8s_14ns_14_1_1_U1267                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_231                                                                                                                              |     11|
|979   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2009                                                                                                                     |     11|
|980   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__47   |      8|
|981   |    mac_muladd_8s_8s_14ns_14_1_1_U1268                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_232                                                                                                                              |      1|
|982   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2008                                                                                                                     |      1|
|983   |    mac_muladd_8s_8s_14ns_14_1_1_U1269                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_233                                                                                                                              |     17|
|984   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2007                                                                                                                     |     17|
|985   |    mac_muladd_8s_8s_14ns_14_1_1_U1270                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_234                                                                                                                              |      8|
|986   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2006                                                                                                                     |      8|
|987   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__37   |      8|
|988   |    mac_muladd_8s_8s_14ns_14_1_1_U1271                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_235                                                                                                                              |     30|
|989   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2005                                                                                                                     |     30|
|990   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__88   |      8|
|991   |    mac_muladd_8s_8s_14ns_14_1_1_U1272                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_236                                                                                                                              |     19|
|992   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2004                                                                                                                     |     19|
|993   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__41   |      8|
|994   |    mac_muladd_8s_8s_14ns_14_1_1_U1273                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_237                                                                                                                              |     25|
|995   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2003                                                                                                                     |     25|
|996   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__28   |      8|
|997   |    mac_muladd_8s_8s_14ns_14_1_1_U1274                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_238                                                                                                                              |     14|
|998   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2002                                                                                                                     |     14|
|999   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__21   |      8|
|1000  |    mac_muladd_8s_8s_14ns_14_1_1_U1275                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_239                                                                                                                              |     29|
|1001  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2001                                                                                                                     |     29|
|1002  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__94   |      8|
|1003  |    mac_muladd_8s_8s_14ns_14_1_1_U1276                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_240                                                                                                                              |      8|
|1004  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2000                                                                                                                     |      8|
|1005  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__19   |      8|
|1006  |    mac_muladd_8s_8s_14ns_14_1_1_U1277                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_241                                                                                                                              |     24|
|1007  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1999                                                                                                                     |     24|
|1008  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__94   |      8|
|1009  |    mac_muladd_8s_8s_14ns_14_1_1_U1278                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_242                                                                                                                              |      9|
|1010  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1998                                                                                                                     |      9|
|1011  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__58   |      8|
|1012  |    mac_muladd_8s_8s_14ns_14_1_1_U1279                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_243                                                                                                                              |     38|
|1013  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1997                                                                                                                     |     38|
|1014  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__2    |      8|
|1015  |    mac_muladd_8s_8s_14ns_14_1_1_U1280                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_244                                                                                                                              |     42|
|1016  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1996                                                                                                                     |     42|
|1017  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__29   |      8|
|1018  |    mac_muladd_8s_8s_14ns_14_1_1_U1281                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_245                                                                                                                              |     12|
|1019  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1995                                                                                                                     |     12|
|1020  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__25   |      8|
|1021  |    mac_muladd_8s_8s_14ns_14_1_1_U1282                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_246                                                                                                                              |      8|
|1022  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1994                                                                                                                     |      8|
|1023  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__101  |      8|
|1024  |    mac_muladd_8s_8s_14ns_14_1_1_U1283                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_247                                                                                                                              |      8|
|1025  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1993                                                                                                                     |      8|
|1026  |    mac_muladd_8s_8s_14ns_14_1_1_U1284                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_248                                                                                                                              |     18|
|1027  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1992                                                                                                                     |     18|
|1028  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__1    |      8|
|1029  |    mac_muladd_8s_8s_14ns_14_1_1_U1285                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_249                                                                                                                              |     49|
|1030  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1991                                                                                                                     |     49|
|1031  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__132  |      8|
|1032  |    mac_muladd_8s_8s_14ns_14_1_1_U1286                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_250                                                                                                                              |     17|
|1033  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1990                                                                                                                     |     17|
|1034  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__82   |      8|
|1035  |    mac_muladd_8s_8s_14ns_14_1_1_U1287                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_251                                                                                                                              |     24|
|1036  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1989                                                                                                                     |     24|
|1037  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__52   |      8|
|1038  |    mac_muladd_8s_8s_14ns_14_1_1_U1288                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_252                                                                                                                              |     14|
|1039  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1988                                                                                                                     |     14|
|1040  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__69   |      8|
|1041  |    mac_muladd_8s_8s_14ns_14_1_1_U1289                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_253                                                                                                                              |     30|
|1042  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1987                                                                                                                     |     30|
|1043  |    mac_muladd_8s_8s_14ns_14_1_1_U1290                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_254                                                                                                                              |      9|
|1044  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1986                                                                                                                     |      9|
|1045  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__58   |      8|
|1046  |    mac_muladd_8s_8s_14ns_14_1_1_U1291                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_255                                                                                                                              |     23|
|1047  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1985                                                                                                                     |     23|
|1048  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__92   |      8|
|1049  |    mac_muladd_8s_8s_14ns_14_1_1_U1292                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_256                                                                                                                              |     12|
|1050  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1984                                                                                                                     |     12|
|1051  |    mac_muladd_8s_8s_14ns_14_1_1_U1293                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_257                                                                                                                              |     15|
|1052  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1983                                                                                                                     |     15|
|1053  |    mac_muladd_8s_8s_14ns_14_1_1_U1294                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_258                                                                                                                              |     22|
|1054  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1982                                                                                                                     |     22|
|1055  |    mac_muladd_8s_8s_14ns_14_1_1_U1295                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_259                                                                                                                              |     13|
|1056  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1981                                                                                                                     |     13|
|1057  |    mac_muladd_8s_8s_14ns_14_1_1_U1296                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_260                                                                                                                              |     10|
|1058  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1980                                                                                                                     |     10|
|1059  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__14   |      8|
|1060  |    mac_muladd_8s_8s_14ns_14_1_1_U1297                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_261                                                                                                                              |     19|
|1061  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1979                                                                                                                     |     19|
|1062  |    mac_muladd_8s_8s_14ns_14_1_1_U1298                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_262                                                                                                                              |      9|
|1063  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1978                                                                                                                     |      9|
|1064  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__41   |      8|
|1065  |    mac_muladd_8s_8s_14ns_14_1_1_U1299                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_263                                                                                                                              |     10|
|1066  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1977                                                                                                                     |     10|
|1067  |    mac_muladd_8s_8s_14ns_14_1_1_U1300                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_264                                                                                                                              |     21|
|1068  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1976                                                                                                                     |     21|
|1069  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__17   |      8|
|1070  |    mac_muladd_8s_8s_14ns_14_1_1_U1301                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_265                                                                                                                              |      9|
|1071  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1975                                                                                                                     |      9|
|1072  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__34   |      8|
|1073  |    mac_muladd_8s_8s_14ns_14_1_1_U1302                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_266                                                                                                                              |     25|
|1074  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1974                                                                                                                     |     25|
|1075  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__65   |      8|
|1076  |    mac_muladd_8s_8s_14ns_14_1_1_U1303                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_267                                                                                                                              |     27|
|1077  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1973                                                                                                                     |     27|
|1078  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__119  |      8|
|1079  |    mac_muladd_8s_8s_14ns_14_1_1_U1304                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_268                                                                                                                              |     37|
|1080  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1972                                                                                                                     |     37|
|1081  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__3    |      8|
|1082  |    mac_muladd_8s_8s_14ns_14_1_1_U1305                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_269                                                                                                                              |     11|
|1083  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1971                                                                                                                     |     11|
|1084  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__20   |      8|
|1085  |    mac_muladd_8s_8s_14ns_14_1_1_U1306                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_270                                                                                                                              |     25|
|1086  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1970                                                                                                                     |     25|
|1087  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__100  |      8|
|1088  |    mac_muladd_8s_8s_14ns_14_1_1_U1307                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_271                                                                                                                              |     18|
|1089  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1969                                                                                                                     |     18|
|1090  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__57   |      8|
|1091  |    mac_muladd_8s_8s_14ns_14_1_1_U1308                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_272                                                                                                                              |     43|
|1092  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1968                                                                                                                     |     43|
|1093  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__75   |      8|
|1094  |    mac_muladd_8s_8s_14ns_14_1_1_U1309                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_273                                                                                                                              |     42|
|1095  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1967                                                                                                                     |     42|
|1096  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__141  |      8|
|1097  |    mac_muladd_8s_8s_14ns_14_1_1_U1310                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_274                                                                                                                              |     12|
|1098  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1966                                                                                                                     |     12|
|1099  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__26   |      8|
|1100  |    mac_muladd_8s_8s_14ns_14_1_1_U1311                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_275                                                                                                                              |      8|
|1101  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1965                                                                                                                     |      8|
|1102  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__50   |      8|
|1103  |    mac_muladd_8s_8s_14ns_14_1_1_U1312                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_276                                                                                                                              |     19|
|1104  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1964                                                                                                                     |     19|
|1105  |    mac_muladd_8s_8s_14ns_14_1_1_U1313                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_277                                                                                                                              |     10|
|1106  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1963                                                                                                                     |     10|
|1107  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__13   |      8|
|1108  |    mac_muladd_8s_8s_14ns_14_1_1_U1314                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_278                                                                                                                              |     27|
|1109  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1962                                                                                                                     |     27|
|1110  |    mac_muladd_8s_8s_14ns_14_1_1_U1315                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_279                                                                                                                              |     17|
|1111  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1961                                                                                                                     |     17|
|1112  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__13   |      8|
|1113  |    mac_muladd_8s_8s_14ns_14_1_1_U1316                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_280                                                                                                                              |     18|
|1114  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1960                                                                                                                     |     18|
|1115  |    mac_muladd_8s_8s_14ns_14_1_1_U1317                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_281                                                                                                                              |      7|
|1116  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1959                                                                                                                     |      7|
|1117  |    mac_muladd_8s_8s_14ns_14_1_1_U1318                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_282                                                                                                                              |     21|
|1118  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1958                                                                                                                     |     21|
|1119  |    mac_muladd_8s_8s_14ns_14_1_1_U1319                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_283                                                                                                                              |      9|
|1120  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1957                                                                                                                     |      9|
|1121  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__7    |      8|
|1122  |    mac_muladd_8s_8s_14ns_14_1_1_U1320                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_284                                                                                                                              |     25|
|1123  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1956                                                                                                                     |     25|
|1124  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__32   |      8|
|1125  |    mac_muladd_8s_8s_14ns_14_1_1_U1321                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_285                                                                                                                              |      3|
|1126  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1955                                                                                                                     |      3|
|1127  |    mac_muladd_8s_8s_14ns_14_1_1_U1322                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_286                                                                                                                              |     24|
|1128  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1954                                                                                                                     |     24|
|1129  |    mac_muladd_8s_8s_14ns_14_1_1_U1323                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_287                                                                                                                              |     46|
|1130  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1953                                                                                                                     |     46|
|1131  |    mac_muladd_8s_8s_14ns_14_1_1_U1324                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_288                                                                                                                              |      7|
|1132  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1952                                                                                                                     |      7|
|1133  |    mac_muladd_8s_8s_14ns_14_1_1_U1325                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_289                                                                                                                              |      2|
|1134  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1951                                                                                                                     |      2|
|1135  |    mac_muladd_8s_8s_14ns_14_1_1_U1326                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_290                                                                                                                              |     17|
|1136  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1950                                                                                                                     |     17|
|1137  |    mac_muladd_8s_8s_14ns_14_1_1_U1327                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_291                                                                                                                              |      8|
|1138  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1949                                                                                                                     |      8|
|1139  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__91   |      8|
|1140  |    mac_muladd_8s_8s_14ns_14_1_1_U1328                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_292                                                                                                                              |     25|
|1141  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1948                                                                                                                     |     25|
|1142  |    mac_muladd_8s_8s_14ns_14_1_1_U1329                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_293                                                                                                                              |     17|
|1143  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1947                                                                                                                     |     17|
|1144  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__37   |      8|
|1145  |    mac_muladd_8s_8s_14ns_14_1_1_U1330                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_294                                                                                                                              |     17|
|1146  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1946                                                                                                                     |     17|
|1147  |    mac_muladd_8s_8s_14ns_14_1_1_U1331                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_295                                                                                                                              |      5|
|1148  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1945                                                                                                                     |      5|
|1149  |    mac_muladd_8s_8s_14ns_14_1_1_U1332                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_296                                                                                                                              |     31|
|1150  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1944                                                                                                                     |     31|
|1151  |    mac_muladd_8s_8s_14ns_14_1_1_U1333                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_297                                                                                                                              |      8|
|1152  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1943                                                                                                                     |      8|
|1153  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__26   |      8|
|1154  |    mac_muladd_8s_8s_14ns_14_1_1_U1334                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_298                                                                                                                              |     24|
|1155  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1942                                                                                                                     |     24|
|1156  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__70   |      8|
|1157  |    mac_muladd_8s_8s_14ns_14_1_1_U1335                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_299                                                                                                                              |     19|
|1158  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1941                                                                                                                     |     19|
|1159  |    mac_muladd_8s_8s_14ns_14_1_1_U1336                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_300                                                                                                                              |     18|
|1160  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1940                                                                                                                     |     18|
|1161  |    mac_muladd_8s_8s_14ns_14_1_1_U1337                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_301                                                                                                                              |     37|
|1162  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1939                                                                                                                     |     37|
|1163  |    mac_muladd_8s_8s_14ns_14_1_1_U1338                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_302                                                                                                                              |     12|
|1164  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1938                                                                                                                     |     12|
|1165  |    mac_muladd_8s_8s_14ns_14_1_1_U1339                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_303                                                                                                                              |      1|
|1166  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1937                                                                                                                     |      1|
|1167  |    mac_muladd_8s_8s_14ns_14_1_1_U1340                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_304                                                                                                                              |     17|
|1168  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1936                                                                                                                     |     17|
|1169  |    mac_muladd_8s_8s_14ns_14_1_1_U1341                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_305                                                                                                                              |      1|
|1170  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1935                                                                                                                     |      1|
|1171  |    mac_muladd_8s_8s_14ns_14_1_1_U1342                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_306                                                                                                                              |     19|
|1172  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1934                                                                                                                     |     19|
|1173  |    mac_muladd_8s_8s_14ns_14_1_1_U1343                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_307                                                                                                                              |      2|
|1174  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1933                                                                                                                     |      2|
|1175  |    mac_muladd_8s_8s_14ns_14_1_1_U1344                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_308                                                                                                                              |     19|
|1176  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1932                                                                                                                     |     19|
|1177  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__53   |      8|
|1178  |    mac_muladd_8s_8s_14ns_14_1_1_U1345                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_309                                                                                                                              |     17|
|1179  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1931                                                                                                                     |     17|
|1180  |    mac_muladd_8s_8s_14ns_14_1_1_U1346                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_310                                                                                                                              |     13|
|1181  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1930                                                                                                                     |     13|
|1182  |    mac_muladd_8s_8s_14ns_14_1_1_U1347                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_311                                                                                                                              |     28|
|1183  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1929                                                                                                                     |     28|
|1184  |    mac_muladd_8s_8s_14ns_14_1_1_U1348                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_312                                                                                                                              |      8|
|1185  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1928                                                                                                                     |      8|
|1186  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__95   |      8|
|1187  |    mac_muladd_8s_8s_14ns_14_1_1_U1349                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_313                                                                                                                              |     24|
|1188  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1927                                                                                                                     |     24|
|1189  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__64   |      8|
|1190  |    mac_muladd_8s_8s_14ns_14_1_1_U1350                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_314                                                                                                                              |     15|
|1191  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1926                                                                                                                     |     15|
|1192  |    mac_muladd_8s_8s_14ns_14_1_1_U1351                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_315                                                                                                                              |     19|
|1193  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1925                                                                                                                     |     19|
|1194  |    mac_muladd_8s_8s_14ns_14_1_1_U1352                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_316                                                                                                                              |     44|
|1195  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1924                                                                                                                     |     44|
|1196  |    mac_muladd_8s_8s_14ns_14_1_1_U1353                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_317                                                                                                                              |      5|
|1197  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1923                                                                                                                     |      5|
|1198  |    mac_muladd_8s_8s_14ns_14_1_1_U1354                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_318                                                                                                                              |      1|
|1199  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1922                                                                                                                     |      1|
|1200  |    mac_muladd_8s_8s_14ns_14_1_1_U1355                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_319                                                                                                                              |     36|
|1201  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1921                                                                                                                     |     36|
|1202  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__78   |      8|
|1203  |    mac_muladd_8s_8s_14ns_14_1_1_U1356                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_320                                                                                                                              |      8|
|1204  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1920                                                                                                                     |      8|
|1205  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__15   |      8|
|1206  |    mac_muladd_8s_8s_14ns_14_1_1_U1357                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_321                                                                                                                              |     35|
|1207  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1919                                                                                                                     |     35|
|1208  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__28   |      8|
|1209  |    mac_muladd_8s_8s_14ns_14_1_1_U1358                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_322                                                                                                                              |     29|
|1210  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1918                                                                                                                     |     29|
|1211  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__107  |      8|
|1212  |    mac_muladd_8s_8s_14ns_14_1_1_U1359                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_323                                                                                                                              |     23|
|1213  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1917                                                                                                                     |     23|
|1214  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__15   |      8|
|1215  |    mac_muladd_8s_8s_14ns_14_1_1_U1360                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_324                                                                                                                              |     12|
|1216  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1916                                                                                                                     |     12|
|1217  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__91   |      8|
|1218  |    mac_muladd_8s_8s_14ns_14_1_1_U1361                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_325                                                                                                                              |     28|
|1219  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1915                                                                                                                     |     28|
|1220  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__115  |      8|
|1221  |    mac_muladd_8s_8s_14ns_14_1_1_U1362                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_326                                                                                                                              |      9|
|1222  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1914                                                                                                                     |      9|
|1223  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__104  |      8|
|1224  |    mac_muladd_8s_8s_14ns_14_1_1_U1363                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_327                                                                                                                              |     24|
|1225  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1913                                                                                                                     |     24|
|1226  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__9    |      8|
|1227  |    mac_muladd_8s_8s_14ns_14_1_1_U1364                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_328                                                                                                                              |      8|
|1228  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1912                                                                                                                     |      8|
|1229  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__111  |      8|
|1230  |    mac_muladd_8s_8s_14ns_14_1_1_U1365                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_329                                                                                                                              |     30|
|1231  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1911                                                                                                                     |     30|
|1232  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__139  |      8|
|1233  |    mac_muladd_8s_8s_14ns_14_1_1_U1366                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_330                                                                                                                              |     52|
|1234  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1910                                                                                                                     |     52|
|1235  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__125  |      8|
|1236  |    mac_muladd_8s_8s_14ns_14_1_1_U1367                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_331                                                                                                                              |     12|
|1237  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1909                                                                                                                     |     12|
|1238  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__86   |      8|
|1239  |    mac_muladd_8s_8s_14ns_14_1_1_U1368                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_332                                                                                                                              |      9|
|1240  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1908                                                                                                                     |      9|
|1241  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__31   |      8|
|1242  |    mac_muladd_8s_8s_14ns_14_1_1_U1369                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_333                                                                                                                              |     36|
|1243  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1907                                                                                                                     |     36|
|1244  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__59   |      8|
|1245  |    mac_muladd_8s_8s_14ns_14_1_1_U1370                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_334                                                                                                                              |     11|
|1246  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1906                                                                                                                     |     11|
|1247  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__136  |      8|
|1248  |    mac_muladd_8s_8s_14ns_14_1_1_U1371                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_335                                                                                                                              |     35|
|1249  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1905                                                                                                                     |     35|
|1250  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__87   |      8|
|1251  |    mac_muladd_8s_8s_14ns_14_1_1_U1372                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_336                                                                                                                              |     29|
|1252  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1904                                                                                                                     |     29|
|1253  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__133  |      8|
|1254  |    mac_muladd_8s_8s_14ns_14_1_1_U1373                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_337                                                                                                                              |     23|
|1255  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1903                                                                                                                     |     23|
|1256  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__8    |      8|
|1257  |    mac_muladd_8s_8s_14ns_14_1_1_U1374                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_338                                                                                                                              |     24|
|1258  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1902                                                                                                                     |     24|
|1259  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__134  |      8|
|1260  |    mac_muladd_8s_8s_14ns_14_1_1_U1375                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_339                                                                                                                              |     32|
|1261  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1901                                                                                                                     |     32|
|1262  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__10   |      8|
|1263  |    mac_muladd_8s_8s_14ns_14_1_1_U1376                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_340                                                                                                                              |      9|
|1264  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1900                                                                                                                     |      9|
|1265  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__35   |      8|
|1266  |    mac_muladd_8s_8s_14ns_14_1_1_U1377                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_341                                                                                                                              |     23|
|1267  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1899                                                                                                                     |     23|
|1268  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__60   |      8|
|1269  |    mac_muladd_8s_8s_14ns_14_1_1_U1378                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_342                                                                                                                              |     26|
|1270  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1898                                                                                                                     |     26|
|1271  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__49   |      8|
|1272  |    mac_muladd_8s_8s_14ns_14_1_1_U1379                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_343                                                                                                                              |     29|
|1273  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1897                                                                                                                     |     29|
|1274  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__122  |      8|
|1275  |    mac_muladd_8s_8s_14ns_14_1_1_U1380                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_344                                                                                                                              |     46|
|1276  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1896                                                                                                                     |     46|
|1277  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__90   |      8|
|1278  |    mac_muladd_8s_8s_14ns_14_1_1_U1381                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_345                                                                                                                              |     23|
|1279  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1895                                                                                                                     |     23|
|1280  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__23   |      8|
|1281  |    mac_muladd_8s_8s_14ns_14_1_1_U1382                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_346                                                                                                                              |      9|
|1282  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1894                                                                                                                     |      9|
|1283  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__54   |      8|
|1284  |    mac_muladd_8s_8s_14ns_14_1_1_U1383                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_347                                                                                                                              |     36|
|1285  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1893                                                                                                                     |     36|
|1286  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__139  |      8|
|1287  |    mac_muladd_8s_8s_14ns_14_1_1_U1384                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_348                                                                                                                              |      9|
|1288  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1892                                                                                                                     |      9|
|1289  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__29   |      8|
|1290  |    mac_muladd_8s_8s_14ns_14_1_1_U1385                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_349                                                                                                                              |     28|
|1291  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1891                                                                                                                     |     28|
|1292  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__82   |      8|
|1293  |    mac_muladd_8s_8s_14ns_14_1_1_U1386                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_350                                                                                                                              |     31|
|1294  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1890                                                                                                                     |     31|
|1295  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__75   |      8|
|1296  |    mac_muladd_8s_8s_14ns_14_1_1_U1387                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_351                                                                                                                              |      2|
|1297  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1889                                                                                                                     |      2|
|1298  |    mac_muladd_8s_8s_14ns_14_1_1_U1388                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_352                                                                                                                              |     24|
|1299  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1888                                                                                                                     |     24|
|1300  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__63   |      8|
|1301  |    mac_muladd_8s_8s_14ns_14_1_1_U1389                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_353                                                                                                                              |     22|
|1302  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1887                                                                                                                     |     22|
|1303  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__144  |      8|
|1304  |    mac_muladd_8s_8s_14ns_14_1_1_U1390                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_354                                                                                                                              |     28|
|1305  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1886                                                                                                                     |     28|
|1306  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__7    |      8|
|1307  |    mac_muladd_8s_8s_14ns_14_1_1_U1391                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_355                                                                                                                              |     10|
|1308  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1885                                                                                                                     |     10|
|1309  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__85   |      8|
|1310  |    mac_muladd_8s_8s_14ns_14_1_1_U1392                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_356                                                                                                                              |     24|
|1311  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1884                                                                                                                     |     24|
|1312  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__24   |      8|
|1313  |    mac_muladd_8s_8s_14ns_14_1_1_U1393                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_357                                                                                                                              |     17|
|1314  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1883                                                                                                                     |     17|
|1315  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__136  |      8|
|1316  |    mac_muladd_8s_8s_14ns_14_1_1_U1394                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_358                                                                                                                              |     30|
|1317  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1882                                                                                                                     |     30|
|1318  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__71   |      8|
|1319  |    mac_muladd_8s_8s_14ns_14_1_1_U1395                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_359                                                                                                                              |     53|
|1320  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1881                                                                                                                     |     53|
|1321  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__124  |      8|
|1322  |    mac_muladd_8s_8s_14ns_14_1_1_U1396                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_360                                                                                                                              |     12|
|1323  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1880                                                                                                                     |     12|
|1324  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__68   |      8|
|1325  |    mac_muladd_8s_8s_14ns_14_1_1_U1397                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_361                                                                                                                              |     10|
|1326  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1879                                                                                                                     |     10|
|1327  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__4    |      8|
|1328  |    mac_muladd_8s_8s_14ns_14_1_1_U1398                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_362                                                                                                                              |     24|
|1329  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1878                                                                                                                     |     24|
|1330  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__113  |      8|
|1331  |    mac_muladd_8s_8s_14ns_14_1_1_U1399                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_363                                                                                                                              |      8|
|1332  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1877                                                                                                                     |      8|
|1333  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__109  |      8|
|1334  |    mac_muladd_8s_8s_14ns_14_1_1_U1400                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_364                                                                                                                              |     36|
|1335  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1876                                                                                                                     |     36|
|1336  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__80   |      8|
|1337  |    mac_muladd_8s_8s_14ns_14_1_1_U1401                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_365                                                                                                                              |     18|
|1338  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1875                                                                                                                     |     18|
|1339  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__126  |      8|
|1340  |    mac_muladd_8s_8s_14ns_14_1_1_U1402                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_366                                                                                                                              |     23|
|1341  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1874                                                                                                                     |     23|
|1342  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__134  |      8|
|1343  |    mac_muladd_8s_8s_14ns_14_1_1_U1403                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_367                                                                                                                              |     12|
|1344  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1873                                                                                                                     |     12|
|1345  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__33   |      8|
|1346  |    mac_muladd_8s_8s_14ns_14_1_1_U1404                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_368                                                                                                                              |     27|
|1347  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1872                                                                                                                     |     27|
|1348  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__99   |      8|
|1349  |    mac_muladd_8s_8s_14ns_14_1_1_U1405                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_369                                                                                                                              |     11|
|1350  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1871                                                                                                                     |     11|
|1351  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__77   |      8|
|1352  |    mac_muladd_8s_8s_14ns_14_1_1_U1406                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_370                                                                                                                              |     16|
|1353  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1870                                                                                                                     |     16|
|1354  |    mac_muladd_8s_8s_14ns_14_1_1_U1407                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_371                                                                                                                              |      8|
|1355  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1869                                                                                                                     |      8|
|1356  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__145  |      8|
|1357  |    mac_muladd_8s_8s_14ns_14_1_1_U1408                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_372                                                                                                                              |     25|
|1358  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1868                                                                                                                     |     25|
|1359  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__22   |      8|
|1360  |    mac_muladd_8s_8s_14ns_14_1_1_U1409                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_373                                                                                                                              |     58|
|1361  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1867                                                                                                                     |     58|
|1362  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__61   |      8|
|1363  |    mac_muladd_8s_8s_14ns_14_1_1_U1410                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_374                                                                                                                              |     14|
|1364  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1866                                                                                                                     |     14|
|1365  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__31   |      8|
|1366  |    mac_muladd_8s_8s_14ns_14_1_1_U1411                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_375                                                                                                                              |     11|
|1367  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1865                                                                                                                     |     11|
|1368  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__103  |      8|
|1369  |    mac_muladd_8s_8s_14ns_14_1_1_U1412                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_376                                                                                                                              |     23|
|1370  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1864                                                                                                                     |     23|
|1371  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__66   |      8|
|1372  |    mac_muladd_8s_8s_14ns_14_1_1_U1413                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_377                                                                                                                              |     10|
|1373  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1863                                                                                                                     |     10|
|1374  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__58   |      8|
|1375  |    mac_muladd_8s_8s_14ns_14_1_1_U1414                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_378                                                                                                                              |     37|
|1376  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1862                                                                                                                     |     37|
|1377  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|1378  |    mac_muladd_8s_8s_14ns_14_1_1_U1415                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_379                                                                                                                              |     17|
|1379  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1861                                                                                                                     |     17|
|1380  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__76   |      8|
|1381  |    mac_muladd_8s_8s_14ns_14_1_1_U1416                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_380                                                                                                                              |     17|
|1382  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1860                                                                                                                     |     17|
|1383  |    mac_muladd_8s_8s_14ns_14_1_1_U1417                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_381                                                                                                                              |     23|
|1384  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1859                                                                                                                     |     23|
|1385  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__32   |      8|
|1386  |    mac_muladd_8s_8s_14ns_14_1_1_U1418                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_382                                                                                                                              |     32|
|1387  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1858                                                                                                                     |     32|
|1388  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__128  |      8|
|1389  |    mac_muladd_8s_8s_14ns_14_1_1_U1419                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_383                                                                                                                              |      9|
|1390  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1857                                                                                                                     |      9|
|1391  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__98   |      8|
|1392  |    mac_muladd_8s_8s_14ns_14_1_1_U1420                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_384                                                                                                                              |     35|
|1393  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1856                                                                                                                     |     35|
|1394  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__66   |      8|
|1395  |    mac_muladd_8s_8s_14ns_14_1_1_U1421                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_385                                                                                                                              |     27|
|1396  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1855                                                                                                                     |     27|
|1397  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__110  |      8|
|1398  |    mac_muladd_8s_8s_14ns_14_1_1_U1422                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_386                                                                                                                              |     29|
|1399  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1854                                                                                                                     |     29|
|1400  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__4    |      8|
|1401  |    mac_muladd_8s_8s_14ns_14_1_1_U1423                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_387                                                                                                                              |     45|
|1402  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1853                                                                                                                     |     45|
|1403  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__43   |      8|
|1404  |    mac_muladd_8s_8s_14ns_14_1_1_U1424                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_388                                                                                                                              |     21|
|1405  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1852                                                                                                                     |     21|
|1406  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__6    |      8|
|1407  |    mac_muladd_8s_8s_14ns_14_1_1_U1425                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_389                                                                                                                              |      9|
|1408  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1851                                                                                                                     |      9|
|1409  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__59   |      8|
|1410  |    mac_muladd_8s_8s_14ns_14_1_1_U1426                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_390                                                                                                                              |     26|
|1411  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1850                                                                                                                     |     26|
|1412  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__106  |      8|
|1413  |    mac_muladd_8s_8s_14ns_14_1_1_U1427                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_391                                                                                                                              |      9|
|1414  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1849                                                                                                                     |      9|
|1415  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__38   |      8|
|1416  |    mac_muladd_8s_8s_14ns_14_1_1_U1428                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_392                                                                                                                              |     25|
|1417  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1848                                                                                                                     |     25|
|1418  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__27   |      8|
|1419  |    mac_muladd_8s_8s_14ns_14_1_1_U1429                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_393                                                                                                                              |     18|
|1420  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1847                                                                                                                     |     18|
|1421  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__99   |      8|
|1422  |    mac_muladd_8s_8s_14ns_14_1_1_U1430                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_394                                                                                                                              |     24|
|1423  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1846                                                                                                                     |     24|
|1424  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__31   |      8|
|1425  |    mac_muladd_8s_8s_14ns_14_1_1_U1431                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_395                                                                                                                              |      2|
|1426  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1845                                                                                                                     |      2|
|1427  |    mac_muladd_8s_8s_14ns_14_1_1_U1432                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_396                                                                                                                              |     28|
|1428  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1844                                                                                                                     |     28|
|1429  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__101  |      8|
|1430  |    mac_muladd_8s_8s_14ns_14_1_1_U1433                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_397                                                                                                                              |     37|
|1431  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1843                                                                                                                     |     37|
|1432  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__52   |      8|
|1433  |    mac_muladd_8s_8s_14ns_14_1_1_U1434                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_398                                                                                                                              |      9|
|1434  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1842                                                                                                                     |      9|
|1435  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__3    |      8|
|1436  |    mac_muladd_8s_8s_14ns_14_1_1_U1435                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_399                                                                                                                              |     37|
|1437  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1841                                                                                                                     |     37|
|1438  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__83   |      8|
|1439  |    mac_muladd_8s_8s_14ns_14_1_1_U1436                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_400                                                                                                                              |     19|
|1440  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1840                                                                                                                     |     19|
|1441  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__133  |      8|
|1442  |    mac_muladd_8s_8s_14ns_14_1_1_U1437                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_401                                                                                                                              |     58|
|1443  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1839                                                                                                                     |     58|
|1444  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__64   |      8|
|1445  |    mac_muladd_8s_8s_14ns_14_1_1_U1438                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_402                                                                                                                              |     28|
|1446  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1838                                                                                                                     |     28|
|1447  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__35   |      8|
|1448  |    mac_muladd_8s_8s_14ns_14_1_1_U1439                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_403                                                                                                                              |     19|
|1449  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1837                                                                                                                     |     19|
|1450  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__104  |      8|
|1451  |    mac_muladd_8s_8s_14ns_14_1_1_U1440                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_404                                                                                                                              |      9|
|1452  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1836                                                                                                                     |      9|
|1453  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__74   |      8|
|1454  |    mac_muladd_8s_8s_14ns_14_1_1_U1441                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_405                                                                                                                              |     17|
|1455  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1835                                                                                                                     |     17|
|1456  |    mac_muladd_8s_8s_14ns_14_1_1_U1442                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_406                                                                                                                              |      1|
|1457  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1834                                                                                                                     |      1|
|1458  |    mac_muladd_8s_8s_14ns_14_1_1_U1443                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_407                                                                                                                              |     18|
|1459  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1833                                                                                                                     |     18|
|1460  |    mac_muladd_8s_8s_14ns_14_1_1_U1444                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_408                                                                                                                              |     17|
|1461  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1832                                                                                                                     |     17|
|1462  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__77   |      8|
|1463  |    mac_muladd_8s_8s_14ns_14_1_1_U1445                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_409                                                                                                                              |     25|
|1464  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1831                                                                                                                     |     25|
|1465  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__20   |      8|
|1466  |    mac_muladd_8s_8s_14ns_14_1_1_U1446                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_410                                                                                                                              |     10|
|1467  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1830                                                                                                                     |     10|
|1468  |    mac_muladd_8s_8s_14ns_14_1_1_U1447                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_411                                                                                                                              |     30|
|1469  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1829                                                                                                                     |     30|
|1470  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__19   |      8|
|1471  |    mac_muladd_8s_8s_14ns_14_1_1_U1448                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_412                                                                                                                              |      9|
|1472  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1828                                                                                                                     |      9|
|1473  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__61   |      8|
|1474  |    mac_muladd_8s_8s_14ns_14_1_1_U1449                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_413                                                                                                                              |     37|
|1475  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1827                                                                                                                     |     37|
|1476  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__89   |      8|
|1477  |    mac_muladd_8s_8s_14ns_14_1_1_U1450                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_414                                                                                                                              |      8|
|1478  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1826                                                                                                                     |      8|
|1479  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__5    |      8|
|1480  |    mac_muladd_8s_8s_14ns_14_1_1_U1451                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_415                                                                                                                              |     37|
|1481  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1825                                                                                                                     |     37|
|1482  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__11   |      8|
|1483  |    mac_muladd_8s_8s_14ns_14_1_1_U1452                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_416                                                                                                                              |     48|
|1484  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1824                                                                                                                     |     48|
|1485  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__123  |      8|
|1486  |    mac_muladd_8s_8s_14ns_14_1_1_U1453                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_417                                                                                                                              |      8|
|1487  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1823                                                                                                                     |      8|
|1488  |    mac_muladd_8s_8s_14ns_14_1_1_U1454                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_418                                                                                                                              |      9|
|1489  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1822                                                                                                                     |      9|
|1490  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__73   |      8|
|1491  |    mac_muladd_8s_8s_14ns_14_1_1_U1455                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_419                                                                                                                              |     35|
|1492  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1821                                                                                                                     |     35|
|1493  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__122  |      8|
|1494  |    mac_muladd_8s_8s_14ns_14_1_1_U1456                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_420                                                                                                                              |      9|
|1495  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1820                                                                                                                     |      9|
|1496  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__49   |      8|
|1497  |    mac_muladd_8s_8s_14ns_14_1_1_U1457                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_421                                                                                                                              |     35|
|1498  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1819                                                                                                                     |     35|
|1499  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__83   |      8|
|1500  |    mac_muladd_8s_8s_14ns_14_1_1_U1458                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_422                                                                                                                              |     17|
|1501  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1818                                                                                                                     |     17|
|1502  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__73   |      8|
|1503  |    mac_muladd_8s_8s_14ns_14_1_1_U1459                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_423                                                                                                                              |     23|
|1504  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1817                                                                                                                     |     23|
|1505  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__34   |      8|
|1506  |    mac_muladd_8s_8s_14ns_14_1_1_U1460                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_424                                                                                                                              |     13|
|1507  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1816                                                                                                                     |     13|
|1508  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__94   |      8|
|1509  |    mac_muladd_8s_8s_14ns_14_1_1_U1461                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_425                                                                                                                              |     37|
|1510  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1815                                                                                                                     |     37|
|1511  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__103  |      8|
|1512  |    mac_muladd_8s_8s_14ns_14_1_1_U1462                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_426                                                                                                                              |      2|
|1513  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1814                                                                                                                     |      2|
|1514  |    mac_muladd_8s_8s_14ns_14_1_1_U1463                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_427                                                                                                                              |     35|
|1515  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1813                                                                                                                     |     35|
|1516  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__40   |      8|
|1517  |    mac_muladd_8s_8s_14ns_14_1_1_U1464                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_428                                                                                                                              |     24|
|1518  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1812                                                                                                                     |     24|
|1519  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__87   |      8|
|1520  |    mac_muladd_8s_8s_14ns_14_1_1_U1465                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_429                                                                                                                              |     26|
|1521  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1811                                                                                                                     |     26|
|1522  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__98   |      8|
|1523  |    mac_muladd_8s_8s_14ns_14_1_1_U1466                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_430                                                                                                                              |     45|
|1524  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1810                                                                                                                     |     45|
|1525  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__108  |      8|
|1526  |    mac_muladd_8s_8s_14ns_14_1_1_U1467                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_431                                                                                                                              |     22|
|1527  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1809                                                                                                                     |     22|
|1528  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__72   |      8|
|1529  |    mac_muladd_8s_8s_14ns_14_1_1_U1468                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_432                                                                                                                              |      9|
|1530  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1808                                                                                                                     |      9|
|1531  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__56   |      8|
|1532  |    mac_muladd_8s_8s_14ns_14_1_1_U1469                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_433                                                                                                                              |     37|
|1533  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1807                                                                                                                     |     37|
|1534  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__97   |      8|
|1535  |    mac_muladd_8s_8s_14ns_14_1_1_U1470                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_434                                                                                                                              |     11|
|1536  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1806                                                                                                                     |     11|
|1537  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__32   |      8|
|1538  |    mac_muladd_8s_8s_14ns_14_1_1_U1471                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_435                                                                                                                              |     27|
|1539  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1805                                                                                                                     |     27|
|1540  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__17   |      8|
|1541  |    mac_muladd_8s_8s_14ns_14_1_1_U1472                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_436                                                                                                                              |     19|
|1542  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1804                                                                                                                     |     19|
|1543  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__24   |      8|
|1544  |    mac_muladd_8s_8s_14ns_14_1_1_U1473                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_437                                                                                                                              |     24|
|1545  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1803                                                                                                                     |     24|
|1546  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__145  |      8|
|1547  |    mac_muladd_8s_8s_14ns_14_1_1_U1474                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_438                                                                                                                              |     27|
|1548  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1802                                                                                                                     |     27|
|1549  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__41   |      8|
|1550  |    mac_muladd_8s_8s_14ns_14_1_1_U1475                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_439                                                                                                                              |      2|
|1551  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1801                                                                                                                     |      2|
|1552  |    mac_muladd_8s_8s_14ns_14_1_1_U1476                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_440                                                                                                                              |     38|
|1553  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1800                                                                                                                     |     38|
|1554  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__40   |      8|
|1555  |    mac_muladd_8s_8s_14ns_14_1_1_U1477                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_441                                                                                                                              |     11|
|1556  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1799                                                                                                                     |     11|
|1557  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__12   |      8|
|1558  |    mac_muladd_8s_8s_14ns_14_1_1_U1478                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_442                                                                                                                              |     35|
|1559  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1798                                                                                                                     |     35|
|1560  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__93   |      8|
|1561  |    mac_muladd_8s_8s_14ns_14_1_1_U1479                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_443                                                                                                                              |     24|
|1562  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1797                                                                                                                     |     24|
|1563  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__80   |      8|
|1564  |    mac_muladd_8s_8s_14ns_14_1_1_U1480                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_444                                                                                                                              |     34|
|1565  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1796                                                                                                                     |     34|
|1566  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__83   |      8|
|1567  |    mac_muladd_8s_8s_14ns_14_1_1_U1481                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_445                                                                                                                              |     52|
|1568  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1795                                                                                                                     |     52|
|1569  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__129  |      8|
|1570  |    mac_muladd_8s_8s_14ns_14_1_1_U1482                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_446                                                                                                                              |     13|
|1571  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1794                                                                                                                     |     13|
|1572  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__62   |      8|
|1573  |    mac_muladd_8s_8s_14ns_14_1_1_U1483                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_447                                                                                                                              |     10|
|1574  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1793                                                                                                                     |     10|
|1575  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__44   |      8|
|1576  |    mac_muladd_8s_8s_14ns_14_1_1_U1484                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_448                                                                                                                              |     24|
|1577  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1792                                                                                                                     |     24|
|1578  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__48   |      8|
|1579  |    mac_muladd_8s_8s_14ns_14_1_1_U1485                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_449                                                                                                                              |      8|
|1580  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1791                                                                                                                     |      8|
|1581  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__131  |      8|
|1582  |    mac_muladd_8s_8s_14ns_14_1_1_U1486                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_450                                                                                                                              |     28|
|1583  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1790                                                                                                                     |     28|
|1584  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__15   |      8|
|1585  |    mac_muladd_8s_8s_14ns_14_1_1_U1487                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_451                                                                                                                              |     29|
|1586  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1789                                                                                                                     |     29|
|1587  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__11   |      8|
|1588  |    mac_muladd_8s_8s_14ns_14_1_1_U1488                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_452                                                                                                                              |     24|
|1589  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1788                                                                                                                     |     24|
|1590  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__62   |      8|
|1591  |    mac_muladd_8s_8s_14ns_14_1_1_U1489                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_453                                                                                                                              |     17|
|1592  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1787                                                                                                                     |     17|
|1593  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__4    |      8|
|1594  |    mac_muladd_8s_8s_14ns_14_1_1_U1490                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_454                                                                                                                              |     34|
|1595  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1786                                                                                                                     |     34|
|1596  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__51   |      8|
|1597  |    mac_muladd_8s_8s_14ns_14_1_1_U1491                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_455                                                                                                                              |     10|
|1598  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1785                                                                                                                     |     10|
|1599  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__30   |      8|
|1600  |    mac_muladd_8s_8s_14ns_14_1_1_U1492                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_456                                                                                                                              |     24|
|1601  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1784                                                                                                                     |     24|
|1602  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__68   |      8|
|1603  |    mac_muladd_8s_8s_14ns_14_1_1_U1493                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_457                                                                                                                              |      9|
|1604  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1783                                                                                                                     |      9|
|1605  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__38   |      8|
|1606  |    mac_muladd_8s_8s_14ns_14_1_1_U1494                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_458                                                                                                                              |     43|
|1607  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1782                                                                                                                     |     43|
|1608  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__65   |      8|
|1609  |    mac_muladd_8s_8s_14ns_14_1_1_U1495                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_459                                                                                                                              |     44|
|1610  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1781                                                                                                                     |     44|
|1611  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__73   |      8|
|1612  |    mac_muladd_8s_8s_14ns_14_1_1_U1496                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_460                                                                                                                              |     13|
|1613  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1780                                                                                                                     |     13|
|1614  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__45   |      8|
|1615  |    mac_muladd_8s_8s_14ns_14_1_1_U1497                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_461                                                                                                                              |      8|
|1616  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1779                                                                                                                     |      8|
|1617  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__21   |      8|
|1618  |    mac_muladd_8s_8s_14ns_14_1_1_U1498                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_462                                                                                                                              |     24|
|1619  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1778                                                                                                                     |     24|
|1620  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__67   |      8|
|1621  |    mac_muladd_8s_8s_14ns_14_1_1_U1499                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_463                                                                                                                              |      8|
|1622  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1777                                                                                                                     |      8|
|1623  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__100  |      8|
|1624  |    mac_muladd_8s_8s_14ns_14_1_1_U1500                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_464                                                                                                                              |     39|
|1625  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1776                                                                                                                     |     39|
|1626  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__23   |      8|
|1627  |    mac_muladd_8s_8s_14ns_14_1_1_U1501                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_465                                                                                                                              |     29|
|1628  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1775                                                                                                                     |     29|
|1629  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__140  |      8|
|1630  |    mac_muladd_8s_8s_14ns_14_1_1_U1502                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_466                                                                                                                              |     24|
|1631  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1774                                                                                                                     |     24|
|1632  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__143  |      8|
|1633  |    mac_muladd_8s_8s_14ns_14_1_1_U1503                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_467                                                                                                                              |     18|
|1634  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1773                                                                                                                     |     18|
|1635  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__14   |      8|
|1636  |    mac_muladd_8s_8s_14ns_14_1_1_U1504                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_468                                                                                                                              |     34|
|1637  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1772                                                                                                                     |     34|
|1638  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__31   |      8|
|1639  |    mac_muladd_8s_8s_14ns_14_1_1_U1505                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_469                                                                                                                              |      9|
|1640  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1771                                                                                                                     |      9|
|1641  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__10   |      8|
|1642  |    mac_muladd_8s_8s_14ns_14_1_1_U1506                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_470                                                                                                                              |     23|
|1643  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1770                                                                                                                     |     23|
|1644  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__39   |      8|
|1645  |    mac_muladd_8s_8s_14ns_14_1_1_U1507                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_471                                                                                                                              |     17|
|1646  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1769                                                                                                                     |     17|
|1647  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__121  |      8|
|1648  |    mac_muladd_8s_8s_14ns_14_1_1_U1508                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_472                                                                                                                              |     56|
|1649  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1768                                                                                                                     |     56|
|1650  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__34   |      8|
|1651  |    mac_muladd_8s_8s_14ns_14_1_1_U1509                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_473                                                                                                                              |     25|
|1652  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1767                                                                                                                     |     25|
|1653  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__51   |      8|
|1654  |    mac_muladd_8s_8s_14ns_14_1_1_U1510                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_474                                                                                                                              |     28|
|1655  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1766                                                                                                                     |     28|
|1656  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__27   |      8|
|1657  |    mac_muladd_8s_8s_14ns_14_1_1_U1511                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_475                                                                                                                              |      8|
|1658  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1765                                                                                                                     |      8|
|1659  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__51   |      8|
|1660  |    mac_muladd_8s_8s_14ns_14_1_1_U1512                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_476                                                                                                                              |     26|
|1661  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1764                                                                                                                     |     26|
|1662  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__119  |      8|
|1663  |    mac_muladd_8s_8s_14ns_14_1_1_U1513                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_477                                                                                                                              |     10|
|1664  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1763                                                                                                                     |     10|
|1665  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__57   |      8|
|1666  |    mac_muladd_8s_8s_14ns_14_1_1_U1514                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_478                                                                                                                              |     26|
|1667  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1762                                                                                                                     |     26|
|1668  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__38   |      8|
|1669  |    mac_muladd_8s_8s_14ns_14_1_1_U1515                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_479                                                                                                                              |     31|
|1670  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1761                                                                                                                     |     31|
|1671  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__50   |      8|
|1672  |    mac_muladd_8s_8s_14ns_14_1_1_U1516                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_480                                                                                                                              |     26|
|1673  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1760                                                                                                                     |     26|
|1674  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__53   |      8|
|1675  |    mac_muladd_8s_8s_14ns_14_1_1_U1517                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_481                                                                                                                              |     19|
|1676  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1759                                                                                                                     |     19|
|1677  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__90   |      8|
|1678  |    mac_muladd_8s_8s_14ns_14_1_1_U1518                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_482                                                                                                                              |     29|
|1679  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1758                                                                                                                     |     29|
|1680  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__69   |      8|
|1681  |    mac_muladd_8s_8s_14ns_14_1_1_U1519                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_483                                                                                                                              |      2|
|1682  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1757                                                                                                                     |      2|
|1683  |    mac_muladd_8s_8s_14ns_14_1_1_U1520                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_484                                                                                                                              |      9|
|1684  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1756                                                                                                                     |      9|
|1685  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__55   |      8|
|1686  |    mac_muladd_8s_8s_14ns_14_1_1_U1521                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_485                                                                                                                              |     23|
|1687  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1755                                                                                                                     |     23|
|1688  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__6    |      8|
|1689  |    mac_muladd_8s_8s_14ns_14_1_1_U1522                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_486                                                                                                                              |     16|
|1690  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1754                                                                                                                     |     16|
|1691  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__53   |      8|
|1692  |    mac_muladd_8s_8s_14ns_14_1_1_U1523                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_487                                                                                                                              |     26|
|1693  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1753                                                                                                                     |     26|
|1694  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__24   |      8|
|1695  |    mac_muladd_8s_8s_14ns_14_1_1_U1524                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_488                                                                                                                              |     62|
|1696  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1752                                                                                                                     |     62|
|1697  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__30   |      8|
|1698  |    mac_muladd_8s_8s_14ns_14_1_1_U1525                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_489                                                                                                                              |     13|
|1699  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1751                                                                                                                     |     13|
|1700  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__78   |      8|
|1701  |    mac_muladd_8s_8s_14ns_14_1_1_U1526                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_490                                                                                                                              |      9|
|1702  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1750                                                                                                                     |      9|
|1703  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__75   |      8|
|1704  |    mac_muladd_8s_8s_14ns_14_1_1_U1527                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_491                                                                                                                              |     25|
|1705  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1749                                                                                                                     |     25|
|1706  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__125  |      8|
|1707  |    mac_muladd_8s_8s_14ns_14_1_1_U1528                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_492                                                                                                                              |      9|
|1708  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1748                                                                                                                     |      9|
|1709  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__9    |      8|
|1710  |    mac_muladd_8s_8s_14ns_14_1_1_U1529                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_493                                                                                                                              |     31|
|1711  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1747                                                                                                                     |     31|
|1712  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__37   |      8|
|1713  |    mac_muladd_8s_8s_14ns_14_1_1_U1530                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_494                                                                                                                              |     18|
|1714  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1746                                                                                                                     |     18|
|1715  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__40   |      8|
|1716  |    mac_muladd_8s_8s_14ns_14_1_1_U1531                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_495                                                                                                                              |     25|
|1717  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1745                                                                                                                     |     25|
|1718  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__89   |      8|
|1719  |    mac_muladd_8s_8s_14ns_14_1_1_U1532                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_496                                                                                                                              |     14|
|1720  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1744                                                                                                                     |     14|
|1721  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__88   |      8|
|1722  |    mac_muladd_8s_8s_14ns_14_1_1_U1533                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_497                                                                                                                              |     30|
|1723  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1743                                                                                                                     |     30|
|1724  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__79   |      8|
|1725  |    mac_muladd_8s_8s_14ns_14_1_1_U1534                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_498                                                                                                                              |      9|
|1726  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1742                                                                                                                     |      9|
|1727  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__17   |      8|
|1728  |    mac_muladd_8s_8s_14ns_14_1_1_U1535                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_499                                                                                                                              |     24|
|1729  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1741                                                                                                                     |     24|
|1730  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__91   |      8|
|1731  |    mac_muladd_8s_8s_14ns_14_1_1_U1536                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_500                                                                                                                              |      9|
|1732  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1740                                                                                                                     |      9|
|1733  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__82   |      8|
|1734  |    mac_muladd_8s_8s_14ns_14_1_1_U1537                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_501                                                                                                                              |     47|
|1735  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1739                                                                                                                     |     47|
|1736  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__92   |      8|
|1737  |    mac_muladd_8s_8s_14ns_14_1_1_U1538                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_502                                                                                                                              |     36|
|1738  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1738                                                                                                                     |     36|
|1739  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__66   |      8|
|1740  |    mac_muladd_8s_8s_14ns_14_1_1_U1539                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_503                                                                                                                              |     12|
|1741  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1737                                                                                                                     |     12|
|1742  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__117  |      8|
|1743  |    mac_muladd_8s_8s_14ns_14_1_1_U1540                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_504                                                                                                                              |      9|
|1744  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1736                                                                                                                     |      9|
|1745  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__76   |      8|
|1746  |    mac_muladd_8s_8s_14ns_14_1_1_U1541                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_505                                                                                                                              |     24|
|1747  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1735                                                                                                                     |     24|
|1748  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__90   |      8|
|1749  |    mac_muladd_8s_8s_14ns_14_1_1_U1542                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_506                                                                                                                              |      8|
|1750  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1734                                                                                                                     |      8|
|1751  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__98   |      8|
|1752  |    mac_muladd_8s_8s_14ns_14_1_1_U1543                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_507                                                                                                                              |     32|
|1753  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1733                                                                                                                     |     32|
|1754  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__93   |      8|
|1755  |    mac_muladd_8s_8s_14ns_14_1_1_U1544                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_508                                                                                                                              |     17|
|1756  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1732                                                                                                                     |     17|
|1757  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__92   |      8|
|1758  |    mac_muladd_8s_8s_14ns_14_1_1_U1545                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_509                                                                                                                              |     25|
|1759  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1731                                                                                                                     |     25|
|1760  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__60   |      8|
|1761  |    mac_muladd_8s_8s_14ns_14_1_1_U1546                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_510                                                                                                                              |     42|
|1762  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1730                                                                                                                     |     42|
|1763  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__74   |      8|
|1764  |    mac_muladd_8s_8s_14ns_14_1_1_U1547                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_511                                                                                                                              |     24|
|1765  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1729                                                                                                                     |     24|
|1766  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__72   |      8|
|1767  |    mac_muladd_8s_8s_14ns_14_1_1_U1548                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_512                                                                                                                              |      8|
|1768  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1728                                                                                                                     |      8|
|1769  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__35   |      8|
|1770  |    mac_muladd_8s_8s_14ns_14_1_1_U1549                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_513                                                                                                                              |     24|
|1771  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1727                                                                                                                     |     24|
|1772  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__102  |      8|
|1773  |    mac_muladd_8s_8s_14ns_14_1_1_U1550                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_514                                                                                                                              |     25|
|1774  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1726                                                                                                                     |     25|
|1775  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__114  |      8|
|1776  |    mac_muladd_8s_8s_14ns_14_1_1_U1551                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_515                                                                                                                              |     37|
|1777  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1725                                                                                                                     |     37|
|1778  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__85   |      8|
|1779  |    mac_muladd_8s_8s_14ns_14_1_1_U1552                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_516                                                                                                                              |     19|
|1780  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1724                                                                                                                     |     19|
|1781  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__96   |      8|
|1782  |    mac_muladd_8s_8s_14ns_14_1_1_U1553                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_517                                                                                                                              |     33|
|1783  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1723                                                                                                                     |     33|
|1784  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__46   |      8|
|1785  |    mac_muladd_8s_8s_14ns_14_1_1_U1554                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_518                                                                                                                              |      8|
|1786  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1722                                                                                                                     |      8|
|1787  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|1788  |    mac_muladd_8s_8s_14ns_14_1_1_U1555                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_519                                                                                                                              |     25|
|1789  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1721                                                                                                                     |     25|
|1790  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__116  |      8|
|1791  |    mac_muladd_8s_8s_14ns_14_1_1_U1556                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_520                                                                                                                              |      9|
|1792  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1720                                                                                                                     |      9|
|1793  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__87   |      8|
|1794  |    mac_muladd_8s_8s_14ns_14_1_1_U1557                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_521                                                                                                                              |     26|
|1795  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1719                                                                                                                     |     26|
|1796  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__8    |      8|
|1797  |    mac_muladd_8s_8s_14ns_14_1_1_U1558                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_522                                                                                                                              |      9|
|1798  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1718                                                                                                                     |      9|
|1799  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__142  |      8|
|1800  |    mac_muladd_8s_8s_14ns_14_1_1_U1559                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_523                                                                                                                              |     23|
|1801  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1717                                                                                                                     |     23|
|1802  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__55   |      8|
|1803  |    mac_muladd_8s_8s_14ns_14_1_1_U1560                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_524                                                                                                                              |     21|
|1804  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1716                                                                                                                     |     21|
|1805  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__39   |      8|
|1806  |    mac_muladd_8s_8s_14ns_14_1_1_U1561                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_525                                                                                                                              |     30|
|1807  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1715                                                                                                                     |     30|
|1808  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__19   |      8|
|1809  |    mac_muladd_8s_8s_14ns_14_1_1_U1562                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_526                                                                                                                              |      9|
|1810  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1714                                                                                                                     |      9|
|1811  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__19   |      8|
|1812  |    mac_muladd_8s_8s_14ns_14_1_1_U1563                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_527                                                                                                                              |     11|
|1813  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1713                                                                                                                     |     11|
|1814  |    mac_muladd_8s_8s_14ns_14_1_1_U1564                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_528                                                                                                                              |     25|
|1815  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1712                                                                                                                     |     25|
|1816  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__42   |      8|
|1817  |    mac_muladd_8s_8s_14ns_14_1_1_U1565                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_529                                                                                                                              |     17|
|1818  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1711                                                                                                                     |     17|
|1819  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__127  |      8|
|1820  |    mac_muladd_8s_8s_14ns_14_1_1_U1566                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_530                                                                                                                              |     30|
|1821  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1710                                                                                                                     |     30|
|1822  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__70   |      8|
|1823  |    mac_muladd_8s_8s_14ns_14_1_1_U1567                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_531                                                                                                                              |     53|
|1824  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1709                                                                                                                     |     53|
|1825  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__63   |      8|
|1826  |    mac_muladd_8s_8s_14ns_14_1_1_U1568                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_532                                                                                                                              |     12|
|1827  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1708                                                                                                                     |     12|
|1828  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__120  |      8|
|1829  |    mac_muladd_8s_8s_14ns_14_1_1_U1569                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_533                                                                                                                              |      9|
|1830  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1707                                                                                                                     |      9|
|1831  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__88   |      8|
|1832  |    mac_muladd_8s_8s_14ns_14_1_1_U1570                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_534                                                                                                                              |     25|
|1833  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1706                                                                                                                     |     25|
|1834  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__42   |      8|
|1835  |    mac_muladd_8s_8s_14ns_14_1_1_U1571                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_535                                                                                                                              |     10|
|1836  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1705                                                                                                                     |     10|
|1837  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__54   |      8|
|1838  |    mac_muladd_8s_8s_14ns_14_1_1_U1572                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_536                                                                                                                              |     26|
|1839  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1704                                                                                                                     |     26|
|1840  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__67   |      8|
|1841  |    mac_muladd_8s_8s_14ns_14_1_1_U1573                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_537                                                                                                                              |     17|
|1842  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1703                                                                                                                     |     17|
|1843  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__7    |      8|
|1844  |    mac_muladd_8s_8s_14ns_14_1_1_U1574                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_538                                                                                                                              |     25|
|1845  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1702                                                                                                                     |     25|
|1846  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__127  |      8|
|1847  |    mac_muladd_8s_8s_14ns_14_1_1_U1575                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_539                                                                                                                              |     20|
|1848  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1701                                                                                                                     |     20|
|1849  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__89   |      8|
|1850  |    mac_muladd_8s_8s_14ns_14_1_1_U1576                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_540                                                                                                                              |     47|
|1851  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1700                                                                                                                     |     47|
|1852  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__42   |      8|
|1853  |    mac_muladd_8s_8s_14ns_14_1_1_U1577                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_541                                                                                                                              |      9|
|1854  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1699                                                                                                                     |      9|
|1855  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__30   |      8|
|1856  |    mac_muladd_8s_8s_14ns_14_1_1_U1578                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_542                                                                                                                              |     24|
|1857  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1698                                                                                                                     |     24|
|1858  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__141  |      8|
|1859  |    mac_muladd_8s_8s_14ns_14_1_1_U1579                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_543                                                                                                                              |     14|
|1860  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1697                                                                                                                     |     14|
|1861  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__79   |      8|
|1862  |    mac_muladd_8s_8s_14ns_14_1_1_U1580                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_544                                                                                                                              |     33|
|1863  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1696                                                                                                                     |     33|
|1864  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__56   |      8|
|1865  |    mac_muladd_8s_8s_14ns_14_1_1_U1581                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_545                                                                                                                              |     52|
|1866  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1695                                                                                                                     |     52|
|1867  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__116  |      8|
|1868  |    mac_muladd_8s_8s_14ns_14_1_1_U1582                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_546                                                                                                                              |     14|
|1869  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1694                                                                                                                     |     14|
|1870  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__12   |      8|
|1871  |    mac_muladd_8s_8s_14ns_14_1_1_U1583                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_547                                                                                                                              |      9|
|1872  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1693                                                                                                                     |      9|
|1873  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__69   |      8|
|1874  |    mac_muladd_8s_8s_14ns_14_1_1_U1584                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_548                                                                                                                              |     17|
|1875  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1692                                                                                                                     |     17|
|1876  |    mac_muladd_8s_8s_14ns_14_1_1_U1585                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_549                                                                                                                              |      1|
|1877  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1691                                                                                                                     |      1|
|1878  |    mac_muladd_8s_8s_14ns_14_1_1_U1586                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_550                                                                                                                              |     24|
|1879  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1690                                                                                                                     |     24|
|1880  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__2    |      8|
|1881  |    mac_muladd_8s_8s_14ns_14_1_1_U1587                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_551                                                                                                                              |     18|
|1882  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1689                                                                                                                     |     18|
|1883  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__146  |      8|
|1884  |    mac_muladd_8s_8s_14ns_14_1_1_U1588                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_552                                                                                                                              |     24|
|1885  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1688                                                                                                                     |     24|
|1886  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__69   |      8|
|1887  |    mac_muladd_8s_8s_14ns_14_1_1_U1589                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_553                                                                                                                              |     23|
|1888  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1687                                                                                                                     |     23|
|1889  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__52   |      8|
|1890  |    mac_muladd_8s_8s_14ns_14_1_1_U1590                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_554                                                                                                                              |     44|
|1891  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1686                                                                                                                     |     44|
|1892  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__36   |      8|
|1893  |    mac_muladd_8s_8s_14ns_14_1_1_U1591                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_555                                                                                                                              |      9|
|1894  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1685                                                                                                                     |      9|
|1895  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__74   |      8|
|1896  |    mac_muladd_8s_8s_14ns_14_1_1_U1592                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_556                                                                                                                              |     23|
|1897  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1684                                                                                                                     |     23|
|1898  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__103  |      8|
|1899  |    mac_muladd_8s_8s_14ns_14_1_1_U1593                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_557                                                                                                                              |     27|
|1900  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1683                                                                                                                     |     27|
|1901  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__118  |      8|
|1902  |    mac_muladd_8s_8s_14ns_14_1_1_U1594                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_558                                                                                                                              |     36|
|1903  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1682                                                                                                                     |     36|
|1904  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__15   |      8|
|1905  |    mac_muladd_8s_8s_14ns_14_1_1_U1595                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_559                                                                                                                              |     43|
|1906  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1681                                                                                                                     |     43|
|1907  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__89   |      8|
|1908  |    mac_muladd_8s_8s_14ns_14_1_1_U1596                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_560                                                                                                                              |     17|
|1909  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1680                                                                                                                     |     17|
|1910  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__143  |      8|
|1911  |    mac_muladd_8s_8s_14ns_14_1_1_U1597                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_561                                                                                                                              |      8|
|1912  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1679                                                                                                                     |      8|
|1913  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__84   |      8|
|1914  |    mac_muladd_8s_8s_14ns_14_1_1_U1598                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_562                                                                                                                              |     18|
|1915  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1678                                                                                                                     |     18|
|1916  |    mac_muladd_8s_8s_14ns_14_1_1_U1599                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_563                                                                                                                              |      1|
|1917  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1677                                                                                                                     |      1|
|1918  |    mac_muladd_8s_8s_14ns_14_1_1_U1600                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_564                                                                                                                              |     15|
|1919  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1676                                                                                                                     |     15|
|1920  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__57   |      8|
|1921  |    mac_muladd_8s_8s_14ns_14_1_1_U1601                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_565                                                                                                                              |      9|
|1922  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1675                                                                                                                     |      9|
|1923  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__45   |      8|
|1924  |    mac_muladd_8s_8s_14ns_14_1_1_U1602                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_566                                                                                                                              |     24|
|1925  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1674                                                                                                                     |     24|
|1926  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__114  |      8|
|1927  |    mac_muladd_8s_8s_14ns_14_1_1_U1603                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_567                                                                                                                              |     52|
|1928  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1673                                                                                                                     |     52|
|1929  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__3    |      8|
|1930  |    mac_muladd_8s_8s_14ns_14_1_1_U1604                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_568                                                                                                                              |     42|
|1931  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1672                                                                                                                     |     42|
|1932  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__61   |      8|
|1933  |    mac_muladd_8s_8s_14ns_14_1_1_U1605                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_569                                                                                                                              |     11|
|1934  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1671                                                                                                                     |     11|
|1935  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__135  |      8|
|1936  |    mac_muladd_8s_8s_14ns_14_1_1_U1606                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_570                                                                                                                              |     24|
|1937  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1670                                                                                                                     |     24|
|1938  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__10   |      8|
|1939  |    mac_muladd_8s_8s_14ns_14_1_1_U1607                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_571                                                                                                                              |     11|
|1940  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1669                                                                                                                     |     11|
|1941  |    mac_muladd_8s_8s_14ns_14_1_1_U1608                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_572                                                                                                                              |     31|
|1942  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1668                                                                                                                     |     31|
|1943  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__48   |      8|
|1944  |    mac_muladd_8s_8s_14ns_14_1_1_U1609                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_573                                                                                                                              |     45|
|1945  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1667                                                                                                                     |     45|
|1946  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__113  |      8|
|1947  |    mac_muladd_8s_8s_14ns_14_1_1_U1610                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_574                                                                                                                              |     28|
|1948  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1666                                                                                                                     |     28|
|1949  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__14   |      8|
|1950  |    mac_muladd_8s_8s_14ns_14_1_1_U1611                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_575                                                                                                                              |     11|
|1951  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1665                                                                                                                     |     11|
|1952  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__106  |      8|
|1953  |    mac_muladd_8s_8s_14ns_14_1_1_U1612                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_576                                                                                                                              |      9|
|1954  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1664                                                                                                                     |      9|
|1955  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__78   |      8|
|1956  |    mac_muladd_8s_8s_14ns_14_1_1_U1613                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_577                                                                                                                              |     29|
|1957  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1663                                                                                                                     |     29|
|1958  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__52   |      8|
|1959  |    mac_muladd_8s_8s_14ns_14_1_1_U1614                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_578                                                                                                                              |     13|
|1960  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1662                                                                                                                     |     13|
|1961  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__46   |      8|
|1962  |    mac_muladd_8s_8s_14ns_14_1_1_U1615                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_579                                                                                                                              |     24|
|1963  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1661                                                                                                                     |     24|
|1964  |    mac_muladd_8s_8s_14ns_14_1_1_U1616                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_580                                                                                                                              |     23|
|1965  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1660                                                                                                                     |     23|
|1966  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__18   |      8|
|1967  |    mac_muladd_8s_8s_14ns_14_1_1_U1617                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_581                                                                                                                              |     31|
|1968  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1659                                                                                                                     |     31|
|1969  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__39   |      8|
|1970  |    mac_muladd_8s_8s_14ns_14_1_1_U1618                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_582                                                                                                                              |     11|
|1971  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1658                                                                                                                     |     11|
|1972  |    mac_muladd_8s_8s_14ns_14_1_1_U1619                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_583                                                                                                                              |     20|
|1973  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1657                                                                                                                     |     20|
|1974  |    mac_muladd_8s_8s_14ns_14_1_1_U1620                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_584                                                                                                                              |     28|
|1975  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1656                                                                                                                     |     28|
|1976  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__112  |      8|
|1977  |    mac_muladd_8s_8s_14ns_14_1_1_U1621                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_585                                                                                                                              |     31|
|1978  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1655                                                                                                                     |     31|
|1979  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__12   |      8|
|1980  |    mac_muladd_8s_8s_14ns_14_1_1_U1622                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_586                                                                                                                              |      6|
|1981  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1654                                                                                                                     |      6|
|1982  |    mac_muladd_8s_8s_14ns_14_1_1_U1623                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_587                                                                                                                              |     19|
|1983  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1653                                                                                                                     |     19|
|1984  |    mac_muladd_8s_8s_14ns_14_1_1_U1624                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_588                                                                                                                              |     52|
|1985  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1652                                                                                                                     |     52|
|1986  |    mac_muladd_8s_8s_14ns_14_1_1_U1625                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_589                                                                                                                              |     10|
|1987  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1651                                                                                                                     |     10|
|1988  |    mac_muladd_8s_8s_14ns_14_1_1_U1626                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_590                                                                                                                              |     18|
|1989  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1650                                                                                                                     |     18|
|1990  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__86   |      8|
|1991  |    mac_muladd_8s_8s_14ns_14_1_1_U1627                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_591                                                                                                                              |     15|
|1992  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1649                                                                                                                     |     15|
|1993  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__130  |      8|
|1994  |    mac_muladd_8s_8s_14ns_14_1_1_U1628                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_592                                                                                                                              |     30|
|1995  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1648                                                                                                                     |     30|
|1996  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__8    |      8|
|1997  |    mac_muladd_8s_8s_14ns_14_1_1_U1629                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_593                                                                                                                              |     12|
|1998  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1647                                                                                                                     |     12|
|1999  |    mac_muladd_8s_8s_14ns_14_1_1_U1630                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_594                                                                                                                              |     10|
|2000  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1646                                                                                                                     |     10|
|2001  |    mac_muladd_8s_8s_14ns_14_1_1_U1631                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_595                                                                                                                              |     30|
|2002  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1645                                                                                                                     |     30|
|2003  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__68   |      8|
|2004  |    mac_muladd_8s_8s_14ns_14_1_1_U1632                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_596                                                                                                                              |     40|
|2005  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1644                                                                                                                     |     40|
|2006  |    mac_muladd_8s_8s_14ns_14_1_1_U1633                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_597                                                                                                                              |     29|
|2007  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1643                                                                                                                     |     29|
|2008  |    mac_muladd_8s_8s_14ns_14_1_1_U1634                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_598                                                                                                                              |     16|
|2009  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1642                                                                                                                     |     16|
|2010  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__117  |      8|
|2011  |    mac_muladd_8s_8s_14ns_14_1_1_U1635                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_599                                                                                                                              |     39|
|2012  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1641                                                                                                                     |     39|
|2013  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__88   |      8|
|2014  |    mac_muladd_8s_8s_14ns_14_1_1_U1636                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_600                                                                                                                              |     27|
|2015  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1640                                                                                                                     |     27|
|2016  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__50   |      8|
|2017  |    mac_muladd_8s_8s_14ns_14_1_1_U1637                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_601                                                                                                                              |     28|
|2018  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1639                                                                                                                     |     28|
|2019  |    mac_muladd_8s_8s_14ns_14_1_1_U1638                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_602                                                                                                                              |     25|
|2020  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1638                                                                                                                     |     25|
|2021  |    mac_muladd_8s_8s_14ns_14_1_1_U1639                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_603                                                                                                                              |     11|
|2022  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1637                                                                                                                     |     11|
|2023  |    mac_muladd_8s_8s_14ns_14_1_1_U1640                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_604                                                                                                                              |     15|
|2024  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1636                                                                                                                     |     15|
|2025  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__49   |      8|
|2026  |    mac_muladd_8s_8s_14ns_14_1_1_U1641                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_605                                                                                                                              |     30|
|2027  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1635                                                                                                                     |     30|
|2028  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__65   |      8|
|2029  |    mac_muladd_8s_8s_14ns_14_1_1_U1642                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_606                                                                                                                              |     16|
|2030  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1634                                                                                                                     |     16|
|2031  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__96   |      8|
|2032  |    mac_muladd_8s_8s_14ns_14_1_1_U1643                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_607                                                                                                                              |     28|
|2033  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1633                                                                                                                     |     28|
|2034  |    mac_muladd_8s_8s_14ns_14_1_1_U1644                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_608                                                                                                                              |     24|
|2035  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1632                                                                                                                     |     24|
|2036  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__22   |      8|
|2037  |    mac_muladd_8s_8s_14ns_14_1_1_U1645                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_609                                                                                                                              |     37|
|2038  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1631                                                                                                                     |     37|
|2039  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__72   |      8|
|2040  |    mac_muladd_8s_8s_14ns_14_1_1_U1646                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_610                                                                                                                              |     14|
|2041  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1630                                                                                                                     |     14|
|2042  |    mac_muladd_8s_8s_14ns_14_1_1_U1647                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_611                                                                                                                              |     25|
|2043  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1629                                                                                                                     |     25|
|2044  |    mac_muladd_8s_8s_14ns_14_1_1_U1648                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_612                                                                                                                              |     18|
|2045  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1628                                                                                                                     |     18|
|2046  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__124  |      8|
|2047  |    mac_muladd_8s_8s_14ns_14_1_1_U1649                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_613                                                                                                                              |     21|
|2048  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1627                                                                                                                     |     21|
|2049  |    mac_muladd_8s_8s_14ns_14_1_1_U1650                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_614                                                                                                                              |     17|
|2050  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1626                                                                                                                     |     17|
|2051  |    mac_muladd_8s_8s_14ns_14_1_1_U1651                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_615                                                                                                                              |     11|
|2052  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1625                                                                                                                     |     11|
|2053  |    mac_muladd_8s_8s_14ns_14_1_1_U1652                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_616                                                                                                                              |     21|
|2054  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1624                                                                                                                     |     21|
|2055  |    mac_muladd_8s_8s_14ns_14_1_1_U1653                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_617                                                                                                                              |     48|
|2056  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1623                                                                                                                     |     48|
|2057  |    mac_muladd_8s_8s_14ns_14_1_1_U1654                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_618                                                                                                                              |     13|
|2058  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1622                                                                                                                     |     13|
|2059  |    mac_muladd_8s_8s_14ns_14_1_1_U1655                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_619                                                                                                                              |     23|
|2060  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1621                                                                                                                     |     23|
|2061  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__72   |      8|
|2062  |    mac_muladd_8s_8s_14ns_14_1_1_U1656                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_620                                                                                                                              |     26|
|2063  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1620                                                                                                                     |     26|
|2064  |    mac_muladd_8s_8s_14ns_14_1_1_U1657                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_621                                                                                                                              |     16|
|2065  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1619                                                                                                                     |     16|
|2066  |    mac_muladd_8s_8s_14ns_14_1_1_U1658                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_622                                                                                                                              |     26|
|2067  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1618                                                                                                                     |     26|
|2068  |    mac_muladd_8s_8s_14ns_14_1_1_U1659                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_623                                                                                                                              |     27|
|2069  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1617                                                                                                                     |     27|
|2070  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__104  |      8|
|2071  |    mac_muladd_8s_8s_14ns_14_1_1_U1660                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_624                                                                                                                              |     35|
|2072  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1616                                                                                                                     |     35|
|2073  |    mac_muladd_8s_8s_14ns_14_1_1_U1661                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_625                                                                                                                              |     20|
|2074  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1615                                                                                                                     |     20|
|2075  |    mac_muladd_8s_8s_14ns_14_1_1_U1662                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_626                                                                                                                              |     21|
|2076  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1614                                                                                                                     |     21|
|2077  |    mac_muladd_8s_8s_14ns_14_1_1_U1663                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_627                                                                                                                              |     19|
|2078  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1613                                                                                                                     |     19|
|2079  |    mac_muladd_8s_8s_14ns_14_1_1_U1664                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_628                                                                                                                              |     32|
|2080  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1612                                                                                                                     |     32|
|2081  |    mac_muladd_8s_8s_14ns_14_1_1_U1665                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_629                                                                                                                              |      6|
|2082  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1611                                                                                                                     |      6|
|2083  |    mac_muladd_8s_8s_14ns_14_1_1_U1666                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_630                                                                                                                              |     22|
|2084  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1610                                                                                                                     |     22|
|2085  |    mac_muladd_8s_8s_14ns_14_1_1_U1667                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_631                                                                                                                              |     48|
|2086  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1609                                                                                                                     |     48|
|2087  |    mac_muladd_8s_8s_14ns_14_1_1_U1668                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_632                                                                                                                              |     12|
|2088  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1608                                                                                                                     |     12|
|2089  |    mac_muladd_8s_8s_14ns_14_1_1_U1669                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_633                                                                                                                              |     17|
|2090  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1607                                                                                                                     |     17|
|2091  |    mac_muladd_8s_8s_14ns_14_1_1_U1670                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_634                                                                                                                              |     32|
|2092  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1606                                                                                                                     |     32|
|2093  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__108  |      8|
|2094  |    mac_muladd_8s_8s_14ns_14_1_1_U1671                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_635                                                                                                                              |     13|
|2095  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1605                                                                                                                     |     13|
|2096  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__101  |      8|
|2097  |    mac_muladd_8s_8s_14ns_14_1_1_U1672                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_636                                                                                                                              |     25|
|2098  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1604                                                                                                                     |     25|
|2099  |    mac_muladd_8s_8s_14ns_14_1_1_U1673                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_637                                                                                                                              |     22|
|2100  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1603                                                                                                                     |     22|
|2101  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__95   |      8|
|2102  |    mac_muladd_8s_8s_14ns_14_1_1_U1674                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_638                                                                                                                              |     17|
|2103  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1602                                                                                                                     |     17|
|2104  |    mac_muladd_8s_8s_14ns_14_1_1_U1675                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_639                                                                                                                              |     22|
|2105  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1601                                                                                                                     |     22|
|2106  |    mac_muladd_8s_8s_14ns_14_1_1_U1676                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_640                                                                                                                              |     40|
|2107  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1600                                                                                                                     |     40|
|2108  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__53   |      8|
|2109  |    mac_muladd_8s_8s_14ns_14_1_1_U1677                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_641                                                                                                                              |     17|
|2110  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1599                                                                                                                     |     17|
|2111  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__138  |      8|
|2112  |    mac_muladd_8s_8s_14ns_14_1_1_U1678                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_642                                                                                                                              |     29|
|2113  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1598                                                                                                                     |     29|
|2114  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__80   |      8|
|2115  |    mac_muladd_8s_8s_14ns_14_1_1_U1679                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_643                                                                                                                              |     21|
|2116  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1597                                                                                                                     |     21|
|2117  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__30   |      8|
|2118  |    mac_muladd_8s_8s_14ns_14_1_1_U1680                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_644                                                                                                                              |     20|
|2119  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1596                                                                                                                     |     20|
|2120  |    mac_muladd_8s_8s_14ns_14_1_1_U1681                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_645                                                                                                                              |     44|
|2121  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1595                                                                                                                     |     44|
|2122  |    mac_muladd_8s_8s_14ns_14_1_1_U1682                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_646                                                                                                                              |     12|
|2123  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1594                                                                                                                     |     12|
|2124  |    mac_muladd_8s_8s_14ns_14_1_1_U1683                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_647                                                                                                                              |     15|
|2125  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1593                                                                                                                     |     15|
|2126  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__5    |      8|
|2127  |    mac_muladd_8s_8s_14ns_14_1_1_U1684                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_648                                                                                                                              |     31|
|2128  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1592                                                                                                                     |     31|
|2129  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__61   |      8|
|2130  |    mac_muladd_8s_8s_14ns_14_1_1_U1685                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_649                                                                                                                              |     16|
|2131  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1591                                                                                                                     |     16|
|2132  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__137  |      8|
|2133  |    mac_muladd_8s_8s_14ns_14_1_1_U1686                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_650                                                                                                                              |     19|
|2134  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1590                                                                                                                     |     19|
|2135  |    mac_muladd_8s_8s_14ns_14_1_1_U1687                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_651                                                                                                                              |     23|
|2136  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1589                                                                                                                     |     23|
|2137  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__26   |      8|
|2138  |    mac_muladd_8s_8s_14ns_14_1_1_U1688                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_652                                                                                                                              |     17|
|2139  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1588                                                                                                                     |     17|
|2140  |    mac_muladd_8s_8s_14ns_14_1_1_U1689                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_653                                                                                                                              |     23|
|2141  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1587                                                                                                                     |     23|
|2142  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__54   |      8|
|2143  |    mac_muladd_8s_8s_14ns_14_1_1_U1690                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_654                                                                                                                              |     29|
|2144  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1586                                                                                                                     |     29|
|2145  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__32   |      8|
|2146  |    mac_muladd_8s_8s_14ns_14_1_1_U1691                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_655                                                                                                                              |     16|
|2147  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1585                                                                                                                     |     16|
|2148  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__6    |      8|
|2149  |    mac_muladd_8s_8s_14ns_14_1_1_U1692                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_656                                                                                                                              |     29|
|2150  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1584                                                                                                                     |     29|
|2151  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__71   |      8|
|2152  |    mac_muladd_8s_8s_14ns_14_1_1_U1693                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_657                                                                                                                              |     24|
|2153  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1583                                                                                                                     |     24|
|2154  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__6    |      8|
|2155  |    mac_muladd_8s_8s_14ns_14_1_1_U1694                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_658                                                                                                                              |     21|
|2156  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1582                                                                                                                     |     21|
|2157  |    mac_muladd_8s_8s_14ns_14_1_1_U1695                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_659                                                                                                                              |      2|
|2158  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1581                                                                                                                     |      2|
|2159  |    mac_muladd_8s_8s_14ns_14_1_1_U1696                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_660                                                                                                                              |     45|
|2160  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1580                                                                                                                     |     45|
|2161  |    mac_muladd_8s_8s_14ns_14_1_1_U1697                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_661                                                                                                                              |      5|
|2162  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1579                                                                                                                     |      5|
|2163  |    mac_muladd_8s_8s_14ns_14_1_1_U1698                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_662                                                                                                                              |      1|
|2164  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1578                                                                                                                     |      1|
|2165  |    mac_muladd_8s_8s_14ns_14_1_1_U1699                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_663                                                                                                                              |     35|
|2166  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1577                                                                                                                     |     35|
|2167  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__27   |      8|
|2168  |    mac_muladd_8s_8s_14ns_14_1_1_U1700                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_664                                                                                                                              |     22|
|2169  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1576                                                                                                                     |     22|
|2170  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__132  |      8|
|2171  |    mac_muladd_8s_8s_14ns_14_1_1_U1701                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_665                                                                                                                              |     32|
|2172  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1575                                                                                                                     |     32|
|2173  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__12   |      8|
|2174  |    mac_muladd_8s_8s_14ns_14_1_1_U1702                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_666                                                                                                                              |     23|
|2175  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1574                                                                                                                     |     23|
|2176  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__102  |      8|
|2177  |    mac_muladd_8s_8s_14ns_14_1_1_U1703                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_667                                                                                                                              |     33|
|2178  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1573                                                                                                                     |     33|
|2179  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__105  |      8|
|2180  |    mac_muladd_8s_8s_14ns_14_1_1_U1704                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_668                                                                                                                              |     12|
|2181  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1572                                                                                                                     |     12|
|2182  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__65   |      8|
|2183  |    mac_muladd_8s_8s_14ns_14_1_1_U1705                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_669                                                                                                                              |     26|
|2184  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1571                                                                                                                     |     26|
|2185  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__73   |      8|
|2186  |    mac_muladd_8s_8s_14ns_14_1_1_U1706                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_670                                                                                                                              |     20|
|2187  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1570                                                                                                                     |     20|
|2188  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__82   |      8|
|2189  |    mac_muladd_8s_8s_14ns_14_1_1_U1707                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_671                                                                                                                              |     29|
|2190  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1569                                                                                                                     |     29|
|2191  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__44   |      8|
|2192  |    mac_muladd_8s_8s_14ns_14_1_1_U1708                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_672                                                                                                                              |      8|
|2193  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1568                                                                                                                     |      8|
|2194  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__29   |      8|
|2195  |    mac_muladd_8s_8s_14ns_14_1_1_U1709                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_673                                                                                                                              |     28|
|2196  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1567                                                                                                                     |     28|
|2197  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__35   |      8|
|2198  |    mac_muladd_8s_8s_14ns_14_1_1_U1710                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_674                                                                                                                              |     51|
|2199  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1566                                                                                                                     |     51|
|2200  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__43   |      8|
|2201  |    mac_muladd_8s_8s_14ns_14_1_1_U1711                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_675                                                                                                                              |     12|
|2202  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1565                                                                                                                     |     12|
|2203  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__54   |      8|
|2204  |    mac_muladd_8s_8s_14ns_14_1_1_U1712                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_676                                                                                                                              |     19|
|2205  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1564                                                                                                                     |     19|
|2206  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__16   |      8|
|2207  |    mac_muladd_8s_8s_14ns_14_1_1_U1713                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_677                                                                                                                              |     31|
|2208  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1563                                                                                                                     |     31|
|2209  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__56   |      8|
|2210  |    mac_muladd_8s_8s_14ns_14_1_1_U1714                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_678                                                                                                                              |     13|
|2211  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1562                                                                                                                     |     13|
|2212  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__121  |      8|
|2213  |    mac_muladd_8s_8s_14ns_14_1_1_U1715                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_679                                                                                                                              |     61|
|2214  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1561                                                                                                                     |     61|
|2215  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__71   |      8|
|2216  |    mac_muladd_8s_8s_14ns_14_1_1_U1716                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_680                                                                                                                              |     22|
|2217  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1560                                                                                                                     |     22|
|2218  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__111  |      8|
|2219  |    mac_muladd_8s_8s_14ns_14_1_1_U1717                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_681                                                                                                                              |     35|
|2220  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1559                                                                                                                     |     35|
|2221  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|2222  |    mac_muladd_8s_8s_14ns_14_1_1_U1718                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_682                                                                                                                              |     24|
|2223  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1558                                                                                                                     |     24|
|2224  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__46   |      8|
|2225  |    mac_muladd_8s_8s_14ns_14_1_1_U1719                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_683                                                                                                                              |     25|
|2226  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1557                                                                                                                     |     25|
|2227  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__58   |      8|
|2228  |    mac_muladd_8s_8s_14ns_14_1_1_U1720                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_684                                                                                                                              |     15|
|2229  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1556                                                                                                                     |     15|
|2230  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__14   |      8|
|2231  |    mac_muladd_8s_8s_14ns_14_1_1_U1721                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_685                                                                                                                              |     29|
|2232  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1555                                                                                                                     |     29|
|2233  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__51   |      8|
|2234  |    mac_muladd_8s_8s_14ns_14_1_1_U1722                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_686                                                                                                                              |     37|
|2235  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1554                                                                                                                     |     37|
|2236  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__13   |      8|
|2237  |    mac_muladd_8s_8s_14ns_14_1_1_U1723                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_687                                                                                                                              |     24|
|2238  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1553                                                                                                                     |     24|
|2239  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__9    |      8|
|2240  |    mac_muladd_8s_8s_14ns_14_1_1_U1724                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_688                                                                                                                              |     30|
|2241  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1552                                                                                                                     |     30|
|2242  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__40   |      8|
|2243  |    mac_muladd_8s_8s_14ns_14_1_1_U1725                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_689                                                                                                                              |     37|
|2244  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1551                                                                                                                     |     37|
|2245  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__135  |      8|
|2246  |    mac_muladd_8s_8s_14ns_14_1_1_U1726                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_690                                                                                                                              |     13|
|2247  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1550                                                                                                                     |     13|
|2248  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__43   |      8|
|2249  |    mac_muladd_8s_8s_14ns_14_1_1_U1727                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_691                                                                                                                              |     34|
|2250  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1549                                                                                                                     |     34|
|2251  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__36   |      8|
|2252  |    mac_muladd_8s_8s_14ns_14_1_1_U1728                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_692                                                                                                                              |     15|
|2253  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1548                                                                                                                     |     15|
|2254  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__120  |      8|
|2255  |    mac_muladd_8s_8s_14ns_14_1_1_U1729                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_693                                                                                                                              |     26|
|2256  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1547                                                                                                                     |     26|
|2257  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__24   |      8|
|2258  |    mac_muladd_8s_8s_14ns_14_1_1_U1730                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_694                                                                                                                              |     16|
|2259  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1546                                                                                                                     |     16|
|2260  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__93   |      8|
|2261  |    mac_muladd_8s_8s_14ns_14_1_1_U1731                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_695                                                                                                                              |     30|
|2262  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1545                                                                                                                     |     30|
|2263  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__81   |      8|
|2264  |    mac_muladd_8s_8s_14ns_14_1_1_U1732                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_696                                                                                                                              |     25|
|2265  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1544                                                                                                                     |     25|
|2266  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__75   |      8|
|2267  |    mac_muladd_8s_8s_14ns_14_1_1_U1733                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_697                                                                                                                              |     36|
|2268  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1543                                                                                                                     |     36|
|2269  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__55   |      8|
|2270  |    mac_muladd_8s_8s_14ns_14_1_1_U1734                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_698                                                                                                                              |     14|
|2271  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1542                                                                                                                     |     14|
|2272  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__33   |      8|
|2273  |    mac_muladd_8s_8s_14ns_14_1_1_U1735                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_699                                                                                                                              |     30|
|2274  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1541                                                                                                                     |     30|
|2275  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__79   |      8|
|2276  |    mac_muladd_8s_8s_14ns_14_1_1_U1736                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_700                                                                                                                              |     23|
|2277  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1540                                                                                                                     |     23|
|2278  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__78   |      8|
|2279  |    mac_muladd_8s_8s_14ns_14_1_1_U1737                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_701                                                                                                                              |     32|
|2280  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1539                                                                                                                     |     32|
|2281  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__34   |      8|
|2282  |    mac_muladd_8s_8s_14ns_14_1_1_U1738                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_702                                                                                                                              |     55|
|2283  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1538                                                                                                                     |     55|
|2284  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__48   |      8|
|2285  |    mac_muladd_8s_8s_14ns_14_1_1_U1739                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_703                                                                                                                              |     10|
|2286  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1537                                                                                                                     |     10|
|2287  |    mac_muladd_8s_8s_14ns_14_1_1_U1740                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_704                                                                                                                              |     12|
|2288  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1536                                                                                                                     |     12|
|2289  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__77   |      8|
|2290  |    mac_muladd_8s_8s_14ns_14_1_1_U1741                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_705                                                                                                                              |     13|
|2291  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1535                                                                                                                     |     13|
|2292  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__17   |      8|
|2293  |    mac_muladd_8s_8s_14ns_14_1_1_U1742                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_706                                                                                                                              |     31|
|2294  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1534                                                                                                                     |     31|
|2295  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__23   |      8|
|2296  |    mac_muladd_8s_8s_14ns_14_1_1_U1743                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_707                                                                                                                              |     16|
|2297  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1533                                                                                                                     |     16|
|2298  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__123  |      8|
|2299  |    mac_muladd_8s_8s_14ns_14_1_1_U1744                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_708                                                                                                                              |     20|
|2300  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1532                                                                                                                     |     20|
|2301  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__56   |      8|
|2302  |    mac_muladd_8s_8s_14ns_14_1_1_U1745                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_709                                                                                                                              |     24|
|2303  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1531                                                                                                                     |     24|
|2304  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__70   |      8|
|2305  |    mac_muladd_8s_8s_14ns_14_1_1_U1746                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_710                                                                                                                              |     34|
|2306  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1530                                                                                                                     |     34|
|2307  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__4    |      8|
|2308  |    mac_muladd_8s_8s_14ns_14_1_1_U1747                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_711                                                                                                                              |     21|
|2309  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1529                                                                                                                     |     21|
|2310  |    mac_muladd_8s_8s_14ns_14_1_1_U1748                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_712                                                                                                                              |     36|
|2311  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1528                                                                                                                     |     36|
|2312  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__47   |      8|
|2313  |    mac_muladd_8s_8s_14ns_14_1_1_U1749                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_713                                                                                                                              |     17|
|2314  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1527                                                                                                                     |     17|
|2315  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__43   |      8|
|2316  |    mac_muladd_8s_8s_14ns_14_1_1_U1750                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_714                                                                                                                              |     32|
|2317  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1526                                                                                                                     |     32|
|2318  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__86   |      8|
|2319  |    mac_muladd_8s_8s_14ns_14_1_1_U1751                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_715                                                                                                                              |     13|
|2320  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1525                                                                                                                     |     13|
|2321  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__63   |      8|
|2322  |    mac_muladd_8s_8s_14ns_14_1_1_U1752                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_716                                                                                                                              |     30|
|2323  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1524                                                                                                                     |     30|
|2324  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__18   |      8|
|2325  |    mac_muladd_8s_8s_14ns_14_1_1_U1753                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_717                                                                                                                              |     51|
|2326  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1523                                                                                                                     |     51|
|2327  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__64   |      8|
|2328  |    mac_muladd_8s_8s_14ns_14_1_1_U1754                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_718                                                                                                                              |     13|
|2329  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1522                                                                                                                     |     13|
|2330  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__81   |      8|
|2331  |    mac_muladd_8s_8s_14ns_14_1_1_U1755                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_719                                                                                                                              |     25|
|2332  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1521                                                                                                                     |     25|
|2333  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__87   |      8|
|2334  |    mac_muladd_8s_8s_14ns_14_1_1_U1756                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_720                                                                                                                              |     17|
|2335  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1520                                                                                                                     |     17|
|2336  |    mac_muladd_8s_8s_14ns_14_1_1_U1757                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_721                                                                                                                              |      1|
|2337  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1519                                                                                                                     |      1|
|2338  |    mac_muladd_8s_8s_14ns_14_1_1_U1758                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_722                                                                                                                              |     14|
|2339  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1518                                                                                                                     |     14|
|2340  |    mac_muladd_8s_8s_14ns_14_1_1_U1759                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_723                                                                                                                              |     10|
|2341  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1517                                                                                                                     |     10|
|2342  |    mac_muladd_8s_8s_14ns_14_1_1_U1760                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_724                                                                                                                              |     17|
|2343  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1516                                                                                                                     |     17|
|2344  |    mac_muladd_8s_8s_14ns_14_1_1_U1761                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_725                                                                                                                              |     18|
|2345  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1515                                                                                                                     |     18|
|2346  |    mac_muladd_8s_8s_14ns_14_1_1_U1762                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_726                                                                                                                              |     37|
|2347  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1514                                                                                                                     |     37|
|2348  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__66   |      8|
|2349  |    mac_muladd_8s_8s_14ns_14_1_1_U1763                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_727                                                                                                                              |      1|
|2350  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1513                                                                                                                     |      1|
|2351  |    mac_muladd_8s_8s_14ns_14_1_1_U1764                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_728                                                                                                                              |     17|
|2352  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1512                                                                                                                     |     17|
|2353  |    mac_muladd_8s_8s_14ns_14_1_1_U1765                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_729                                                                                                                              |     23|
|2354  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1511                                                                                                                     |     23|
|2355  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__59   |      8|
|2356  |    mac_muladd_8s_8s_14ns_14_1_1_U1766                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_730                                                                                                                              |     15|
|2357  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1510                                                                                                                     |     15|
|2358  |    mac_muladd_8s_8s_14ns_14_1_1_U1767                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_731                                                                                                                              |     49|
|2359  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1509                                                                                                                     |     49|
|2360  |    mac_muladd_8s_8s_14ns_14_1_1_U1768                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_732                                                                                                                              |     10|
|2361  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1508                                                                                                                     |     10|
|2362  |    mac_muladd_8s_8s_14ns_14_1_1_U1769                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_733                                                                                                                              |      1|
|2363  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1507                                                                                                                     |      1|
|2364  |    mac_muladd_8s_8s_14ns_14_1_1_U1770                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_734                                                                                                                              |     17|
|2365  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1506                                                                                                                     |     17|
|2366  |    mac_muladd_8s_8s_14ns_14_1_1_U1771                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_735                                                                                                                              |      1|
|2367  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1505                                                                                                                     |      1|
|2368  |    mac_muladd_8s_8s_14ns_14_1_1_U1772                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_736                                                                                                                              |     25|
|2369  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1504                                                                                                                     |     25|
|2370  |    mac_muladd_8s_8s_14ns_14_1_1_U1773                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_737                                                                                                                              |     10|
|2371  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1503                                                                                                                     |     10|
|2372  |    mac_muladd_8s_8s_14ns_14_1_1_U1774                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_738                                                                                                                              |     17|
|2373  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1502                                                                                                                     |     17|
|2374  |    mac_muladd_8s_8s_14ns_14_1_1_U1775                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_739                                                                                                                              |     26|
|2375  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1501                                                                                                                     |     26|
|2376  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__76   |      8|
|2377  |    mac_muladd_8s_8s_14ns_14_1_1_U1776                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_740                                                                                                                              |     35|
|2378  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1500                                                                                                                     |     35|
|2379  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__44   |      8|
|2380  |    mac_muladd_8s_8s_14ns_14_1_1_U1777                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_741                                                                                                                              |      1|
|2381  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1499                                                                                                                     |      1|
|2382  |    mac_muladd_8s_8s_14ns_14_1_1_U1778                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_742                                                                                                                              |     32|
|2383  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1498                                                                                                                     |     32|
|2384  |    mac_muladd_8s_8s_14ns_14_1_1_U1779                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_743                                                                                                                              |     16|
|2385  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1497                                                                                                                     |     16|
|2386  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__62   |      8|
|2387  |    mac_muladd_8s_8s_14ns_14_1_1_U1780                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_744                                                                                                                              |     57|
|2388  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1496                                                                                                                     |     57|
|2389  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__86   |      8|
|2390  |    mac_muladd_8s_8s_14ns_14_1_1_U1781                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_745                                                                                                                              |     25|
|2391  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1495                                                                                                                     |     25|
|2392  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__77   |      8|
|2393  |    mac_muladd_8s_8s_14ns_14_1_1_U1782                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_746                                                                                                                              |      7|
|2394  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1494                                                                                                                     |      7|
|2395  |    mac_muladd_8s_8s_14ns_14_1_1_U1783                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_747                                                                                                                              |      2|
|2396  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1493                                                                                                                     |      2|
|2397  |    mac_muladd_8s_8s_14ns_14_1_1_U1784                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_748                                                                                                                              |      6|
|2398  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1492                                                                                                                     |      6|
|2399  |    mac_muladd_8s_8s_14ns_14_1_1_U1785                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_749                                                                                                                              |     29|
|2400  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1491                                                                                                                     |     29|
|2401  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__110  |      8|
|2402  |    mac_muladd_8s_8s_14ns_14_1_1_U1786                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_750                                                                                                                              |     23|
|2403  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1490                                                                                                                     |     23|
|2404  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__3    |      8|
|2405  |    mac_muladd_8s_8s_14ns_14_1_1_U1787                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_751                                                                                                                              |     20|
|2406  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1489                                                                                                                     |     20|
|2407  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__49   |      8|
|2408  |    mac_muladd_8s_8s_14ns_14_1_1_U1788                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_752                                                                                                                              |     22|
|2409  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1488                                                                                                                     |     22|
|2410  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__25   |      8|
|2411  |    mac_muladd_8s_8s_14ns_14_1_1_U1789                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_753                                                                                                                              |     29|
|2412  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1487                                                                                                                     |     29|
|2413  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__147  |      8|
|2414  |    mac_muladd_8s_8s_14ns_14_1_1_U1790                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_754                                                                                                                              |     30|
|2415  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1486                                                                                                                     |     30|
|2416  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__45   |      8|
|2417  |    mac_muladd_8s_8s_14ns_14_1_1_U1791                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_755                                                                                                                              |     52|
|2418  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1485                                                                                                                     |     52|
|2419  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__11   |      8|
|2420  |    mac_muladd_8s_8s_14ns_14_1_1_U1792                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_756                                                                                                                              |     15|
|2421  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1484                                                                                                                     |     15|
|2422  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__85   |      8|
|2423  |    mac_muladd_8s_8s_14ns_14_1_1_U1793                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_757                                                                                                                              |     30|
|2424  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1483                                                                                                                     |     30|
|2425  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__2    |      8|
|2426  |    mac_muladd_8s_8s_14ns_14_1_1_U1794                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_758                                                                                                                              |     16|
|2427  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1482                                                                                                                     |     16|
|2428  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__21   |      8|
|2429  |    mac_muladd_8s_8s_14ns_14_1_1_U1795                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_759                                                                                                                              |     28|
|2430  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1481                                                                                                                     |     28|
|2431  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__33   |      8|
|2432  |    mac_muladd_8s_8s_14ns_14_1_1_U1796                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_760                                                                                                                              |     41|
|2433  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1480                                                                                                                     |     41|
|2434  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__5    |      8|
|2435  |    mac_muladd_8s_8s_14ns_14_1_1_U1797                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_761                                                                                                                              |     13|
|2436  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1479                                                                                                                     |     13|
|2437  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__68   |      8|
|2438  |    mac_muladd_8s_8s_14ns_14_1_1_U1798                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_762                                                                                                                              |     14|
|2439  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1478                                                                                                                     |     14|
|2440  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__118  |      8|
|2441  |    mac_muladd_8s_8s_14ns_14_1_1_U1799                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_763                                                                                                                              |     30|
|2442  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1477                                                                                                                     |     30|
|2443  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__28   |      8|
|2444  |    mac_muladd_8s_8s_14ns_14_1_1_U1800                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_764                                                                                                                              |     14|
|2445  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1476                                                                                                                     |     14|
|2446  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__128  |      8|
|2447  |    mac_muladd_8s_8s_14ns_14_1_1_U1801                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_765                                                                                                                              |     19|
|2448  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1475                                                                                                                     |     19|
|2449  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__84   |      8|
|2450  |    mac_muladd_8s_8s_14ns_14_1_1_U1802                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_766                                                                                                                              |     23|
|2451  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1474                                                                                                                     |     23|
|2452  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__144  |      8|
|2453  |    mac_muladd_8s_8s_14ns_14_1_1_U1803                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_767                                                                                                                              |     31|
|2454  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1473                                                                                                                     |     31|
|2455  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__63   |      8|
|2456  |    mac_muladd_8s_8s_14ns_14_1_1_U1804                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_768                                                                                                                              |     29|
|2457  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1472                                                                                                                     |     29|
|2458  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__70   |      8|
|2459  |    mac_muladd_8s_8s_14ns_14_1_1_U1805                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_769                                                                                                                              |     39|
|2460  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1471                                                                                                                     |     39|
|2461  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__91   |      8|
|2462  |    mac_muladd_8s_8s_14ns_14_1_1_U1806                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_770                                                                                                                              |      2|
|2463  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1470                                                                                                                     |      2|
|2464  |    mac_muladd_8s_8s_14ns_14_1_1_U1807                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_771                                                                                                                              |     18|
|2465  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1469                                                                                                                     |     18|
|2466  |    mac_muladd_8s_8s_14ns_14_1_1_U1808                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_772                                                                                                                              |     24|
|2467  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1468                                                                                                                     |     24|
|2468  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__10   |      8|
|2469  |    mac_muladd_8s_8s_14ns_14_1_1_U1809                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_773                                                                                                                              |     23|
|2470  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1467                                                                                                                     |     23|
|2471  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__26   |      8|
|2472  |    mac_muladd_8s_8s_14ns_14_1_1_U1810                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_774                                                                                                                              |     46|
|2473  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1466                                                                                                                     |     46|
|2474  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__20   |      8|
|2475  |    mac_muladd_8s_8s_14ns_14_1_1_U1811                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_775                                                                                                                              |     17|
|2476  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1465                                                                                                                     |     17|
|2477  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__22   |      8|
|2478  |    mac_muladd_8s_8s_14ns_14_1_1_U1812                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_776                                                                                                                              |     16|
|2479  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1464                                                                                                                     |     16|
|2480  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__47   |      8|
|2481  |    mac_muladd_8s_8s_14ns_14_1_1_U1813                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_777                                                                                                                              |     39|
|2482  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1463                                                                                                                     |     39|
|2483  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__115  |      8|
|2484  |    mac_muladd_8s_8s_14ns_14_1_1_U1814                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_778                                                                                                                              |     15|
|2485  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1462                                                                                                                     |     15|
|2486  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__84   |      8|
|2487  |    mac_muladd_8s_8s_14ns_14_1_1_U1815                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_779                                                                                                                              |     13|
|2488  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1461                                                                                                                     |     13|
|2489  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__92   |      8|
|2490  |    mac_muladd_8s_8s_14ns_14_1_1_U1816                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_780                                                                                                                              |     33|
|2491  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1460                                                                                                                     |     33|
|2492  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__83   |      8|
|2493  |    mac_muladd_8s_8s_14ns_14_1_1_U1817                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_781                                                                                                                              |     42|
|2494  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1459                                                                                                                     |     42|
|2495  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__94   |      8|
|2496  |    mac_muladd_8s_8s_14ns_14_1_1_U1818                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_782                                                                                                                              |     36|
|2497  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1458                                                                                                                     |     36|
|2498  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__1    |      8|
|2499  |    mac_muladd_8s_8s_14ns_14_1_1_U1819                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_783                                                                                                                              |     46|
|2500  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1457                                                                                                                     |     46|
|2501  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__85   |      8|
|2502  |    mac_muladd_8s_8s_14ns_14_1_1_U1820                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_784                                                                                                                              |     25|
|2503  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1456                                                                                                                     |     25|
|2504  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__21   |      8|
|2505  |    mac_muladd_8s_8s_14ns_14_1_1_U1821                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_785                                                                                                                              |     39|
|2506  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1455                                                                                                                     |     39|
|2507  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__16   |      8|
|2508  |    mac_muladd_8s_8s_14ns_14_1_1_U1822                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_786                                                                                                                              |     24|
|2509  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1454                                                                                                                     |     24|
|2510  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__7    |      8|
|2511  |    mac_muladd_8s_8s_14ns_14_1_1_U1823                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_787                                                                                                                              |     24|
|2512  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1453                                                                                                                     |     24|
|2513  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__60   |      8|
|2514  |    mac_muladd_8s_8s_14ns_14_1_1_U1824                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_788                                                                                                                              |     46|
|2515  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1452                                                                                                                     |     46|
|2516  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__25   |      8|
|2517  |    mac_muladd_8s_8s_14ns_14_1_1_U1825                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_789                                                                                                                              |     10|
|2518  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1451                                                                                                                     |     10|
|2519  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__16   |      8|
|2520  |    mac_muladd_8s_8s_14ns_14_1_1_U1826                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_790                                                                                                                              |     26|
|2521  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1450                                                                                                                     |     26|
|2522  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__5    |      8|
|2523  |    mac_muladd_8s_8s_14ns_14_1_1_U1827                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_791                                                                                                                              |      2|
|2524  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                                                                                                          |      2|
|2525  |    mul_8s_8ns_14_1_1_U1002                                           |hls_dummy_mul_8s_8ns_14_1_1                                                                                                                                             |      2|
|2526  |    mul_8s_8ns_14_1_1_U1032                                           |hls_dummy_mul_8s_8ns_14_1_1_792                                                                                                                                         |      2|
|2527  |    mul_8s_8ns_14_1_1_U1047                                           |hls_dummy_mul_8s_8ns_14_1_1_793                                                                                                                                         |      2|
|2528  |    mul_8s_8ns_14_1_1_U1077                                           |hls_dummy_mul_8s_8ns_14_1_1_794                                                                                                                                         |      2|
|2529  |    mul_8s_8ns_14_1_1_U1092                                           |hls_dummy_mul_8s_8ns_14_1_1_795                                                                                                                                         |      2|
|2530  |    mul_8s_8ns_14_1_1_U1122                                           |hls_dummy_mul_8s_8ns_14_1_1_796                                                                                                                                         |      2|
|2531  |    mul_8s_8ns_14_1_1_U1137                                           |hls_dummy_mul_8s_8ns_14_1_1_797                                                                                                                                         |      2|
|2532  |    mul_8s_8ns_14_1_1_U1167                                           |hls_dummy_mul_8s_8ns_14_1_1_798                                                                                                                                         |      2|
|2533  |    mul_8s_8ns_14_1_1_U1182                                           |hls_dummy_mul_8s_8ns_14_1_1_799                                                                                                                                         |      2|
|2534  |    mul_8s_8ns_14_1_1_U537                                            |hls_dummy_mul_8s_8ns_14_1_1_800                                                                                                                                         |      2|
|2535  |    mul_8s_8ns_14_1_1_U552                                            |hls_dummy_mul_8s_8ns_14_1_1_801                                                                                                                                         |      2|
|2536  |    mul_8s_8ns_14_1_1_U582                                            |hls_dummy_mul_8s_8ns_14_1_1_802                                                                                                                                         |      2|
|2537  |    mul_8s_8ns_14_1_1_U597                                            |hls_dummy_mul_8s_8ns_14_1_1_803                                                                                                                                         |      2|
|2538  |    mul_8s_8ns_14_1_1_U627                                            |hls_dummy_mul_8s_8ns_14_1_1_804                                                                                                                                         |      2|
|2539  |    mul_8s_8ns_14_1_1_U642                                            |hls_dummy_mul_8s_8ns_14_1_1_805                                                                                                                                         |      2|
|2540  |    mul_8s_8ns_14_1_1_U672                                            |hls_dummy_mul_8s_8ns_14_1_1_806                                                                                                                                         |      2|
|2541  |    mul_8s_8ns_14_1_1_U687                                            |hls_dummy_mul_8s_8ns_14_1_1_807                                                                                                                                         |      2|
|2542  |    mul_8s_8ns_14_1_1_U717                                            |hls_dummy_mul_8s_8ns_14_1_1_808                                                                                                                                         |      2|
|2543  |    mul_8s_8ns_14_1_1_U732                                            |hls_dummy_mul_8s_8ns_14_1_1_809                                                                                                                                         |      2|
|2544  |    mul_8s_8ns_14_1_1_U762                                            |hls_dummy_mul_8s_8ns_14_1_1_810                                                                                                                                         |      2|
|2545  |    mul_8s_8ns_14_1_1_U777                                            |hls_dummy_mul_8s_8ns_14_1_1_811                                                                                                                                         |      2|
|2546  |    mul_8s_8ns_14_1_1_U807                                            |hls_dummy_mul_8s_8ns_14_1_1_812                                                                                                                                         |      2|
|2547  |    mul_8s_8ns_14_1_1_U822                                            |hls_dummy_mul_8s_8ns_14_1_1_813                                                                                                                                         |      2|
|2548  |    mul_8s_8ns_14_1_1_U852                                            |hls_dummy_mul_8s_8ns_14_1_1_814                                                                                                                                         |      2|
|2549  |    mul_8s_8ns_14_1_1_U867                                            |hls_dummy_mul_8s_8ns_14_1_1_815                                                                                                                                         |      2|
|2550  |    mul_8s_8ns_14_1_1_U897                                            |hls_dummy_mul_8s_8ns_14_1_1_816                                                                                                                                         |      2|
|2551  |    mul_8s_8ns_14_1_1_U912                                            |hls_dummy_mul_8s_8ns_14_1_1_817                                                                                                                                         |      2|
|2552  |    mul_8s_8ns_14_1_1_U942                                            |hls_dummy_mul_8s_8ns_14_1_1_818                                                                                                                                         |      2|
|2553  |    mul_8s_8ns_14_1_1_U957                                            |hls_dummy_mul_8s_8ns_14_1_1_819                                                                                                                                         |      2|
|2554  |    mul_8s_8ns_14_1_1_U987                                            |hls_dummy_mul_8s_8ns_14_1_1_820                                                                                                                                         |      2|
|2555  |    mul_8s_8s_14_1_1_U1000                                            |hls_dummy_mul_8s_8s_14_1_1                                                                                                                                              |     17|
|2556  |    mul_8s_8s_14_1_1_U1001                                            |hls_dummy_mul_8s_8s_14_1_1_821                                                                                                                                          |     17|
|2557  |    mul_8s_8s_14_1_1_U1003                                            |hls_dummy_mul_8s_8s_14_1_1_822                                                                                                                                          |     22|
|2558  |    mul_8s_8s_14_1_1_U1004                                            |hls_dummy_mul_8s_8s_14_1_1_823                                                                                                                                          |     22|
|2559  |    mul_8s_8s_14_1_1_U1005                                            |hls_dummy_mul_8s_8s_14_1_1_824                                                                                                                                          |     22|
|2560  |    mul_8s_8s_14_1_1_U1006                                            |hls_dummy_mul_8s_8s_14_1_1_825                                                                                                                                          |     17|
|2561  |    mul_8s_8s_14_1_1_U1007                                            |hls_dummy_mul_8s_8s_14_1_1_826                                                                                                                                          |     17|
|2562  |    mul_8s_8s_14_1_1_U1008                                            |hls_dummy_mul_8s_8s_14_1_1_827                                                                                                                                          |     17|
|2563  |    mul_8s_8s_14_1_1_U1009                                            |hls_dummy_mul_8s_8s_14_1_1_828                                                                                                                                          |     17|
|2564  |    mul_8s_8s_14_1_1_U1010                                            |hls_dummy_mul_8s_8s_14_1_1_829                                                                                                                                          |     17|
|2565  |    mul_8s_8s_14_1_1_U1011                                            |hls_dummy_mul_8s_8s_14_1_1_830                                                                                                                                          |     22|
|2566  |    mul_8s_8s_14_1_1_U1012                                            |hls_dummy_mul_8s_8s_14_1_1_831                                                                                                                                          |     17|
|2567  |    mul_8s_8s_14_1_1_U1013                                            |hls_dummy_mul_8s_8s_14_1_1_832                                                                                                                                          |     17|
|2568  |    mul_8s_8s_14_1_1_U1014                                            |hls_dummy_mul_8s_8s_14_1_1_833                                                                                                                                          |     17|
|2569  |    mul_8s_8s_14_1_1_U1015                                            |hls_dummy_mul_8s_8s_14_1_1_834                                                                                                                                          |     17|
|2570  |    mul_8s_8s_14_1_1_U1016                                            |hls_dummy_mul_8s_8s_14_1_1_835                                                                                                                                          |     17|
|2571  |    mul_8s_8s_14_1_1_U1017                                            |hls_dummy_mul_8s_8s_14_1_1_836                                                                                                                                          |     17|
|2572  |    mul_8s_8s_14_1_1_U1018                                            |hls_dummy_mul_8s_8s_14_1_1_837                                                                                                                                          |     22|
|2573  |    mul_8s_8s_14_1_1_U1019                                            |hls_dummy_mul_8s_8s_14_1_1_838                                                                                                                                          |     22|
|2574  |    mul_8s_8s_14_1_1_U1020                                            |hls_dummy_mul_8s_8s_14_1_1_839                                                                                                                                          |     22|
|2575  |    mul_8s_8s_14_1_1_U1021                                            |hls_dummy_mul_8s_8s_14_1_1_840                                                                                                                                          |     17|
|2576  |    mul_8s_8s_14_1_1_U1022                                            |hls_dummy_mul_8s_8s_14_1_1_841                                                                                                                                          |     17|
|2577  |    mul_8s_8s_14_1_1_U1023                                            |hls_dummy_mul_8s_8s_14_1_1_842                                                                                                                                          |     17|
|2578  |    mul_8s_8s_14_1_1_U1024                                            |hls_dummy_mul_8s_8s_14_1_1_843                                                                                                                                          |     16|
|2579  |    mul_8s_8s_14_1_1_U1025                                            |hls_dummy_mul_8s_8s_14_1_1_844                                                                                                                                          |     22|
|2580  |    mul_8s_8s_14_1_1_U1026                                            |hls_dummy_mul_8s_8s_14_1_1_845                                                                                                                                          |     17|
|2581  |    mul_8s_8s_14_1_1_U1027                                            |hls_dummy_mul_8s_8s_14_1_1_846                                                                                                                                          |     17|
|2582  |    mul_8s_8s_14_1_1_U1028                                            |hls_dummy_mul_8s_8s_14_1_1_847                                                                                                                                          |     17|
|2583  |    mul_8s_8s_14_1_1_U1029                                            |hls_dummy_mul_8s_8s_14_1_1_848                                                                                                                                          |     16|
|2584  |    mul_8s_8s_14_1_1_U1030                                            |hls_dummy_mul_8s_8s_14_1_1_849                                                                                                                                          |     17|
|2585  |    mul_8s_8s_14_1_1_U1031                                            |hls_dummy_mul_8s_8s_14_1_1_850                                                                                                                                          |     17|
|2586  |    mul_8s_8s_14_1_1_U1033                                            |hls_dummy_mul_8s_8s_14_1_1_851                                                                                                                                          |     22|
|2587  |    mul_8s_8s_14_1_1_U1034                                            |hls_dummy_mul_8s_8s_14_1_1_852                                                                                                                                          |     22|
|2588  |    mul_8s_8s_14_1_1_U1035                                            |hls_dummy_mul_8s_8s_14_1_1_853                                                                                                                                          |     22|
|2589  |    mul_8s_8s_14_1_1_U1036                                            |hls_dummy_mul_8s_8s_14_1_1_854                                                                                                                                          |     17|
|2590  |    mul_8s_8s_14_1_1_U1037                                            |hls_dummy_mul_8s_8s_14_1_1_855                                                                                                                                          |     17|
|2591  |    mul_8s_8s_14_1_1_U1038                                            |hls_dummy_mul_8s_8s_14_1_1_856                                                                                                                                          |     17|
|2592  |    mul_8s_8s_14_1_1_U1039                                            |hls_dummy_mul_8s_8s_14_1_1_857                                                                                                                                          |     17|
|2593  |    mul_8s_8s_14_1_1_U1040                                            |hls_dummy_mul_8s_8s_14_1_1_858                                                                                                                                          |     16|
|2594  |    mul_8s_8s_14_1_1_U1041                                            |hls_dummy_mul_8s_8s_14_1_1_859                                                                                                                                          |     17|
|2595  |    mul_8s_8s_14_1_1_U1042                                            |hls_dummy_mul_8s_8s_14_1_1_860                                                                                                                                          |     17|
|2596  |    mul_8s_8s_14_1_1_U1043                                            |hls_dummy_mul_8s_8s_14_1_1_861                                                                                                                                          |     17|
|2597  |    mul_8s_8s_14_1_1_U1044                                            |hls_dummy_mul_8s_8s_14_1_1_862                                                                                                                                          |     16|
|2598  |    mul_8s_8s_14_1_1_U1045                                            |hls_dummy_mul_8s_8s_14_1_1_863                                                                                                                                          |     17|
|2599  |    mul_8s_8s_14_1_1_U1046                                            |hls_dummy_mul_8s_8s_14_1_1_864                                                                                                                                          |     16|
|2600  |    mul_8s_8s_14_1_1_U1048                                            |hls_dummy_mul_8s_8s_14_1_1_865                                                                                                                                          |     22|
|2601  |    mul_8s_8s_14_1_1_U1049                                            |hls_dummy_mul_8s_8s_14_1_1_866                                                                                                                                          |     22|
|2602  |    mul_8s_8s_14_1_1_U1050                                            |hls_dummy_mul_8s_8s_14_1_1_867                                                                                                                                          |     22|
|2603  |    mul_8s_8s_14_1_1_U1051                                            |hls_dummy_mul_8s_8s_14_1_1_868                                                                                                                                          |     17|
|2604  |    mul_8s_8s_14_1_1_U1052                                            |hls_dummy_mul_8s_8s_14_1_1_869                                                                                                                                          |     17|
|2605  |    mul_8s_8s_14_1_1_U1053                                            |hls_dummy_mul_8s_8s_14_1_1_870                                                                                                                                          |     17|
|2606  |    mul_8s_8s_14_1_1_U1054                                            |hls_dummy_mul_8s_8s_14_1_1_871                                                                                                                                          |     17|
|2607  |    mul_8s_8s_14_1_1_U1055                                            |hls_dummy_mul_8s_8s_14_1_1_872                                                                                                                                          |     17|
|2608  |    mul_8s_8s_14_1_1_U1056                                            |hls_dummy_mul_8s_8s_14_1_1_873                                                                                                                                          |     17|
|2609  |    mul_8s_8s_14_1_1_U1057                                            |hls_dummy_mul_8s_8s_14_1_1_874                                                                                                                                          |     17|
|2610  |    mul_8s_8s_14_1_1_U1058                                            |hls_dummy_mul_8s_8s_14_1_1_875                                                                                                                                          |     17|
|2611  |    mul_8s_8s_14_1_1_U1059                                            |hls_dummy_mul_8s_8s_14_1_1_876                                                                                                                                          |     17|
|2612  |    mul_8s_8s_14_1_1_U1060                                            |hls_dummy_mul_8s_8s_14_1_1_877                                                                                                                                          |     17|
|2613  |    mul_8s_8s_14_1_1_U1061                                            |hls_dummy_mul_8s_8s_14_1_1_878                                                                                                                                          |     17|
|2614  |    mul_8s_8s_14_1_1_U1062                                            |hls_dummy_mul_8s_8s_14_1_1_879                                                                                                                                          |     17|
|2615  |    mul_8s_8s_14_1_1_U1063                                            |hls_dummy_mul_8s_8s_14_1_1_880                                                                                                                                          |     22|
|2616  |    mul_8s_8s_14_1_1_U1064                                            |hls_dummy_mul_8s_8s_14_1_1_881                                                                                                                                          |     17|
|2617  |    mul_8s_8s_14_1_1_U1065                                            |hls_dummy_mul_8s_8s_14_1_1_882                                                                                                                                          |     17|
|2618  |    mul_8s_8s_14_1_1_U1066                                            |hls_dummy_mul_8s_8s_14_1_1_883                                                                                                                                          |     17|
|2619  |    mul_8s_8s_14_1_1_U1067                                            |hls_dummy_mul_8s_8s_14_1_1_884                                                                                                                                          |     17|
|2620  |    mul_8s_8s_14_1_1_U1068                                            |hls_dummy_mul_8s_8s_14_1_1_885                                                                                                                                          |     17|
|2621  |    mul_8s_8s_14_1_1_U1069                                            |hls_dummy_mul_8s_8s_14_1_1_886                                                                                                                                          |     17|
|2622  |    mul_8s_8s_14_1_1_U1070                                            |hls_dummy_mul_8s_8s_14_1_1_887                                                                                                                                          |     17|
|2623  |    mul_8s_8s_14_1_1_U1071                                            |hls_dummy_mul_8s_8s_14_1_1_888                                                                                                                                          |     17|
|2624  |    mul_8s_8s_14_1_1_U1072                                            |hls_dummy_mul_8s_8s_14_1_1_889                                                                                                                                          |     17|
|2625  |    mul_8s_8s_14_1_1_U1073                                            |hls_dummy_mul_8s_8s_14_1_1_890                                                                                                                                          |     17|
|2626  |    mul_8s_8s_14_1_1_U1074                                            |hls_dummy_mul_8s_8s_14_1_1_891                                                                                                                                          |     17|
|2627  |    mul_8s_8s_14_1_1_U1075                                            |hls_dummy_mul_8s_8s_14_1_1_892                                                                                                                                          |     17|
|2628  |    mul_8s_8s_14_1_1_U1076                                            |hls_dummy_mul_8s_8s_14_1_1_893                                                                                                                                          |     17|
|2629  |    mul_8s_8s_14_1_1_U1078                                            |hls_dummy_mul_8s_8s_14_1_1_894                                                                                                                                          |     22|
|2630  |    mul_8s_8s_14_1_1_U1079                                            |hls_dummy_mul_8s_8s_14_1_1_895                                                                                                                                          |     22|
|2631  |    mul_8s_8s_14_1_1_U1080                                            |hls_dummy_mul_8s_8s_14_1_1_896                                                                                                                                          |     17|
|2632  |    mul_8s_8s_14_1_1_U1081                                            |hls_dummy_mul_8s_8s_14_1_1_897                                                                                                                                          |     17|
|2633  |    mul_8s_8s_14_1_1_U1082                                            |hls_dummy_mul_8s_8s_14_1_1_898                                                                                                                                          |     17|
|2634  |    mul_8s_8s_14_1_1_U1083                                            |hls_dummy_mul_8s_8s_14_1_1_899                                                                                                                                          |     17|
|2635  |    mul_8s_8s_14_1_1_U1084                                            |hls_dummy_mul_8s_8s_14_1_1_900                                                                                                                                          |     17|
|2636  |    mul_8s_8s_14_1_1_U1085                                            |hls_dummy_mul_8s_8s_14_1_1_901                                                                                                                                          |     17|
|2637  |    mul_8s_8s_14_1_1_U1086                                            |hls_dummy_mul_8s_8s_14_1_1_902                                                                                                                                          |     17|
|2638  |    mul_8s_8s_14_1_1_U1087                                            |hls_dummy_mul_8s_8s_14_1_1_903                                                                                                                                          |     17|
|2639  |    mul_8s_8s_14_1_1_U1088                                            |hls_dummy_mul_8s_8s_14_1_1_904                                                                                                                                          |     17|
|2640  |    mul_8s_8s_14_1_1_U1089                                            |hls_dummy_mul_8s_8s_14_1_1_905                                                                                                                                          |     17|
|2641  |    mul_8s_8s_14_1_1_U1090                                            |hls_dummy_mul_8s_8s_14_1_1_906                                                                                                                                          |     17|
|2642  |    mul_8s_8s_14_1_1_U1091                                            |hls_dummy_mul_8s_8s_14_1_1_907                                                                                                                                          |     17|
|2643  |    mul_8s_8s_14_1_1_U1093                                            |hls_dummy_mul_8s_8s_14_1_1_908                                                                                                                                          |     22|
|2644  |    mul_8s_8s_14_1_1_U1094                                            |hls_dummy_mul_8s_8s_14_1_1_909                                                                                                                                          |     22|
|2645  |    mul_8s_8s_14_1_1_U1095                                            |hls_dummy_mul_8s_8s_14_1_1_910                                                                                                                                          |     17|
|2646  |    mul_8s_8s_14_1_1_U1096                                            |hls_dummy_mul_8s_8s_14_1_1_911                                                                                                                                          |     16|
|2647  |    mul_8s_8s_14_1_1_U1097                                            |hls_dummy_mul_8s_8s_14_1_1_912                                                                                                                                          |     17|
|2648  |    mul_8s_8s_14_1_1_U1098                                            |hls_dummy_mul_8s_8s_14_1_1_913                                                                                                                                          |     17|
|2649  |    mul_8s_8s_14_1_1_U1099                                            |hls_dummy_mul_8s_8s_14_1_1_914                                                                                                                                          |     16|
|2650  |    mul_8s_8s_14_1_1_U1100                                            |hls_dummy_mul_8s_8s_14_1_1_915                                                                                                                                          |     17|
|2651  |    mul_8s_8s_14_1_1_U1101                                            |hls_dummy_mul_8s_8s_14_1_1_916                                                                                                                                          |     16|
|2652  |    mul_8s_8s_14_1_1_U1102                                            |hls_dummy_mul_8s_8s_14_1_1_917                                                                                                                                          |     17|
|2653  |    mul_8s_8s_14_1_1_U1103                                            |hls_dummy_mul_8s_8s_14_1_1_918                                                                                                                                          |     16|
|2654  |    mul_8s_8s_14_1_1_U1104                                            |hls_dummy_mul_8s_8s_14_1_1_919                                                                                                                                          |     16|
|2655  |    mul_8s_8s_14_1_1_U1105                                            |hls_dummy_mul_8s_8s_14_1_1_920                                                                                                                                          |     16|
|2656  |    mul_8s_8s_14_1_1_U1106                                            |hls_dummy_mul_8s_8s_14_1_1_921                                                                                                                                          |     17|
|2657  |    mul_8s_8s_14_1_1_U1107                                            |hls_dummy_mul_8s_8s_14_1_1_922                                                                                                                                          |     17|
|2658  |    mul_8s_8s_14_1_1_U1108                                            |hls_dummy_mul_8s_8s_14_1_1_923                                                                                                                                          |     17|
|2659  |    mul_8s_8s_14_1_1_U1109                                            |hls_dummy_mul_8s_8s_14_1_1_924                                                                                                                                          |     17|
|2660  |    mul_8s_8s_14_1_1_U1110                                            |hls_dummy_mul_8s_8s_14_1_1_925                                                                                                                                          |     17|
|2661  |    mul_8s_8s_14_1_1_U1111                                            |hls_dummy_mul_8s_8s_14_1_1_926                                                                                                                                          |     17|
|2662  |    mul_8s_8s_14_1_1_U1112                                            |hls_dummy_mul_8s_8s_14_1_1_927                                                                                                                                          |     17|
|2663  |    mul_8s_8s_14_1_1_U1113                                            |hls_dummy_mul_8s_8s_14_1_1_928                                                                                                                                          |     22|
|2664  |    mul_8s_8s_14_1_1_U1114                                            |hls_dummy_mul_8s_8s_14_1_1_929                                                                                                                                          |     17|
|2665  |    mul_8s_8s_14_1_1_U1115                                            |hls_dummy_mul_8s_8s_14_1_1_930                                                                                                                                          |     17|
|2666  |    mul_8s_8s_14_1_1_U1116                                            |hls_dummy_mul_8s_8s_14_1_1_931                                                                                                                                          |     17|
|2667  |    mul_8s_8s_14_1_1_U1117                                            |hls_dummy_mul_8s_8s_14_1_1_932                                                                                                                                          |     17|
|2668  |    mul_8s_8s_14_1_1_U1118                                            |hls_dummy_mul_8s_8s_14_1_1_933                                                                                                                                          |     17|
|2669  |    mul_8s_8s_14_1_1_U1119                                            |hls_dummy_mul_8s_8s_14_1_1_934                                                                                                                                          |     17|
|2670  |    mul_8s_8s_14_1_1_U1120                                            |hls_dummy_mul_8s_8s_14_1_1_935                                                                                                                                          |     17|
|2671  |    mul_8s_8s_14_1_1_U1121                                            |hls_dummy_mul_8s_8s_14_1_1_936                                                                                                                                          |     17|
|2672  |    mul_8s_8s_14_1_1_U1123                                            |hls_dummy_mul_8s_8s_14_1_1_937                                                                                                                                          |     22|
|2673  |    mul_8s_8s_14_1_1_U1124                                            |hls_dummy_mul_8s_8s_14_1_1_938                                                                                                                                          |     17|
|2674  |    mul_8s_8s_14_1_1_U1125                                            |hls_dummy_mul_8s_8s_14_1_1_939                                                                                                                                          |     17|
|2675  |    mul_8s_8s_14_1_1_U1126                                            |hls_dummy_mul_8s_8s_14_1_1_940                                                                                                                                          |     17|
|2676  |    mul_8s_8s_14_1_1_U1127                                            |hls_dummy_mul_8s_8s_14_1_1_941                                                                                                                                          |     17|
|2677  |    mul_8s_8s_14_1_1_U1128                                            |hls_dummy_mul_8s_8s_14_1_1_942                                                                                                                                          |     22|
|2678  |    mul_8s_8s_14_1_1_U1129                                            |hls_dummy_mul_8s_8s_14_1_1_943                                                                                                                                          |     17|
|2679  |    mul_8s_8s_14_1_1_U1130                                            |hls_dummy_mul_8s_8s_14_1_1_944                                                                                                                                          |     17|
|2680  |    mul_8s_8s_14_1_1_U1131                                            |hls_dummy_mul_8s_8s_14_1_1_945                                                                                                                                          |     17|
|2681  |    mul_8s_8s_14_1_1_U1132                                            |hls_dummy_mul_8s_8s_14_1_1_946                                                                                                                                          |     17|
|2682  |    mul_8s_8s_14_1_1_U1133                                            |hls_dummy_mul_8s_8s_14_1_1_947                                                                                                                                          |     17|
|2683  |    mul_8s_8s_14_1_1_U1134                                            |hls_dummy_mul_8s_8s_14_1_1_948                                                                                                                                          |     17|
|2684  |    mul_8s_8s_14_1_1_U1135                                            |hls_dummy_mul_8s_8s_14_1_1_949                                                                                                                                          |     17|
|2685  |    mul_8s_8s_14_1_1_U1136                                            |hls_dummy_mul_8s_8s_14_1_1_950                                                                                                                                          |     17|
|2686  |    mul_8s_8s_14_1_1_U1138                                            |hls_dummy_mul_8s_8s_14_1_1_951                                                                                                                                          |     22|
|2687  |    mul_8s_8s_14_1_1_U1139                                            |hls_dummy_mul_8s_8s_14_1_1_952                                                                                                                                          |     17|
|2688  |    mul_8s_8s_14_1_1_U1140                                            |hls_dummy_mul_8s_8s_14_1_1_953                                                                                                                                          |     17|
|2689  |    mul_8s_8s_14_1_1_U1141                                            |hls_dummy_mul_8s_8s_14_1_1_954                                                                                                                                          |     17|
|2690  |    mul_8s_8s_14_1_1_U1142                                            |hls_dummy_mul_8s_8s_14_1_1_955                                                                                                                                          |     16|
|2691  |    mul_8s_8s_14_1_1_U1143                                            |hls_dummy_mul_8s_8s_14_1_1_956                                                                                                                                          |     17|
|2692  |    mul_8s_8s_14_1_1_U1144                                            |hls_dummy_mul_8s_8s_14_1_1_957                                                                                                                                          |     17|
|2693  |    mul_8s_8s_14_1_1_U1145                                            |hls_dummy_mul_8s_8s_14_1_1_958                                                                                                                                          |     17|
|2694  |    mul_8s_8s_14_1_1_U1146                                            |hls_dummy_mul_8s_8s_14_1_1_959                                                                                                                                          |     17|
|2695  |    mul_8s_8s_14_1_1_U1147                                            |hls_dummy_mul_8s_8s_14_1_1_960                                                                                                                                          |     17|
|2696  |    mul_8s_8s_14_1_1_U1148                                            |hls_dummy_mul_8s_8s_14_1_1_961                                                                                                                                          |     17|
|2697  |    mul_8s_8s_14_1_1_U1149                                            |hls_dummy_mul_8s_8s_14_1_1_962                                                                                                                                          |     17|
|2698  |    mul_8s_8s_14_1_1_U1150                                            |hls_dummy_mul_8s_8s_14_1_1_963                                                                                                                                          |     17|
|2699  |    mul_8s_8s_14_1_1_U1151                                            |hls_dummy_mul_8s_8s_14_1_1_964                                                                                                                                          |     17|
|2700  |    mul_8s_8s_14_1_1_U1152                                            |hls_dummy_mul_8s_8s_14_1_1_965                                                                                                                                          |     17|
|2701  |    mul_8s_8s_14_1_1_U1153                                            |hls_dummy_mul_8s_8s_14_1_1_966                                                                                                                                          |     17|
|2702  |    mul_8s_8s_14_1_1_U1154                                            |hls_dummy_mul_8s_8s_14_1_1_967                                                                                                                                          |     16|
|2703  |    mul_8s_8s_14_1_1_U1155                                            |hls_dummy_mul_8s_8s_14_1_1_968                                                                                                                                          |     17|
|2704  |    mul_8s_8s_14_1_1_U1156                                            |hls_dummy_mul_8s_8s_14_1_1_969                                                                                                                                          |     16|
|2705  |    mul_8s_8s_14_1_1_U1157                                            |hls_dummy_mul_8s_8s_14_1_1_970                                                                                                                                          |     22|
|2706  |    mul_8s_8s_14_1_1_U1158                                            |hls_dummy_mul_8s_8s_14_1_1_971                                                                                                                                          |     17|
|2707  |    mul_8s_8s_14_1_1_U1159                                            |hls_dummy_mul_8s_8s_14_1_1_972                                                                                                                                          |     17|
|2708  |    mul_8s_8s_14_1_1_U1160                                            |hls_dummy_mul_8s_8s_14_1_1_973                                                                                                                                          |     17|
|2709  |    mul_8s_8s_14_1_1_U1161                                            |hls_dummy_mul_8s_8s_14_1_1_974                                                                                                                                          |     17|
|2710  |    mul_8s_8s_14_1_1_U1162                                            |hls_dummy_mul_8s_8s_14_1_1_975                                                                                                                                          |     17|
|2711  |    mul_8s_8s_14_1_1_U1163                                            |hls_dummy_mul_8s_8s_14_1_1_976                                                                                                                                          |     17|
|2712  |    mul_8s_8s_14_1_1_U1164                                            |hls_dummy_mul_8s_8s_14_1_1_977                                                                                                                                          |     17|
|2713  |    mul_8s_8s_14_1_1_U1165                                            |hls_dummy_mul_8s_8s_14_1_1_978                                                                                                                                          |     17|
|2714  |    mul_8s_8s_14_1_1_U1166                                            |hls_dummy_mul_8s_8s_14_1_1_979                                                                                                                                          |     17|
|2715  |    mul_8s_8s_14_1_1_U1168                                            |hls_dummy_mul_8s_8s_14_1_1_980                                                                                                                                          |     17|
|2716  |    mul_8s_8s_14_1_1_U1169                                            |hls_dummy_mul_8s_8s_14_1_1_981                                                                                                                                          |     17|
|2717  |    mul_8s_8s_14_1_1_U1170                                            |hls_dummy_mul_8s_8s_14_1_1_982                                                                                                                                          |     17|
|2718  |    mul_8s_8s_14_1_1_U1171                                            |hls_dummy_mul_8s_8s_14_1_1_983                                                                                                                                          |     16|
|2719  |    mul_8s_8s_14_1_1_U1172                                            |hls_dummy_mul_8s_8s_14_1_1_984                                                                                                                                          |     17|
|2720  |    mul_8s_8s_14_1_1_U1173                                            |hls_dummy_mul_8s_8s_14_1_1_985                                                                                                                                          |     17|
|2721  |    mul_8s_8s_14_1_1_U1174                                            |hls_dummy_mul_8s_8s_14_1_1_986                                                                                                                                          |     17|
|2722  |    mul_8s_8s_14_1_1_U1175                                            |hls_dummy_mul_8s_8s_14_1_1_987                                                                                                                                          |     17|
|2723  |    mul_8s_8s_14_1_1_U1176                                            |hls_dummy_mul_8s_8s_14_1_1_988                                                                                                                                          |     17|
|2724  |    mul_8s_8s_14_1_1_U1177                                            |hls_dummy_mul_8s_8s_14_1_1_989                                                                                                                                          |     17|
|2725  |    mul_8s_8s_14_1_1_U1178                                            |hls_dummy_mul_8s_8s_14_1_1_990                                                                                                                                          |     17|
|2726  |    mul_8s_8s_14_1_1_U1179                                            |hls_dummy_mul_8s_8s_14_1_1_991                                                                                                                                          |     17|
|2727  |    mul_8s_8s_14_1_1_U1180                                            |hls_dummy_mul_8s_8s_14_1_1_992                                                                                                                                          |     17|
|2728  |    mul_8s_8s_14_1_1_U1181                                            |hls_dummy_mul_8s_8s_14_1_1_993                                                                                                                                          |     17|
|2729  |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1_994                                                                                                                                          |     22|
|2730  |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_995                                                                                                                                          |     22|
|2731  |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_996                                                                                                                                          |     22|
|2732  |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_997                                                                                                                                          |     22|
|2733  |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_998                                                                                                                                          |     22|
|2734  |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_999                                                                                                                                          |     22|
|2735  |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_1000                                                                                                                                         |     22|
|2736  |    mul_8s_8s_14_1_1_U530                                             |hls_dummy_mul_8s_8s_14_1_1_1001                                                                                                                                         |     22|
|2737  |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_1002                                                                                                                                         |     22|
|2738  |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_1003                                                                                                                                         |     22|
|2739  |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_1004                                                                                                                                         |     22|
|2740  |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_1005                                                                                                                                         |     22|
|2741  |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_1006                                                                                                                                         |     22|
|2742  |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_1007                                                                                                                                         |     22|
|2743  |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_1008                                                                                                                                         |     22|
|2744  |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_1009                                                                                                                                         |     22|
|2745  |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_1010                                                                                                                                         |     19|
|2746  |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_1011                                                                                                                                         |     17|
|2747  |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_1012                                                                                                                                         |     22|
|2748  |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_1013                                                                                                                                         |     17|
|2749  |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_1014                                                                                                                                         |     22|
|2750  |    mul_8s_8s_14_1_1_U545                                             |hls_dummy_mul_8s_8s_14_1_1_1015                                                                                                                                         |     22|
|2751  |    mul_8s_8s_14_1_1_U546                                             |hls_dummy_mul_8s_8s_14_1_1_1016                                                                                                                                         |     17|
|2752  |    mul_8s_8s_14_1_1_U547                                             |hls_dummy_mul_8s_8s_14_1_1_1017                                                                                                                                         |     22|
|2753  |    mul_8s_8s_14_1_1_U548                                             |hls_dummy_mul_8s_8s_14_1_1_1018                                                                                                                                         |     22|
|2754  |    mul_8s_8s_14_1_1_U549                                             |hls_dummy_mul_8s_8s_14_1_1_1019                                                                                                                                         |     22|
|2755  |    mul_8s_8s_14_1_1_U550                                             |hls_dummy_mul_8s_8s_14_1_1_1020                                                                                                                                         |     17|
|2756  |    mul_8s_8s_14_1_1_U551                                             |hls_dummy_mul_8s_8s_14_1_1_1021                                                                                                                                         |     22|
|2757  |    mul_8s_8s_14_1_1_U553                                             |hls_dummy_mul_8s_8s_14_1_1_1022                                                                                                                                         |     22|
|2758  |    mul_8s_8s_14_1_1_U554                                             |hls_dummy_mul_8s_8s_14_1_1_1023                                                                                                                                         |     22|
|2759  |    mul_8s_8s_14_1_1_U555                                             |hls_dummy_mul_8s_8s_14_1_1_1024                                                                                                                                         |     19|
|2760  |    mul_8s_8s_14_1_1_U556                                             |hls_dummy_mul_8s_8s_14_1_1_1025                                                                                                                                         |     17|
|2761  |    mul_8s_8s_14_1_1_U557                                             |hls_dummy_mul_8s_8s_14_1_1_1026                                                                                                                                         |     22|
|2762  |    mul_8s_8s_14_1_1_U558                                             |hls_dummy_mul_8s_8s_14_1_1_1027                                                                                                                                         |     22|
|2763  |    mul_8s_8s_14_1_1_U559                                             |hls_dummy_mul_8s_8s_14_1_1_1028                                                                                                                                         |     22|
|2764  |    mul_8s_8s_14_1_1_U560                                             |hls_dummy_mul_8s_8s_14_1_1_1029                                                                                                                                         |     22|
|2765  |    mul_8s_8s_14_1_1_U561                                             |hls_dummy_mul_8s_8s_14_1_1_1030                                                                                                                                         |     17|
|2766  |    mul_8s_8s_14_1_1_U562                                             |hls_dummy_mul_8s_8s_14_1_1_1031                                                                                                                                         |     22|
|2767  |    mul_8s_8s_14_1_1_U563                                             |hls_dummy_mul_8s_8s_14_1_1_1032                                                                                                                                         |     22|
|2768  |    mul_8s_8s_14_1_1_U564                                             |hls_dummy_mul_8s_8s_14_1_1_1033                                                                                                                                         |     22|
|2769  |    mul_8s_8s_14_1_1_U565                                             |hls_dummy_mul_8s_8s_14_1_1_1034                                                                                                                                         |     17|
|2770  |    mul_8s_8s_14_1_1_U566                                             |hls_dummy_mul_8s_8s_14_1_1_1035                                                                                                                                         |     22|
|2771  |    mul_8s_8s_14_1_1_U567                                             |hls_dummy_mul_8s_8s_14_1_1_1036                                                                                                                                         |     17|
|2772  |    mul_8s_8s_14_1_1_U568                                             |hls_dummy_mul_8s_8s_14_1_1_1037                                                                                                                                         |     22|
|2773  |    mul_8s_8s_14_1_1_U569                                             |hls_dummy_mul_8s_8s_14_1_1_1038                                                                                                                                         |     19|
|2774  |    mul_8s_8s_14_1_1_U570                                             |hls_dummy_mul_8s_8s_14_1_1_1039                                                                                                                                         |     16|
|2775  |    mul_8s_8s_14_1_1_U571                                             |hls_dummy_mul_8s_8s_14_1_1_1040                                                                                                                                         |     22|
|2776  |    mul_8s_8s_14_1_1_U572                                             |hls_dummy_mul_8s_8s_14_1_1_1041                                                                                                                                         |     17|
|2777  |    mul_8s_8s_14_1_1_U573                                             |hls_dummy_mul_8s_8s_14_1_1_1042                                                                                                                                         |     22|
|2778  |    mul_8s_8s_14_1_1_U574                                             |hls_dummy_mul_8s_8s_14_1_1_1043                                                                                                                                         |     22|
|2779  |    mul_8s_8s_14_1_1_U575                                             |hls_dummy_mul_8s_8s_14_1_1_1044                                                                                                                                         |     17|
|2780  |    mul_8s_8s_14_1_1_U576                                             |hls_dummy_mul_8s_8s_14_1_1_1045                                                                                                                                         |     17|
|2781  |    mul_8s_8s_14_1_1_U577                                             |hls_dummy_mul_8s_8s_14_1_1_1046                                                                                                                                         |     22|
|2782  |    mul_8s_8s_14_1_1_U578                                             |hls_dummy_mul_8s_8s_14_1_1_1047                                                                                                                                         |     22|
|2783  |    mul_8s_8s_14_1_1_U579                                             |hls_dummy_mul_8s_8s_14_1_1_1048                                                                                                                                         |     22|
|2784  |    mul_8s_8s_14_1_1_U580                                             |hls_dummy_mul_8s_8s_14_1_1_1049                                                                                                                                         |     22|
|2785  |    mul_8s_8s_14_1_1_U581                                             |hls_dummy_mul_8s_8s_14_1_1_1050                                                                                                                                         |     17|
|2786  |    mul_8s_8s_14_1_1_U583                                             |hls_dummy_mul_8s_8s_14_1_1_1051                                                                                                                                         |     22|
|2787  |    mul_8s_8s_14_1_1_U584                                             |hls_dummy_mul_8s_8s_14_1_1_1052                                                                                                                                         |     22|
|2788  |    mul_8s_8s_14_1_1_U585                                             |hls_dummy_mul_8s_8s_14_1_1_1053                                                                                                                                         |     16|
|2789  |    mul_8s_8s_14_1_1_U586                                             |hls_dummy_mul_8s_8s_14_1_1_1054                                                                                                                                         |     22|
|2790  |    mul_8s_8s_14_1_1_U587                                             |hls_dummy_mul_8s_8s_14_1_1_1055                                                                                                                                         |     22|
|2791  |    mul_8s_8s_14_1_1_U588                                             |hls_dummy_mul_8s_8s_14_1_1_1056                                                                                                                                         |     22|
|2792  |    mul_8s_8s_14_1_1_U589                                             |hls_dummy_mul_8s_8s_14_1_1_1057                                                                                                                                         |     22|
|2793  |    mul_8s_8s_14_1_1_U590                                             |hls_dummy_mul_8s_8s_14_1_1_1058                                                                                                                                         |     22|
|2794  |    mul_8s_8s_14_1_1_U591                                             |hls_dummy_mul_8s_8s_14_1_1_1059                                                                                                                                         |     22|
|2795  |    mul_8s_8s_14_1_1_U592                                             |hls_dummy_mul_8s_8s_14_1_1_1060                                                                                                                                         |     22|
|2796  |    mul_8s_8s_14_1_1_U593                                             |hls_dummy_mul_8s_8s_14_1_1_1061                                                                                                                                         |     22|
|2797  |    mul_8s_8s_14_1_1_U594                                             |hls_dummy_mul_8s_8s_14_1_1_1062                                                                                                                                         |     22|
|2798  |    mul_8s_8s_14_1_1_U595                                             |hls_dummy_mul_8s_8s_14_1_1_1063                                                                                                                                         |     22|
|2799  |    mul_8s_8s_14_1_1_U596                                             |hls_dummy_mul_8s_8s_14_1_1_1064                                                                                                                                         |     17|
|2800  |    mul_8s_8s_14_1_1_U598                                             |hls_dummy_mul_8s_8s_14_1_1_1065                                                                                                                                         |     22|
|2801  |    mul_8s_8s_14_1_1_U599                                             |hls_dummy_mul_8s_8s_14_1_1_1066                                                                                                                                         |     22|
|2802  |    mul_8s_8s_14_1_1_U600                                             |hls_dummy_mul_8s_8s_14_1_1_1067                                                                                                                                         |     17|
|2803  |    mul_8s_8s_14_1_1_U601                                             |hls_dummy_mul_8s_8s_14_1_1_1068                                                                                                                                         |     22|
|2804  |    mul_8s_8s_14_1_1_U602                                             |hls_dummy_mul_8s_8s_14_1_1_1069                                                                                                                                         |     22|
|2805  |    mul_8s_8s_14_1_1_U603                                             |hls_dummy_mul_8s_8s_14_1_1_1070                                                                                                                                         |     22|
|2806  |    mul_8s_8s_14_1_1_U604                                             |hls_dummy_mul_8s_8s_14_1_1_1071                                                                                                                                         |     22|
|2807  |    mul_8s_8s_14_1_1_U605                                             |hls_dummy_mul_8s_8s_14_1_1_1072                                                                                                                                         |     17|
|2808  |    mul_8s_8s_14_1_1_U606                                             |hls_dummy_mul_8s_8s_14_1_1_1073                                                                                                                                         |     22|
|2809  |    mul_8s_8s_14_1_1_U607                                             |hls_dummy_mul_8s_8s_14_1_1_1074                                                                                                                                         |     22|
|2810  |    mul_8s_8s_14_1_1_U608                                             |hls_dummy_mul_8s_8s_14_1_1_1075                                                                                                                                         |     22|
|2811  |    mul_8s_8s_14_1_1_U609                                             |hls_dummy_mul_8s_8s_14_1_1_1076                                                                                                                                         |     22|
|2812  |    mul_8s_8s_14_1_1_U610                                             |hls_dummy_mul_8s_8s_14_1_1_1077                                                                                                                                         |     22|
|2813  |    mul_8s_8s_14_1_1_U611                                             |hls_dummy_mul_8s_8s_14_1_1_1078                                                                                                                                         |     17|
|2814  |    mul_8s_8s_14_1_1_U612                                             |hls_dummy_mul_8s_8s_14_1_1_1079                                                                                                                                         |     16|
|2815  |    mul_8s_8s_14_1_1_U613                                             |hls_dummy_mul_8s_8s_14_1_1_1080                                                                                                                                         |     22|
|2816  |    mul_8s_8s_14_1_1_U614                                             |hls_dummy_mul_8s_8s_14_1_1_1081                                                                                                                                         |     16|
|2817  |    mul_8s_8s_14_1_1_U615                                             |hls_dummy_mul_8s_8s_14_1_1_1082                                                                                                                                         |     22|
|2818  |    mul_8s_8s_14_1_1_U616                                             |hls_dummy_mul_8s_8s_14_1_1_1083                                                                                                                                         |     17|
|2819  |    mul_8s_8s_14_1_1_U617                                             |hls_dummy_mul_8s_8s_14_1_1_1084                                                                                                                                         |     22|
|2820  |    mul_8s_8s_14_1_1_U618                                             |hls_dummy_mul_8s_8s_14_1_1_1085                                                                                                                                         |     22|
|2821  |    mul_8s_8s_14_1_1_U619                                             |hls_dummy_mul_8s_8s_14_1_1_1086                                                                                                                                         |     22|
|2822  |    mul_8s_8s_14_1_1_U620                                             |hls_dummy_mul_8s_8s_14_1_1_1087                                                                                                                                         |     22|
|2823  |    mul_8s_8s_14_1_1_U621                                             |hls_dummy_mul_8s_8s_14_1_1_1088                                                                                                                                         |     22|
|2824  |    mul_8s_8s_14_1_1_U622                                             |hls_dummy_mul_8s_8s_14_1_1_1089                                                                                                                                         |     22|
|2825  |    mul_8s_8s_14_1_1_U623                                             |hls_dummy_mul_8s_8s_14_1_1_1090                                                                                                                                         |     22|
|2826  |    mul_8s_8s_14_1_1_U624                                             |hls_dummy_mul_8s_8s_14_1_1_1091                                                                                                                                         |     17|
|2827  |    mul_8s_8s_14_1_1_U625                                             |hls_dummy_mul_8s_8s_14_1_1_1092                                                                                                                                         |     17|
|2828  |    mul_8s_8s_14_1_1_U626                                             |hls_dummy_mul_8s_8s_14_1_1_1093                                                                                                                                         |     17|
|2829  |    mul_8s_8s_14_1_1_U628                                             |hls_dummy_mul_8s_8s_14_1_1_1094                                                                                                                                         |     22|
|2830  |    mul_8s_8s_14_1_1_U629                                             |hls_dummy_mul_8s_8s_14_1_1_1095                                                                                                                                         |     22|
|2831  |    mul_8s_8s_14_1_1_U630                                             |hls_dummy_mul_8s_8s_14_1_1_1096                                                                                                                                         |     22|
|2832  |    mul_8s_8s_14_1_1_U631                                             |hls_dummy_mul_8s_8s_14_1_1_1097                                                                                                                                         |     17|
|2833  |    mul_8s_8s_14_1_1_U632                                             |hls_dummy_mul_8s_8s_14_1_1_1098                                                                                                                                         |     22|
|2834  |    mul_8s_8s_14_1_1_U633                                             |hls_dummy_mul_8s_8s_14_1_1_1099                                                                                                                                         |     17|
|2835  |    mul_8s_8s_14_1_1_U634                                             |hls_dummy_mul_8s_8s_14_1_1_1100                                                                                                                                         |     17|
|2836  |    mul_8s_8s_14_1_1_U635                                             |hls_dummy_mul_8s_8s_14_1_1_1101                                                                                                                                         |     22|
|2837  |    mul_8s_8s_14_1_1_U636                                             |hls_dummy_mul_8s_8s_14_1_1_1102                                                                                                                                         |     22|
|2838  |    mul_8s_8s_14_1_1_U637                                             |hls_dummy_mul_8s_8s_14_1_1_1103                                                                                                                                         |     22|
|2839  |    mul_8s_8s_14_1_1_U638                                             |hls_dummy_mul_8s_8s_14_1_1_1104                                                                                                                                         |     22|
|2840  |    mul_8s_8s_14_1_1_U639                                             |hls_dummy_mul_8s_8s_14_1_1_1105                                                                                                                                         |     17|
|2841  |    mul_8s_8s_14_1_1_U640                                             |hls_dummy_mul_8s_8s_14_1_1_1106                                                                                                                                         |     17|
|2842  |    mul_8s_8s_14_1_1_U641                                             |hls_dummy_mul_8s_8s_14_1_1_1107                                                                                                                                         |     17|
|2843  |    mul_8s_8s_14_1_1_U643                                             |hls_dummy_mul_8s_8s_14_1_1_1108                                                                                                                                         |     22|
|2844  |    mul_8s_8s_14_1_1_U644                                             |hls_dummy_mul_8s_8s_14_1_1_1109                                                                                                                                         |     22|
|2845  |    mul_8s_8s_14_1_1_U645                                             |hls_dummy_mul_8s_8s_14_1_1_1110                                                                                                                                         |     22|
|2846  |    mul_8s_8s_14_1_1_U646                                             |hls_dummy_mul_8s_8s_14_1_1_1111                                                                                                                                         |     22|
|2847  |    mul_8s_8s_14_1_1_U647                                             |hls_dummy_mul_8s_8s_14_1_1_1112                                                                                                                                         |     22|
|2848  |    mul_8s_8s_14_1_1_U648                                             |hls_dummy_mul_8s_8s_14_1_1_1113                                                                                                                                         |     17|
|2849  |    mul_8s_8s_14_1_1_U649                                             |hls_dummy_mul_8s_8s_14_1_1_1114                                                                                                                                         |     17|
|2850  |    mul_8s_8s_14_1_1_U650                                             |hls_dummy_mul_8s_8s_14_1_1_1115                                                                                                                                         |     22|
|2851  |    mul_8s_8s_14_1_1_U651                                             |hls_dummy_mul_8s_8s_14_1_1_1116                                                                                                                                         |     22|
|2852  |    mul_8s_8s_14_1_1_U652                                             |hls_dummy_mul_8s_8s_14_1_1_1117                                                                                                                                         |     22|
|2853  |    mul_8s_8s_14_1_1_U653                                             |hls_dummy_mul_8s_8s_14_1_1_1118                                                                                                                                         |     22|
|2854  |    mul_8s_8s_14_1_1_U654                                             |hls_dummy_mul_8s_8s_14_1_1_1119                                                                                                                                         |     17|
|2855  |    mul_8s_8s_14_1_1_U655                                             |hls_dummy_mul_8s_8s_14_1_1_1120                                                                                                                                         |     17|
|2856  |    mul_8s_8s_14_1_1_U656                                             |hls_dummy_mul_8s_8s_14_1_1_1121                                                                                                                                         |     17|
|2857  |    mul_8s_8s_14_1_1_U657                                             |hls_dummy_mul_8s_8s_14_1_1_1122                                                                                                                                         |     17|
|2858  |    mul_8s_8s_14_1_1_U658                                             |hls_dummy_mul_8s_8s_14_1_1_1123                                                                                                                                         |     22|
|2859  |    mul_8s_8s_14_1_1_U659                                             |hls_dummy_mul_8s_8s_14_1_1_1124                                                                                                                                         |     22|
|2860  |    mul_8s_8s_14_1_1_U660                                             |hls_dummy_mul_8s_8s_14_1_1_1125                                                                                                                                         |     22|
|2861  |    mul_8s_8s_14_1_1_U661                                             |hls_dummy_mul_8s_8s_14_1_1_1126                                                                                                                                         |     22|
|2862  |    mul_8s_8s_14_1_1_U662                                             |hls_dummy_mul_8s_8s_14_1_1_1127                                                                                                                                         |     22|
|2863  |    mul_8s_8s_14_1_1_U663                                             |hls_dummy_mul_8s_8s_14_1_1_1128                                                                                                                                         |     22|
|2864  |    mul_8s_8s_14_1_1_U664                                             |hls_dummy_mul_8s_8s_14_1_1_1129                                                                                                                                         |     22|
|2865  |    mul_8s_8s_14_1_1_U665                                             |hls_dummy_mul_8s_8s_14_1_1_1130                                                                                                                                         |     22|
|2866  |    mul_8s_8s_14_1_1_U666                                             |hls_dummy_mul_8s_8s_14_1_1_1131                                                                                                                                         |     22|
|2867  |    mul_8s_8s_14_1_1_U667                                             |hls_dummy_mul_8s_8s_14_1_1_1132                                                                                                                                         |     22|
|2868  |    mul_8s_8s_14_1_1_U668                                             |hls_dummy_mul_8s_8s_14_1_1_1133                                                                                                                                         |     22|
|2869  |    mul_8s_8s_14_1_1_U669                                             |hls_dummy_mul_8s_8s_14_1_1_1134                                                                                                                                         |     17|
|2870  |    mul_8s_8s_14_1_1_U670                                             |hls_dummy_mul_8s_8s_14_1_1_1135                                                                                                                                         |     17|
|2871  |    mul_8s_8s_14_1_1_U671                                             |hls_dummy_mul_8s_8s_14_1_1_1136                                                                                                                                         |     17|
|2872  |    mul_8s_8s_14_1_1_U673                                             |hls_dummy_mul_8s_8s_14_1_1_1137                                                                                                                                         |     22|
|2873  |    mul_8s_8s_14_1_1_U674                                             |hls_dummy_mul_8s_8s_14_1_1_1138                                                                                                                                         |     22|
|2874  |    mul_8s_8s_14_1_1_U675                                             |hls_dummy_mul_8s_8s_14_1_1_1139                                                                                                                                         |     22|
|2875  |    mul_8s_8s_14_1_1_U676                                             |hls_dummy_mul_8s_8s_14_1_1_1140                                                                                                                                         |     22|
|2876  |    mul_8s_8s_14_1_1_U677                                             |hls_dummy_mul_8s_8s_14_1_1_1141                                                                                                                                         |     22|
|2877  |    mul_8s_8s_14_1_1_U678                                             |hls_dummy_mul_8s_8s_14_1_1_1142                                                                                                                                         |     22|
|2878  |    mul_8s_8s_14_1_1_U679                                             |hls_dummy_mul_8s_8s_14_1_1_1143                                                                                                                                         |     22|
|2879  |    mul_8s_8s_14_1_1_U680                                             |hls_dummy_mul_8s_8s_14_1_1_1144                                                                                                                                         |     22|
|2880  |    mul_8s_8s_14_1_1_U681                                             |hls_dummy_mul_8s_8s_14_1_1_1145                                                                                                                                         |     22|
|2881  |    mul_8s_8s_14_1_1_U682                                             |hls_dummy_mul_8s_8s_14_1_1_1146                                                                                                                                         |     22|
|2882  |    mul_8s_8s_14_1_1_U683                                             |hls_dummy_mul_8s_8s_14_1_1_1147                                                                                                                                         |     22|
|2883  |    mul_8s_8s_14_1_1_U684                                             |hls_dummy_mul_8s_8s_14_1_1_1148                                                                                                                                         |     17|
|2884  |    mul_8s_8s_14_1_1_U685                                             |hls_dummy_mul_8s_8s_14_1_1_1149                                                                                                                                         |     17|
|2885  |    mul_8s_8s_14_1_1_U686                                             |hls_dummy_mul_8s_8s_14_1_1_1150                                                                                                                                         |     17|
|2886  |    mul_8s_8s_14_1_1_U688                                             |hls_dummy_mul_8s_8s_14_1_1_1151                                                                                                                                         |     22|
|2887  |    mul_8s_8s_14_1_1_U689                                             |hls_dummy_mul_8s_8s_14_1_1_1152                                                                                                                                         |     22|
|2888  |    mul_8s_8s_14_1_1_U690                                             |hls_dummy_mul_8s_8s_14_1_1_1153                                                                                                                                         |     22|
|2889  |    mul_8s_8s_14_1_1_U691                                             |hls_dummy_mul_8s_8s_14_1_1_1154                                                                                                                                         |     22|
|2890  |    mul_8s_8s_14_1_1_U692                                             |hls_dummy_mul_8s_8s_14_1_1_1155                                                                                                                                         |     22|
|2891  |    mul_8s_8s_14_1_1_U693                                             |hls_dummy_mul_8s_8s_14_1_1_1156                                                                                                                                         |     22|
|2892  |    mul_8s_8s_14_1_1_U694                                             |hls_dummy_mul_8s_8s_14_1_1_1157                                                                                                                                         |     22|
|2893  |    mul_8s_8s_14_1_1_U695                                             |hls_dummy_mul_8s_8s_14_1_1_1158                                                                                                                                         |     22|
|2894  |    mul_8s_8s_14_1_1_U696                                             |hls_dummy_mul_8s_8s_14_1_1_1159                                                                                                                                         |     22|
|2895  |    mul_8s_8s_14_1_1_U697                                             |hls_dummy_mul_8s_8s_14_1_1_1160                                                                                                                                         |     22|
|2896  |    mul_8s_8s_14_1_1_U698                                             |hls_dummy_mul_8s_8s_14_1_1_1161                                                                                                                                         |     22|
|2897  |    mul_8s_8s_14_1_1_U699                                             |hls_dummy_mul_8s_8s_14_1_1_1162                                                                                                                                         |     17|
|2898  |    mul_8s_8s_14_1_1_U700                                             |hls_dummy_mul_8s_8s_14_1_1_1163                                                                                                                                         |     17|
|2899  |    mul_8s_8s_14_1_1_U701                                             |hls_dummy_mul_8s_8s_14_1_1_1164                                                                                                                                         |     17|
|2900  |    mul_8s_8s_14_1_1_U702                                             |hls_dummy_mul_8s_8s_14_1_1_1165                                                                                                                                         |     16|
|2901  |    mul_8s_8s_14_1_1_U703                                             |hls_dummy_mul_8s_8s_14_1_1_1166                                                                                                                                         |     22|
|2902  |    mul_8s_8s_14_1_1_U704                                             |hls_dummy_mul_8s_8s_14_1_1_1167                                                                                                                                         |     22|
|2903  |    mul_8s_8s_14_1_1_U705                                             |hls_dummy_mul_8s_8s_14_1_1_1168                                                                                                                                         |     22|
|2904  |    mul_8s_8s_14_1_1_U706                                             |hls_dummy_mul_8s_8s_14_1_1_1169                                                                                                                                         |     22|
|2905  |    mul_8s_8s_14_1_1_U707                                             |hls_dummy_mul_8s_8s_14_1_1_1170                                                                                                                                         |     22|
|2906  |    mul_8s_8s_14_1_1_U708                                             |hls_dummy_mul_8s_8s_14_1_1_1171                                                                                                                                         |     22|
|2907  |    mul_8s_8s_14_1_1_U709                                             |hls_dummy_mul_8s_8s_14_1_1_1172                                                                                                                                         |     22|
|2908  |    mul_8s_8s_14_1_1_U710                                             |hls_dummy_mul_8s_8s_14_1_1_1173                                                                                                                                         |     22|
|2909  |    mul_8s_8s_14_1_1_U711                                             |hls_dummy_mul_8s_8s_14_1_1_1174                                                                                                                                         |     22|
|2910  |    mul_8s_8s_14_1_1_U712                                             |hls_dummy_mul_8s_8s_14_1_1_1175                                                                                                                                         |     22|
|2911  |    mul_8s_8s_14_1_1_U713                                             |hls_dummy_mul_8s_8s_14_1_1_1176                                                                                                                                         |     17|
|2912  |    mul_8s_8s_14_1_1_U714                                             |hls_dummy_mul_8s_8s_14_1_1_1177                                                                                                                                         |     16|
|2913  |    mul_8s_8s_14_1_1_U715                                             |hls_dummy_mul_8s_8s_14_1_1_1178                                                                                                                                         |     17|
|2914  |    mul_8s_8s_14_1_1_U716                                             |hls_dummy_mul_8s_8s_14_1_1_1179                                                                                                                                         |     16|
|2915  |    mul_8s_8s_14_1_1_U718                                             |hls_dummy_mul_8s_8s_14_1_1_1180                                                                                                                                         |     22|
|2916  |    mul_8s_8s_14_1_1_U719                                             |hls_dummy_mul_8s_8s_14_1_1_1181                                                                                                                                         |     17|
|2917  |    mul_8s_8s_14_1_1_U720                                             |hls_dummy_mul_8s_8s_14_1_1_1182                                                                                                                                         |     22|
|2918  |    mul_8s_8s_14_1_1_U721                                             |hls_dummy_mul_8s_8s_14_1_1_1183                                                                                                                                         |     22|
|2919  |    mul_8s_8s_14_1_1_U722                                             |hls_dummy_mul_8s_8s_14_1_1_1184                                                                                                                                         |     22|
|2920  |    mul_8s_8s_14_1_1_U723                                             |hls_dummy_mul_8s_8s_14_1_1_1185                                                                                                                                         |     22|
|2921  |    mul_8s_8s_14_1_1_U724                                             |hls_dummy_mul_8s_8s_14_1_1_1186                                                                                                                                         |     22|
|2922  |    mul_8s_8s_14_1_1_U725                                             |hls_dummy_mul_8s_8s_14_1_1_1187                                                                                                                                         |     22|
|2923  |    mul_8s_8s_14_1_1_U726                                             |hls_dummy_mul_8s_8s_14_1_1_1188                                                                                                                                         |     17|
|2924  |    mul_8s_8s_14_1_1_U727                                             |hls_dummy_mul_8s_8s_14_1_1_1189                                                                                                                                         |     22|
|2925  |    mul_8s_8s_14_1_1_U728                                             |hls_dummy_mul_8s_8s_14_1_1_1190                                                                                                                                         |     17|
|2926  |    mul_8s_8s_14_1_1_U729                                             |hls_dummy_mul_8s_8s_14_1_1_1191                                                                                                                                         |     16|
|2927  |    mul_8s_8s_14_1_1_U730                                             |hls_dummy_mul_8s_8s_14_1_1_1192                                                                                                                                         |     17|
|2928  |    mul_8s_8s_14_1_1_U731                                             |hls_dummy_mul_8s_8s_14_1_1_1193                                                                                                                                         |     16|
|2929  |    mul_8s_8s_14_1_1_U733                                             |hls_dummy_mul_8s_8s_14_1_1_1194                                                                                                                                         |     22|
|2930  |    mul_8s_8s_14_1_1_U734                                             |hls_dummy_mul_8s_8s_14_1_1_1195                                                                                                                                         |     22|
|2931  |    mul_8s_8s_14_1_1_U735                                             |hls_dummy_mul_8s_8s_14_1_1_1196                                                                                                                                         |     22|
|2932  |    mul_8s_8s_14_1_1_U736                                             |hls_dummy_mul_8s_8s_14_1_1_1197                                                                                                                                         |     22|
|2933  |    mul_8s_8s_14_1_1_U737                                             |hls_dummy_mul_8s_8s_14_1_1_1198                                                                                                                                         |     22|
|2934  |    mul_8s_8s_14_1_1_U738                                             |hls_dummy_mul_8s_8s_14_1_1_1199                                                                                                                                         |     22|
|2935  |    mul_8s_8s_14_1_1_U739                                             |hls_dummy_mul_8s_8s_14_1_1_1200                                                                                                                                         |     22|
|2936  |    mul_8s_8s_14_1_1_U740                                             |hls_dummy_mul_8s_8s_14_1_1_1201                                                                                                                                         |     22|
|2937  |    mul_8s_8s_14_1_1_U741                                             |hls_dummy_mul_8s_8s_14_1_1_1202                                                                                                                                         |     22|
|2938  |    mul_8s_8s_14_1_1_U742                                             |hls_dummy_mul_8s_8s_14_1_1_1203                                                                                                                                         |     22|
|2939  |    mul_8s_8s_14_1_1_U743                                             |hls_dummy_mul_8s_8s_14_1_1_1204                                                                                                                                         |     17|
|2940  |    mul_8s_8s_14_1_1_U744                                             |hls_dummy_mul_8s_8s_14_1_1_1205                                                                                                                                         |     16|
|2941  |    mul_8s_8s_14_1_1_U745                                             |hls_dummy_mul_8s_8s_14_1_1_1206                                                                                                                                         |     17|
|2942  |    mul_8s_8s_14_1_1_U746                                             |hls_dummy_mul_8s_8s_14_1_1_1207                                                                                                                                         |     16|
|2943  |    mul_8s_8s_14_1_1_U747                                             |hls_dummy_mul_8s_8s_14_1_1_1208                                                                                                                                         |     16|
|2944  |    mul_8s_8s_14_1_1_U748                                             |hls_dummy_mul_8s_8s_14_1_1_1209                                                                                                                                         |     17|
|2945  |    mul_8s_8s_14_1_1_U749                                             |hls_dummy_mul_8s_8s_14_1_1_1210                                                                                                                                         |     17|
|2946  |    mul_8s_8s_14_1_1_U750                                             |hls_dummy_mul_8s_8s_14_1_1_1211                                                                                                                                         |     17|
|2947  |    mul_8s_8s_14_1_1_U751                                             |hls_dummy_mul_8s_8s_14_1_1_1212                                                                                                                                         |     22|
|2948  |    mul_8s_8s_14_1_1_U752                                             |hls_dummy_mul_8s_8s_14_1_1_1213                                                                                                                                         |     17|
|2949  |    mul_8s_8s_14_1_1_U753                                             |hls_dummy_mul_8s_8s_14_1_1_1214                                                                                                                                         |     22|
|2950  |    mul_8s_8s_14_1_1_U754                                             |hls_dummy_mul_8s_8s_14_1_1_1215                                                                                                                                         |     22|
|2951  |    mul_8s_8s_14_1_1_U755                                             |hls_dummy_mul_8s_8s_14_1_1_1216                                                                                                                                         |     17|
|2952  |    mul_8s_8s_14_1_1_U756                                             |hls_dummy_mul_8s_8s_14_1_1_1217                                                                                                                                         |     17|
|2953  |    mul_8s_8s_14_1_1_U757                                             |hls_dummy_mul_8s_8s_14_1_1_1218                                                                                                                                         |     17|
|2954  |    mul_8s_8s_14_1_1_U758                                             |hls_dummy_mul_8s_8s_14_1_1_1219                                                                                                                                         |     17|
|2955  |    mul_8s_8s_14_1_1_U759                                             |hls_dummy_mul_8s_8s_14_1_1_1220                                                                                                                                         |     17|
|2956  |    mul_8s_8s_14_1_1_U760                                             |hls_dummy_mul_8s_8s_14_1_1_1221                                                                                                                                         |     16|
|2957  |    mul_8s_8s_14_1_1_U761                                             |hls_dummy_mul_8s_8s_14_1_1_1222                                                                                                                                         |     22|
|2958  |    mul_8s_8s_14_1_1_U763                                             |hls_dummy_mul_8s_8s_14_1_1_1223                                                                                                                                         |     17|
|2959  |    mul_8s_8s_14_1_1_U764                                             |hls_dummy_mul_8s_8s_14_1_1_1224                                                                                                                                         |     22|
|2960  |    mul_8s_8s_14_1_1_U765                                             |hls_dummy_mul_8s_8s_14_1_1_1225                                                                                                                                         |     17|
|2961  |    mul_8s_8s_14_1_1_U766                                             |hls_dummy_mul_8s_8s_14_1_1_1226                                                                                                                                         |     17|
|2962  |    mul_8s_8s_14_1_1_U767                                             |hls_dummy_mul_8s_8s_14_1_1_1227                                                                                                                                         |     22|
|2963  |    mul_8s_8s_14_1_1_U768                                             |hls_dummy_mul_8s_8s_14_1_1_1228                                                                                                                                         |     22|
|2964  |    mul_8s_8s_14_1_1_U769                                             |hls_dummy_mul_8s_8s_14_1_1_1229                                                                                                                                         |     22|
|2965  |    mul_8s_8s_14_1_1_U770                                             |hls_dummy_mul_8s_8s_14_1_1_1230                                                                                                                                         |     17|
|2966  |    mul_8s_8s_14_1_1_U771                                             |hls_dummy_mul_8s_8s_14_1_1_1231                                                                                                                                         |     17|
|2967  |    mul_8s_8s_14_1_1_U772                                             |hls_dummy_mul_8s_8s_14_1_1_1232                                                                                                                                         |     17|
|2968  |    mul_8s_8s_14_1_1_U773                                             |hls_dummy_mul_8s_8s_14_1_1_1233                                                                                                                                         |     16|
|2969  |    mul_8s_8s_14_1_1_U774                                             |hls_dummy_mul_8s_8s_14_1_1_1234                                                                                                                                         |     17|
|2970  |    mul_8s_8s_14_1_1_U775                                             |hls_dummy_mul_8s_8s_14_1_1_1235                                                                                                                                         |     16|
|2971  |    mul_8s_8s_14_1_1_U776                                             |hls_dummy_mul_8s_8s_14_1_1_1236                                                                                                                                         |     16|
|2972  |    mul_8s_8s_14_1_1_U778                                             |hls_dummy_mul_8s_8s_14_1_1_1237                                                                                                                                         |     22|
|2973  |    mul_8s_8s_14_1_1_U779                                             |hls_dummy_mul_8s_8s_14_1_1_1238                                                                                                                                         |     17|
|2974  |    mul_8s_8s_14_1_1_U780                                             |hls_dummy_mul_8s_8s_14_1_1_1239                                                                                                                                         |     17|
|2975  |    mul_8s_8s_14_1_1_U781                                             |hls_dummy_mul_8s_8s_14_1_1_1240                                                                                                                                         |     17|
|2976  |    mul_8s_8s_14_1_1_U782                                             |hls_dummy_mul_8s_8s_14_1_1_1241                                                                                                                                         |     22|
|2977  |    mul_8s_8s_14_1_1_U783                                             |hls_dummy_mul_8s_8s_14_1_1_1242                                                                                                                                         |     22|
|2978  |    mul_8s_8s_14_1_1_U784                                             |hls_dummy_mul_8s_8s_14_1_1_1243                                                                                                                                         |     22|
|2979  |    mul_8s_8s_14_1_1_U785                                             |hls_dummy_mul_8s_8s_14_1_1_1244                                                                                                                                         |     17|
|2980  |    mul_8s_8s_14_1_1_U786                                             |hls_dummy_mul_8s_8s_14_1_1_1245                                                                                                                                         |     17|
|2981  |    mul_8s_8s_14_1_1_U787                                             |hls_dummy_mul_8s_8s_14_1_1_1246                                                                                                                                         |     17|
|2982  |    mul_8s_8s_14_1_1_U788                                             |hls_dummy_mul_8s_8s_14_1_1_1247                                                                                                                                         |     17|
|2983  |    mul_8s_8s_14_1_1_U789                                             |hls_dummy_mul_8s_8s_14_1_1_1248                                                                                                                                         |     17|
|2984  |    mul_8s_8s_14_1_1_U790                                             |hls_dummy_mul_8s_8s_14_1_1_1249                                                                                                                                         |     16|
|2985  |    mul_8s_8s_14_1_1_U791                                             |hls_dummy_mul_8s_8s_14_1_1_1250                                                                                                                                         |     17|
|2986  |    mul_8s_8s_14_1_1_U792                                             |hls_dummy_mul_8s_8s_14_1_1_1251                                                                                                                                         |     17|
|2987  |    mul_8s_8s_14_1_1_U793                                             |hls_dummy_mul_8s_8s_14_1_1_1252                                                                                                                                         |     22|
|2988  |    mul_8s_8s_14_1_1_U794                                             |hls_dummy_mul_8s_8s_14_1_1_1253                                                                                                                                         |     17|
|2989  |    mul_8s_8s_14_1_1_U795                                             |hls_dummy_mul_8s_8s_14_1_1_1254                                                                                                                                         |     17|
|2990  |    mul_8s_8s_14_1_1_U796                                             |hls_dummy_mul_8s_8s_14_1_1_1255                                                                                                                                         |     22|
|2991  |    mul_8s_8s_14_1_1_U797                                             |hls_dummy_mul_8s_8s_14_1_1_1256                                                                                                                                         |     22|
|2992  |    mul_8s_8s_14_1_1_U798                                             |hls_dummy_mul_8s_8s_14_1_1_1257                                                                                                                                         |     22|
|2993  |    mul_8s_8s_14_1_1_U799                                             |hls_dummy_mul_8s_8s_14_1_1_1258                                                                                                                                         |     22|
|2994  |    mul_8s_8s_14_1_1_U800                                             |hls_dummy_mul_8s_8s_14_1_1_1259                                                                                                                                         |     22|
|2995  |    mul_8s_8s_14_1_1_U801                                             |hls_dummy_mul_8s_8s_14_1_1_1260                                                                                                                                         |     17|
|2996  |    mul_8s_8s_14_1_1_U802                                             |hls_dummy_mul_8s_8s_14_1_1_1261                                                                                                                                         |     16|
|2997  |    mul_8s_8s_14_1_1_U803                                             |hls_dummy_mul_8s_8s_14_1_1_1262                                                                                                                                         |     17|
|2998  |    mul_8s_8s_14_1_1_U804                                             |hls_dummy_mul_8s_8s_14_1_1_1263                                                                                                                                         |     16|
|2999  |    mul_8s_8s_14_1_1_U805                                             |hls_dummy_mul_8s_8s_14_1_1_1264                                                                                                                                         |     16|
|3000  |    mul_8s_8s_14_1_1_U806                                             |hls_dummy_mul_8s_8s_14_1_1_1265                                                                                                                                         |     17|
|3001  |    mul_8s_8s_14_1_1_U808                                             |hls_dummy_mul_8s_8s_14_1_1_1266                                                                                                                                         |     22|
|3002  |    mul_8s_8s_14_1_1_U809                                             |hls_dummy_mul_8s_8s_14_1_1_1267                                                                                                                                         |     22|
|3003  |    mul_8s_8s_14_1_1_U810                                             |hls_dummy_mul_8s_8s_14_1_1_1268                                                                                                                                         |     17|
|3004  |    mul_8s_8s_14_1_1_U811                                             |hls_dummy_mul_8s_8s_14_1_1_1269                                                                                                                                         |     22|
|3005  |    mul_8s_8s_14_1_1_U812                                             |hls_dummy_mul_8s_8s_14_1_1_1270                                                                                                                                         |     22|
|3006  |    mul_8s_8s_14_1_1_U813                                             |hls_dummy_mul_8s_8s_14_1_1_1271                                                                                                                                         |     22|
|3007  |    mul_8s_8s_14_1_1_U814                                             |hls_dummy_mul_8s_8s_14_1_1_1272                                                                                                                                         |     17|
|3008  |    mul_8s_8s_14_1_1_U815                                             |hls_dummy_mul_8s_8s_14_1_1_1273                                                                                                                                         |     17|
|3009  |    mul_8s_8s_14_1_1_U816                                             |hls_dummy_mul_8s_8s_14_1_1_1274                                                                                                                                         |     17|
|3010  |    mul_8s_8s_14_1_1_U817                                             |hls_dummy_mul_8s_8s_14_1_1_1275                                                                                                                                         |     16|
|3011  |    mul_8s_8s_14_1_1_U818                                             |hls_dummy_mul_8s_8s_14_1_1_1276                                                                                                                                         |     17|
|3012  |    mul_8s_8s_14_1_1_U819                                             |hls_dummy_mul_8s_8s_14_1_1_1277                                                                                                                                         |     16|
|3013  |    mul_8s_8s_14_1_1_U820                                             |hls_dummy_mul_8s_8s_14_1_1_1278                                                                                                                                         |     16|
|3014  |    mul_8s_8s_14_1_1_U821                                             |hls_dummy_mul_8s_8s_14_1_1_1279                                                                                                                                         |     17|
|3015  |    mul_8s_8s_14_1_1_U823                                             |hls_dummy_mul_8s_8s_14_1_1_1280                                                                                                                                         |     22|
|3016  |    mul_8s_8s_14_1_1_U824                                             |hls_dummy_mul_8s_8s_14_1_1_1281                                                                                                                                         |     17|
|3017  |    mul_8s_8s_14_1_1_U825                                             |hls_dummy_mul_8s_8s_14_1_1_1282                                                                                                                                         |     17|
|3018  |    mul_8s_8s_14_1_1_U826                                             |hls_dummy_mul_8s_8s_14_1_1_1283                                                                                                                                         |     22|
|3019  |    mul_8s_8s_14_1_1_U827                                             |hls_dummy_mul_8s_8s_14_1_1_1284                                                                                                                                         |     22|
|3020  |    mul_8s_8s_14_1_1_U828                                             |hls_dummy_mul_8s_8s_14_1_1_1285                                                                                                                                         |     22|
|3021  |    mul_8s_8s_14_1_1_U829                                             |hls_dummy_mul_8s_8s_14_1_1_1286                                                                                                                                         |     17|
|3022  |    mul_8s_8s_14_1_1_U830                                             |hls_dummy_mul_8s_8s_14_1_1_1287                                                                                                                                         |     17|
|3023  |    mul_8s_8s_14_1_1_U831                                             |hls_dummy_mul_8s_8s_14_1_1_1288                                                                                                                                         |     17|
|3024  |    mul_8s_8s_14_1_1_U832                                             |hls_dummy_mul_8s_8s_14_1_1_1289                                                                                                                                         |     17|
|3025  |    mul_8s_8s_14_1_1_U833                                             |hls_dummy_mul_8s_8s_14_1_1_1290                                                                                                                                         |     17|
|3026  |    mul_8s_8s_14_1_1_U834                                             |hls_dummy_mul_8s_8s_14_1_1_1291                                                                                                                                         |     16|
|3027  |    mul_8s_8s_14_1_1_U835                                             |hls_dummy_mul_8s_8s_14_1_1_1292                                                                                                                                         |     17|
|3028  |    mul_8s_8s_14_1_1_U836                                             |hls_dummy_mul_8s_8s_14_1_1_1293                                                                                                                                         |     17|
|3029  |    mul_8s_8s_14_1_1_U837                                             |hls_dummy_mul_8s_8s_14_1_1_1294                                                                                                                                         |     17|
|3030  |    mul_8s_8s_14_1_1_U838                                             |hls_dummy_mul_8s_8s_14_1_1_1295                                                                                                                                         |     22|
|3031  |    mul_8s_8s_14_1_1_U839                                             |hls_dummy_mul_8s_8s_14_1_1_1296                                                                                                                                         |     22|
|3032  |    mul_8s_8s_14_1_1_U840                                             |hls_dummy_mul_8s_8s_14_1_1_1297                                                                                                                                         |     22|
|3033  |    mul_8s_8s_14_1_1_U841                                             |hls_dummy_mul_8s_8s_14_1_1_1298                                                                                                                                         |     22|
|3034  |    mul_8s_8s_14_1_1_U842                                             |hls_dummy_mul_8s_8s_14_1_1_1299                                                                                                                                         |     22|
|3035  |    mul_8s_8s_14_1_1_U843                                             |hls_dummy_mul_8s_8s_14_1_1_1300                                                                                                                                         |     22|
|3036  |    mul_8s_8s_14_1_1_U844                                             |hls_dummy_mul_8s_8s_14_1_1_1301                                                                                                                                         |     22|
|3037  |    mul_8s_8s_14_1_1_U845                                             |hls_dummy_mul_8s_8s_14_1_1_1302                                                                                                                                         |     17|
|3038  |    mul_8s_8s_14_1_1_U846                                             |hls_dummy_mul_8s_8s_14_1_1_1303                                                                                                                                         |     17|
|3039  |    mul_8s_8s_14_1_1_U847                                             |hls_dummy_mul_8s_8s_14_1_1_1304                                                                                                                                         |     17|
|3040  |    mul_8s_8s_14_1_1_U848                                             |hls_dummy_mul_8s_8s_14_1_1_1305                                                                                                                                         |     17|
|3041  |    mul_8s_8s_14_1_1_U849                                             |hls_dummy_mul_8s_8s_14_1_1_1306                                                                                                                                         |     17|
|3042  |    mul_8s_8s_14_1_1_U850                                             |hls_dummy_mul_8s_8s_14_1_1_1307                                                                                                                                         |     17|
|3043  |    mul_8s_8s_14_1_1_U851                                             |hls_dummy_mul_8s_8s_14_1_1_1308                                                                                                                                         |     17|
|3044  |    mul_8s_8s_14_1_1_U853                                             |hls_dummy_mul_8s_8s_14_1_1_1309                                                                                                                                         |     22|
|3045  |    mul_8s_8s_14_1_1_U854                                             |hls_dummy_mul_8s_8s_14_1_1_1310                                                                                                                                         |     22|
|3046  |    mul_8s_8s_14_1_1_U855                                             |hls_dummy_mul_8s_8s_14_1_1_1311                                                                                                                                         |     22|
|3047  |    mul_8s_8s_14_1_1_U856                                             |hls_dummy_mul_8s_8s_14_1_1_1312                                                                                                                                         |     22|
|3048  |    mul_8s_8s_14_1_1_U857                                             |hls_dummy_mul_8s_8s_14_1_1_1313                                                                                                                                         |     22|
|3049  |    mul_8s_8s_14_1_1_U858                                             |hls_dummy_mul_8s_8s_14_1_1_1314                                                                                                                                         |     22|
|3050  |    mul_8s_8s_14_1_1_U859                                             |hls_dummy_mul_8s_8s_14_1_1_1315                                                                                                                                         |     17|
|3051  |    mul_8s_8s_14_1_1_U860                                             |hls_dummy_mul_8s_8s_14_1_1_1316                                                                                                                                         |     17|
|3052  |    mul_8s_8s_14_1_1_U861                                             |hls_dummy_mul_8s_8s_14_1_1_1317                                                                                                                                         |     17|
|3053  |    mul_8s_8s_14_1_1_U862                                             |hls_dummy_mul_8s_8s_14_1_1_1318                                                                                                                                         |     17|
|3054  |    mul_8s_8s_14_1_1_U863                                             |hls_dummy_mul_8s_8s_14_1_1_1319                                                                                                                                         |     16|
|3055  |    mul_8s_8s_14_1_1_U864                                             |hls_dummy_mul_8s_8s_14_1_1_1320                                                                                                                                         |     17|
|3056  |    mul_8s_8s_14_1_1_U865                                             |hls_dummy_mul_8s_8s_14_1_1_1321                                                                                                                                         |     17|
|3057  |    mul_8s_8s_14_1_1_U866                                             |hls_dummy_mul_8s_8s_14_1_1_1322                                                                                                                                         |     17|
|3058  |    mul_8s_8s_14_1_1_U868                                             |hls_dummy_mul_8s_8s_14_1_1_1323                                                                                                                                         |     22|
|3059  |    mul_8s_8s_14_1_1_U869                                             |hls_dummy_mul_8s_8s_14_1_1_1324                                                                                                                                         |     22|
|3060  |    mul_8s_8s_14_1_1_U870                                             |hls_dummy_mul_8s_8s_14_1_1_1325                                                                                                                                         |     22|
|3061  |    mul_8s_8s_14_1_1_U871                                             |hls_dummy_mul_8s_8s_14_1_1_1326                                                                                                                                         |     22|
|3062  |    mul_8s_8s_14_1_1_U872                                             |hls_dummy_mul_8s_8s_14_1_1_1327                                                                                                                                         |     22|
|3063  |    mul_8s_8s_14_1_1_U873                                             |hls_dummy_mul_8s_8s_14_1_1_1328                                                                                                                                         |     22|
|3064  |    mul_8s_8s_14_1_1_U874                                             |hls_dummy_mul_8s_8s_14_1_1_1329                                                                                                                                         |     16|
|3065  |    mul_8s_8s_14_1_1_U875                                             |hls_dummy_mul_8s_8s_14_1_1_1330                                                                                                                                         |     17|
|3066  |    mul_8s_8s_14_1_1_U876                                             |hls_dummy_mul_8s_8s_14_1_1_1331                                                                                                                                         |     17|
|3067  |    mul_8s_8s_14_1_1_U877                                             |hls_dummy_mul_8s_8s_14_1_1_1332                                                                                                                                         |     17|
|3068  |    mul_8s_8s_14_1_1_U878                                             |hls_dummy_mul_8s_8s_14_1_1_1333                                                                                                                                         |     17|
|3069  |    mul_8s_8s_14_1_1_U879                                             |hls_dummy_mul_8s_8s_14_1_1_1334                                                                                                                                         |     17|
|3070  |    mul_8s_8s_14_1_1_U880                                             |hls_dummy_mul_8s_8s_14_1_1_1335                                                                                                                                         |     17|
|3071  |    mul_8s_8s_14_1_1_U881                                             |hls_dummy_mul_8s_8s_14_1_1_1336                                                                                                                                         |     17|
|3072  |    mul_8s_8s_14_1_1_U882                                             |hls_dummy_mul_8s_8s_14_1_1_1337                                                                                                                                         |     17|
|3073  |    mul_8s_8s_14_1_1_U883                                             |hls_dummy_mul_8s_8s_14_1_1_1338                                                                                                                                         |     22|
|3074  |    mul_8s_8s_14_1_1_U884                                             |hls_dummy_mul_8s_8s_14_1_1_1339                                                                                                                                         |     22|
|3075  |    mul_8s_8s_14_1_1_U885                                             |hls_dummy_mul_8s_8s_14_1_1_1340                                                                                                                                         |     22|
|3076  |    mul_8s_8s_14_1_1_U886                                             |hls_dummy_mul_8s_8s_14_1_1_1341                                                                                                                                         |     22|
|3077  |    mul_8s_8s_14_1_1_U887                                             |hls_dummy_mul_8s_8s_14_1_1_1342                                                                                                                                         |     22|
|3078  |    mul_8s_8s_14_1_1_U888                                             |hls_dummy_mul_8s_8s_14_1_1_1343                                                                                                                                         |     17|
|3079  |    mul_8s_8s_14_1_1_U889                                             |hls_dummy_mul_8s_8s_14_1_1_1344                                                                                                                                         |     17|
|3080  |    mul_8s_8s_14_1_1_U890                                             |hls_dummy_mul_8s_8s_14_1_1_1345                                                                                                                                         |     17|
|3081  |    mul_8s_8s_14_1_1_U891                                             |hls_dummy_mul_8s_8s_14_1_1_1346                                                                                                                                         |     17|
|3082  |    mul_8s_8s_14_1_1_U892                                             |hls_dummy_mul_8s_8s_14_1_1_1347                                                                                                                                         |     17|
|3083  |    mul_8s_8s_14_1_1_U893                                             |hls_dummy_mul_8s_8s_14_1_1_1348                                                                                                                                         |     17|
|3084  |    mul_8s_8s_14_1_1_U894                                             |hls_dummy_mul_8s_8s_14_1_1_1349                                                                                                                                         |     17|
|3085  |    mul_8s_8s_14_1_1_U895                                             |hls_dummy_mul_8s_8s_14_1_1_1350                                                                                                                                         |     17|
|3086  |    mul_8s_8s_14_1_1_U896                                             |hls_dummy_mul_8s_8s_14_1_1_1351                                                                                                                                         |     17|
|3087  |    mul_8s_8s_14_1_1_U898                                             |hls_dummy_mul_8s_8s_14_1_1_1352                                                                                                                                         |     22|
|3088  |    mul_8s_8s_14_1_1_U899                                             |hls_dummy_mul_8s_8s_14_1_1_1353                                                                                                                                         |     22|
|3089  |    mul_8s_8s_14_1_1_U900                                             |hls_dummy_mul_8s_8s_14_1_1_1354                                                                                                                                         |     22|
|3090  |    mul_8s_8s_14_1_1_U901                                             |hls_dummy_mul_8s_8s_14_1_1_1355                                                                                                                                         |     22|
|3091  |    mul_8s_8s_14_1_1_U902                                             |hls_dummy_mul_8s_8s_14_1_1_1356                                                                                                                                         |     22|
|3092  |    mul_8s_8s_14_1_1_U903                                             |hls_dummy_mul_8s_8s_14_1_1_1357                                                                                                                                         |     22|
|3093  |    mul_8s_8s_14_1_1_U904                                             |hls_dummy_mul_8s_8s_14_1_1_1358                                                                                                                                         |     17|
|3094  |    mul_8s_8s_14_1_1_U905                                             |hls_dummy_mul_8s_8s_14_1_1_1359                                                                                                                                         |     17|
|3095  |    mul_8s_8s_14_1_1_U906                                             |hls_dummy_mul_8s_8s_14_1_1_1360                                                                                                                                         |     17|
|3096  |    mul_8s_8s_14_1_1_U907                                             |hls_dummy_mul_8s_8s_14_1_1_1361                                                                                                                                         |     17|
|3097  |    mul_8s_8s_14_1_1_U908                                             |hls_dummy_mul_8s_8s_14_1_1_1362                                                                                                                                         |     17|
|3098  |    mul_8s_8s_14_1_1_U909                                             |hls_dummy_mul_8s_8s_14_1_1_1363                                                                                                                                         |     17|
|3099  |    mul_8s_8s_14_1_1_U910                                             |hls_dummy_mul_8s_8s_14_1_1_1364                                                                                                                                         |     17|
|3100  |    mul_8s_8s_14_1_1_U911                                             |hls_dummy_mul_8s_8s_14_1_1_1365                                                                                                                                         |     17|
|3101  |    mul_8s_8s_14_1_1_U913                                             |hls_dummy_mul_8s_8s_14_1_1_1366                                                                                                                                         |     22|
|3102  |    mul_8s_8s_14_1_1_U914                                             |hls_dummy_mul_8s_8s_14_1_1_1367                                                                                                                                         |     22|
|3103  |    mul_8s_8s_14_1_1_U915                                             |hls_dummy_mul_8s_8s_14_1_1_1368                                                                                                                                         |     22|
|3104  |    mul_8s_8s_14_1_1_U916                                             |hls_dummy_mul_8s_8s_14_1_1_1369                                                                                                                                         |     22|
|3105  |    mul_8s_8s_14_1_1_U917                                             |hls_dummy_mul_8s_8s_14_1_1_1370                                                                                                                                         |     22|
|3106  |    mul_8s_8s_14_1_1_U918                                             |hls_dummy_mul_8s_8s_14_1_1_1371                                                                                                                                         |     22|
|3107  |    mul_8s_8s_14_1_1_U919                                             |hls_dummy_mul_8s_8s_14_1_1_1372                                                                                                                                         |     17|
|3108  |    mul_8s_8s_14_1_1_U920                                             |hls_dummy_mul_8s_8s_14_1_1_1373                                                                                                                                         |     17|
|3109  |    mul_8s_8s_14_1_1_U921                                             |hls_dummy_mul_8s_8s_14_1_1_1374                                                                                                                                         |     17|
|3110  |    mul_8s_8s_14_1_1_U922                                             |hls_dummy_mul_8s_8s_14_1_1_1375                                                                                                                                         |     17|
|3111  |    mul_8s_8s_14_1_1_U923                                             |hls_dummy_mul_8s_8s_14_1_1_1376                                                                                                                                         |     17|
|3112  |    mul_8s_8s_14_1_1_U924                                             |hls_dummy_mul_8s_8s_14_1_1_1377                                                                                                                                         |     17|
|3113  |    mul_8s_8s_14_1_1_U925                                             |hls_dummy_mul_8s_8s_14_1_1_1378                                                                                                                                         |     16|
|3114  |    mul_8s_8s_14_1_1_U926                                             |hls_dummy_mul_8s_8s_14_1_1_1379                                                                                                                                         |     17|
|3115  |    mul_8s_8s_14_1_1_U927                                             |hls_dummy_mul_8s_8s_14_1_1_1380                                                                                                                                         |     16|
|3116  |    mul_8s_8s_14_1_1_U928                                             |hls_dummy_mul_8s_8s_14_1_1_1381                                                                                                                                         |     17|
|3117  |    mul_8s_8s_14_1_1_U929                                             |hls_dummy_mul_8s_8s_14_1_1_1382                                                                                                                                         |     22|
|3118  |    mul_8s_8s_14_1_1_U930                                             |hls_dummy_mul_8s_8s_14_1_1_1383                                                                                                                                         |     22|
|3119  |    mul_8s_8s_14_1_1_U931                                             |hls_dummy_mul_8s_8s_14_1_1_1384                                                                                                                                         |     17|
|3120  |    mul_8s_8s_14_1_1_U932                                             |hls_dummy_mul_8s_8s_14_1_1_1385                                                                                                                                         |     17|
|3121  |    mul_8s_8s_14_1_1_U933                                             |hls_dummy_mul_8s_8s_14_1_1_1386                                                                                                                                         |     17|
|3122  |    mul_8s_8s_14_1_1_U934                                             |hls_dummy_mul_8s_8s_14_1_1_1387                                                                                                                                         |     17|
|3123  |    mul_8s_8s_14_1_1_U935                                             |hls_dummy_mul_8s_8s_14_1_1_1388                                                                                                                                         |     17|
|3124  |    mul_8s_8s_14_1_1_U936                                             |hls_dummy_mul_8s_8s_14_1_1_1389                                                                                                                                         |     17|
|3125  |    mul_8s_8s_14_1_1_U937                                             |hls_dummy_mul_8s_8s_14_1_1_1390                                                                                                                                         |     17|
|3126  |    mul_8s_8s_14_1_1_U938                                             |hls_dummy_mul_8s_8s_14_1_1_1391                                                                                                                                         |     17|
|3127  |    mul_8s_8s_14_1_1_U939                                             |hls_dummy_mul_8s_8s_14_1_1_1392                                                                                                                                         |     17|
|3128  |    mul_8s_8s_14_1_1_U940                                             |hls_dummy_mul_8s_8s_14_1_1_1393                                                                                                                                         |     17|
|3129  |    mul_8s_8s_14_1_1_U941                                             |hls_dummy_mul_8s_8s_14_1_1_1394                                                                                                                                         |     17|
|3130  |    mul_8s_8s_14_1_1_U943                                             |hls_dummy_mul_8s_8s_14_1_1_1395                                                                                                                                         |     17|
|3131  |    mul_8s_8s_14_1_1_U944                                             |hls_dummy_mul_8s_8s_14_1_1_1396                                                                                                                                         |     22|
|3132  |    mul_8s_8s_14_1_1_U945                                             |hls_dummy_mul_8s_8s_14_1_1_1397                                                                                                                                         |     22|
|3133  |    mul_8s_8s_14_1_1_U946                                             |hls_dummy_mul_8s_8s_14_1_1_1398                                                                                                                                         |     17|
|3134  |    mul_8s_8s_14_1_1_U947                                             |hls_dummy_mul_8s_8s_14_1_1_1399                                                                                                                                         |     17|
|3135  |    mul_8s_8s_14_1_1_U948                                             |hls_dummy_mul_8s_8s_14_1_1_1400                                                                                                                                         |     17|
|3136  |    mul_8s_8s_14_1_1_U949                                             |hls_dummy_mul_8s_8s_14_1_1_1401                                                                                                                                         |     17|
|3137  |    mul_8s_8s_14_1_1_U950                                             |hls_dummy_mul_8s_8s_14_1_1_1402                                                                                                                                         |     17|
|3138  |    mul_8s_8s_14_1_1_U951                                             |hls_dummy_mul_8s_8s_14_1_1_1403                                                                                                                                         |     17|
|3139  |    mul_8s_8s_14_1_1_U952                                             |hls_dummy_mul_8s_8s_14_1_1_1404                                                                                                                                         |     17|
|3140  |    mul_8s_8s_14_1_1_U953                                             |hls_dummy_mul_8s_8s_14_1_1_1405                                                                                                                                         |     17|
|3141  |    mul_8s_8s_14_1_1_U954                                             |hls_dummy_mul_8s_8s_14_1_1_1406                                                                                                                                         |     17|
|3142  |    mul_8s_8s_14_1_1_U955                                             |hls_dummy_mul_8s_8s_14_1_1_1407                                                                                                                                         |     17|
|3143  |    mul_8s_8s_14_1_1_U956                                             |hls_dummy_mul_8s_8s_14_1_1_1408                                                                                                                                         |     17|
|3144  |    mul_8s_8s_14_1_1_U958                                             |hls_dummy_mul_8s_8s_14_1_1_1409                                                                                                                                         |     17|
|3145  |    mul_8s_8s_14_1_1_U959                                             |hls_dummy_mul_8s_8s_14_1_1_1410                                                                                                                                         |     22|
|3146  |    mul_8s_8s_14_1_1_U960                                             |hls_dummy_mul_8s_8s_14_1_1_1411                                                                                                                                         |     22|
|3147  |    mul_8s_8s_14_1_1_U961                                             |hls_dummy_mul_8s_8s_14_1_1_1412                                                                                                                                         |     22|
|3148  |    mul_8s_8s_14_1_1_U962                                             |hls_dummy_mul_8s_8s_14_1_1_1413                                                                                                                                         |     17|
|3149  |    mul_8s_8s_14_1_1_U963                                             |hls_dummy_mul_8s_8s_14_1_1_1414                                                                                                                                         |     17|
|3150  |    mul_8s_8s_14_1_1_U964                                             |hls_dummy_mul_8s_8s_14_1_1_1415                                                                                                                                         |     17|
|3151  |    mul_8s_8s_14_1_1_U965                                             |hls_dummy_mul_8s_8s_14_1_1_1416                                                                                                                                         |     17|
|3152  |    mul_8s_8s_14_1_1_U966                                             |hls_dummy_mul_8s_8s_14_1_1_1417                                                                                                                                         |     17|
|3153  |    mul_8s_8s_14_1_1_U967                                             |hls_dummy_mul_8s_8s_14_1_1_1418                                                                                                                                         |     16|
|3154  |    mul_8s_8s_14_1_1_U968                                             |hls_dummy_mul_8s_8s_14_1_1_1419                                                                                                                                         |     17|
|3155  |    mul_8s_8s_14_1_1_U969                                             |hls_dummy_mul_8s_8s_14_1_1_1420                                                                                                                                         |     17|
|3156  |    mul_8s_8s_14_1_1_U970                                             |hls_dummy_mul_8s_8s_14_1_1_1421                                                                                                                                         |     17|
|3157  |    mul_8s_8s_14_1_1_U971                                             |hls_dummy_mul_8s_8s_14_1_1_1422                                                                                                                                         |     16|
|3158  |    mul_8s_8s_14_1_1_U972                                             |hls_dummy_mul_8s_8s_14_1_1_1423                                                                                                                                         |     17|
|3159  |    mul_8s_8s_14_1_1_U973                                             |hls_dummy_mul_8s_8s_14_1_1_1424                                                                                                                                         |     22|
|3160  |    mul_8s_8s_14_1_1_U974                                             |hls_dummy_mul_8s_8s_14_1_1_1425                                                                                                                                         |     22|
|3161  |    mul_8s_8s_14_1_1_U975                                             |hls_dummy_mul_8s_8s_14_1_1_1426                                                                                                                                         |     22|
|3162  |    mul_8s_8s_14_1_1_U976                                             |hls_dummy_mul_8s_8s_14_1_1_1427                                                                                                                                         |     17|
|3163  |    mul_8s_8s_14_1_1_U977                                             |hls_dummy_mul_8s_8s_14_1_1_1428                                                                                                                                         |     17|
|3164  |    mul_8s_8s_14_1_1_U978                                             |hls_dummy_mul_8s_8s_14_1_1_1429                                                                                                                                         |     17|
|3165  |    mul_8s_8s_14_1_1_U979                                             |hls_dummy_mul_8s_8s_14_1_1_1430                                                                                                                                         |     17|
|3166  |    mul_8s_8s_14_1_1_U980                                             |hls_dummy_mul_8s_8s_14_1_1_1431                                                                                                                                         |     17|
|3167  |    mul_8s_8s_14_1_1_U981                                             |hls_dummy_mul_8s_8s_14_1_1_1432                                                                                                                                         |     17|
|3168  |    mul_8s_8s_14_1_1_U982                                             |hls_dummy_mul_8s_8s_14_1_1_1433                                                                                                                                         |     17|
|3169  |    mul_8s_8s_14_1_1_U983                                             |hls_dummy_mul_8s_8s_14_1_1_1434                                                                                                                                         |     17|
|3170  |    mul_8s_8s_14_1_1_U984                                             |hls_dummy_mul_8s_8s_14_1_1_1435                                                                                                                                         |     17|
|3171  |    mul_8s_8s_14_1_1_U985                                             |hls_dummy_mul_8s_8s_14_1_1_1436                                                                                                                                         |     17|
|3172  |    mul_8s_8s_14_1_1_U986                                             |hls_dummy_mul_8s_8s_14_1_1_1437                                                                                                                                         |     17|
|3173  |    mul_8s_8s_14_1_1_U988                                             |hls_dummy_mul_8s_8s_14_1_1_1438                                                                                                                                         |     22|
|3174  |    mul_8s_8s_14_1_1_U989                                             |hls_dummy_mul_8s_8s_14_1_1_1439                                                                                                                                         |     22|
|3175  |    mul_8s_8s_14_1_1_U990                                             |hls_dummy_mul_8s_8s_14_1_1_1440                                                                                                                                         |     22|
|3176  |    mul_8s_8s_14_1_1_U991                                             |hls_dummy_mul_8s_8s_14_1_1_1441                                                                                                                                         |     17|
|3177  |    mul_8s_8s_14_1_1_U992                                             |hls_dummy_mul_8s_8s_14_1_1_1442                                                                                                                                         |     17|
|3178  |    mul_8s_8s_14_1_1_U993                                             |hls_dummy_mul_8s_8s_14_1_1_1443                                                                                                                                         |     17|
|3179  |    mul_8s_8s_14_1_1_U994                                             |hls_dummy_mul_8s_8s_14_1_1_1444                                                                                                                                         |     17|
|3180  |    mul_8s_8s_14_1_1_U995                                             |hls_dummy_mul_8s_8s_14_1_1_1445                                                                                                                                         |     17|
|3181  |    mul_8s_8s_14_1_1_U996                                             |hls_dummy_mul_8s_8s_14_1_1_1446                                                                                                                                         |     17|
|3182  |    mul_8s_8s_14_1_1_U997                                             |hls_dummy_mul_8s_8s_14_1_1_1447                                                                                                                                         |     17|
|3183  |    mul_8s_8s_14_1_1_U998                                             |hls_dummy_mul_8s_8s_14_1_1_1448                                                                                                                                         |     17|
|3184  |    mul_8s_8s_14_1_1_U999                                             |hls_dummy_mul_8s_8s_14_1_1_1449                                                                                                                                         |     17|
|3185  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud                                                                              |  30532|
|3186  |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4                                                                                                |   3918|
+------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:28 ; elapsed = 00:05:55 . Memory (MB): peak = 4500.621 ; gain = 2068.500 ; free physical = 671916 ; free virtual = 765863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 511 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:31 ; elapsed = 00:05:58 . Memory (MB): peak = 4504.531 ; gain = 2072.410 ; free physical = 689866 ; free virtual = 783850
Synthesis Optimization Complete : Time (s): cpu = 00:05:31 ; elapsed = 00:05:58 . Memory (MB): peak = 4504.531 ; gain = 2072.410 ; free physical = 690017 ; free virtual = 783958
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4637.699 ; gain = 0.000 ; free physical = 724434 ; free virtual = 818470
INFO: [Netlist 29-17] Analyzing 9463 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5092.973 ; gain = 0.000 ; free physical = 741263 ; free virtual = 835468
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1450 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 645 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 4b5f2cd
INFO: [Common 17-83] Releasing license: Synthesis
314 Infos, 261 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:38 ; elapsed = 00:07:03 . Memory (MB): peak = 5092.973 ; gain = 2684.797 ; free physical = 738117 ; free virtual = 832350
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18363.447; main = 4373.283; forked = 14745.696
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23384.895; main = 5092.977; forked = 18884.270
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5157.004 ; gain = 64.031 ; free physical = 725757 ; free virtual = 820124

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8bb900fb

Time (s): cpu = 00:01:42 ; elapsed = 00:00:22 . Memory (MB): peak = 5542.926 ; gain = 385.922 ; free physical = 695125 ; free virtual = 789520

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 175 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 70e0a024

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 695942 ; free virtual = 790337
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fefb57fd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 691164 ; free virtual = 785559
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8b841975

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 675245 ; free virtual = 769640
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 651ecb24

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 671968 ; free virtual = 766363
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 0464b266

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 673342 ; free virtual = 767737
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9a977739

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 672318 ; free virtual = 766713

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9a977739

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 671252 ; free virtual = 765647

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9a977739

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 671111 ; free virtual = 765506

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 670787 ; free virtual = 765182
Ending Netlist Obfuscation Task | Checksum: 9a977739

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5624.879 ; gain = 0.000 ; free physical = 670645 ; free virtual = 765040
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:38 ; elapsed = 00:01:00 . Memory (MB): peak = 5624.879 ; gain = 531.906 ; free physical = 670636 ; free virtual = 765031
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 04:46:11 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h8m32s *****
INFO: [HLS 200-112] Total CPU user time: 1071.3 seconds. Total CPU system time: 43.89 seconds. Total elapsed time: 1056.14 seconds; peak allocated memory: 2.664 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul 21 04:46:23 2025...
