INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.ip_user_files/ip/ila_1/sim/ila_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorter
INFO: [VRFC 10-2458] undeclared symbol ubgtlb, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_VECT
INFO: [VRFC 10-2458] undeclared symbol y_sign, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_LIN_VECT
INFO: [VRFC 10-2458] undeclared symbol sign_in, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Rot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_LIN_ROT
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Circ_Vect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_CIRC_VECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Circ_Rot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_CIRC_ROT
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC
INFO: [VRFC 10-2458] undeclared symbol wr_strobe, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/cacodeNCO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cacodeNCO
INFO: [VRFC 10-2458] undeclared symbol shift, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/cacodeNCO.v:99]
INFO: [VRFC 10-2458] undeclared symbol O_E, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/cacodeNCO.v:108]
INFO: [VRFC 10-2458] undeclared symbol O_P, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/cacodeNCO.v:113]
INFO: [VRFC 10-2458] undeclared symbol O_L, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/cacodeNCO.v:118]
WARNING: [VRFC 10-756] identifier cmltve_phse_frac is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/cacodeNCO.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Track
INFO: [VRFC 10-2458] undeclared symbol Acq_posedge, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:157]
INFO: [VRFC 10-2458] undeclared symbol block_change, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:209]
INFO: [VRFC 10-2458] undeclared symbol stb_out, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:268]
INFO: [VRFC 10-2458] undeclared symbol stb_out_negedge, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:280]
INFO: [VRFC 10-2458] undeclared symbol Div_stb_in, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:402]
INFO: [VRFC 10-2458] undeclared symbol Div_stb_out, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:418]
INFO: [VRFC 10-2458] undeclared symbol CodeSign, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:560]
WARNING: [VRFC 10-756] identifier Loop_Comptns_Cmplte is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:164]
WARNING: [VRFC 10-756] identifier Loop_Comptns_Cmplte is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:178]
WARNING: [VRFC 10-756] identifier Loop_Comptns_Cmplte is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:189]
WARNING: [VRFC 10-756] identifier Loop_Comptns_Cmplte is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:216]
WARNING: [VRFC 10-756] identifier Carr_NCO_Freq_Cmplte is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:503]
WARNING: [VRFC 10-756] identifier CarrNCO is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:506]
WARNING: [VRFC 10-756] identifier Code_NCO_Freq_Cmplte is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:508]
WARNING: [VRFC 10-756] identifier CodeNCO is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:511]
WARNING: [VRFC 10-756] identifier Mul_stb_out is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:521]
WARNING: [VRFC 10-756] identifier Mul is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:522]
WARNING: [VRFC 10-756] identifier Mul_stb_out is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:523]
WARNING: [VRFC 10-756] identifier Mul is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:524]
WARNING: [VRFC 10-756] identifier Mul_stb_out is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:532]
WARNING: [VRFC 10-756] identifier Mul is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:533]
WARNING: [VRFC 10-756] identifier Mul_stb_out is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:534]
WARNING: [VRFC 10-756] identifier Mul is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:535]
WARNING: [VRFC 10-756] identifier Mul_stb_out is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:539]
WARNING: [VRFC 10-756] identifier Mul_stb_out is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:543]
WARNING: [VRFC 10-756] identifier Mul_stb_out is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:547]
WARNING: [VRFC 10-756] identifier Mul_stb_out is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:550]
WARNING: [VRFC 10-756] identifier Mul is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:551]
WARNING: [VRFC 10-756] identifier Mul_stb_out is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:555]
WARNING: [VRFC 10-756] identifier Mul is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Track.v:556]
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Acquire
INFO: [VRFC 10-2458] undeclared symbol prn_change, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:189]
INFO: [VRFC 10-2458] undeclared symbol freq_change, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:190]
INFO: [VRFC 10-2458] undeclared symbol iter_change, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:191]
INFO: [VRFC 10-2458] undeclared symbol chunk_change, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:192]
INFO: [VRFC 10-2458] undeclared symbol strbe, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:371]
INFO: [VRFC 10-2458] undeclared symbol strbenegedge, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:377]
INFO: [VRFC 10-2458] undeclared symbol strbeMag, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:610]
INFO: [VRFC 10-2458] undeclared symbol maxrst_out, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:612]
INFO: [VRFC 10-2458] undeclared symbol chunk_complete, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:639]
INFO: [VRFC 10-2458] undeclared symbol prn_complete, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:640]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:731]
WARNING: [VRFC 10-756] identifier samples_per_ms_log2 is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:81]
WARNING: [VRFC 10-756] identifier samples_per_ms_log2 is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:82]
WARNING: [VRFC 10-756] identifier samples_per_ms_log2 is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:83]
WARNING: [VRFC 10-756] identifier samples_per_ms_log2 is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:84]
WARNING: [VRFC 10-756] identifier ang_pointer is used before its declaration [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Module
WARNING: [VRFC 10-1315] redeclaration of ansi port Xsamples1 is not allowed [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:122]
WARNING: [VRFC 10-1315] redeclaration of ansi port Ysamples1 is not allowed [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:123]
WARNING: [VRFC 10-1315] redeclaration of ansi port XinT is not allowed [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Acq_Track
INFO: [VRFC 10-2458] undeclared symbol Acquired1, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:119]
INFO: [VRFC 10-2458] undeclared symbol Acquired2, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:120]
INFO: [VRFC 10-2458] undeclared symbol Acquired3, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:121]
INFO: [VRFC 10-2458] undeclared symbol Acquired4, assumed default net type wire [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:122]
INFO: [VRFC 10-2263] Analyzing Verilog file "/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
