/*
 * Copyright (c) 2022, INGChips All rights reserved.Redistribution and use in source and binary forms, 
 * with or withoutmodification, are permitted provided that the following conditions are met:1. Redistr
 * ibutions of source code must retain the above copyright notice, this list of conditions and the foll
 * owing disclaimer.2. Redistributions in binary form must reproduce the above copyright notice, this l
 * ist of conditions and the following disclaimer in the documentation and/or other materials provided 
 * with the distribution.3. Neither the name of Nordic Semiconductor ASA nor the names of its contribut
 * ors may be used to endorse or promote products derived from this software without specific prior wri
 * tten permission.THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"AND ANY E
 * XPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THEIMPLIED WARRANTIES OF MERCHANTABILIT
 * Y, AND FITNESS FOR A PARTICULAR PURPOSEARE DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR
 * CONTRIBUTORS BELIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, ORCONSEQUENTIAL DAM
 * AGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OFSUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
 * OR PROFITS; OR BUSINESSINTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER INCONTRA
 * CT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)ARISING IN ANY WAY OUT OF THE USE O
 * F THIS SOFTWARE, EVEN IF ADVISED OF THEPOSSIBILITY OF SUCH DAMAGE.
 *
 * @file     D:/ming/source/test/python/get_svd_nobit/getxml920/Output/ing920.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     Tue Apr 30 14:56:31 2024
 * @note     Generated by SVDConv V3.3.44
 *           from File 'D:/ming/source/test/python/get_svd_nobit/getxml920/ing920.svd',
 *           last modified on Tue Apr 30 14:53:11 2024
 */



// ----------------------------  Register Item Address: WDT_IdRev  --------------------------------
// SVD Line: 66

unsigned int WDT_IdRev __AT (0x40001000);



// -----------------------------  Field Item: WDT_IdRev_reg_IdRev  --------------------------------
// SVD Line: 75

//  <item> SFDITEM_FIELD__WDT_IdRev_reg_IdRev
//    <name> reg_IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_IdRev >> 0) & 0xFFFFFFFF), ((WDT_IdRev = (WDT_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_IdRev  -----------------------------------
// SVD Line: 66

//  <rtree> SFDITEM_REG__WDT_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001000) reg description: </i>
//    <loc> ( (unsigned int)((WDT_IdRev >> 0) & 0xFFFFFFFF), ((WDT_IdRev = (WDT_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_IdRev_reg_IdRev </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_Ctrl  --------------------------------
// SVD Line: 83

unsigned int WDT_Ctrl __AT (0x40001010);



// ------------------------------  Field Item: WDT_Ctrl_reg_Ctrl  ---------------------------------
// SVD Line: 92

//  <item> SFDITEM_FIELD__WDT_Ctrl_reg_Ctrl
//    <name> reg_Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_Ctrl >> 0) & 0xFFFFFFFF), ((WDT_Ctrl = (WDT_Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_Ctrl  ------------------------------------
// SVD Line: 83

//  <rtree> SFDITEM_REG__WDT_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) reg description: </i>
//    <loc> ( (unsigned int)((WDT_Ctrl >> 0) & 0xFFFFFFFF), ((WDT_Ctrl = (WDT_Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_Ctrl_reg_Ctrl </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: WDT_Restart  -------------------------------
// SVD Line: 100

unsigned int WDT_Restart __AT (0x40001014);



// ---------------------------  Field Item: WDT_Restart_reg_Restart  ------------------------------
// SVD Line: 109

//  <item> SFDITEM_FIELD__WDT_Restart_reg_Restart
//    <name> reg_Restart </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_Restart >> 0) & 0xFFFFFFFF), ((WDT_Restart = (WDT_Restart & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: WDT_Restart  ----------------------------------
// SVD Line: 100

//  <rtree> SFDITEM_REG__WDT_Restart
//    <name> Restart </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001014) reg description: </i>
//    <loc> ( (unsigned int)((WDT_Restart >> 0) & 0xFFFFFFFF), ((WDT_Restart = (WDT_Restart & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_Restart_reg_Restart </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_WrEn  --------------------------------
// SVD Line: 117

unsigned int WDT_WrEn __AT (0x40001018);



// ------------------------------  Field Item: WDT_WrEn_reg_WrEn  ---------------------------------
// SVD Line: 126

//  <item> SFDITEM_FIELD__WDT_WrEn_reg_WrEn
//    <name> reg_WrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_WrEn >> 0) & 0xFFFFFFFF), ((WDT_WrEn = (WDT_WrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_WrEn  ------------------------------------
// SVD Line: 117

//  <rtree> SFDITEM_REG__WDT_WrEn
//    <name> WrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001018) reg description: </i>
//    <loc> ( (unsigned int)((WDT_WrEn >> 0) & 0xFFFFFFFF), ((WDT_WrEn = (WDT_WrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_WrEn_reg_WrEn </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: WDT_St  ---------------------------------
// SVD Line: 134

unsigned int WDT_St __AT (0x4000101C);



// --------------------------------  Field Item: WDT_St_reg_St  -----------------------------------
// SVD Line: 143

//  <item> SFDITEM_FIELD__WDT_St_reg_St
//    <name> reg_St </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000101C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_St >> 0) & 0xFFFFFFFF), ((WDT_St = (WDT_St & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_St  -------------------------------------
// SVD Line: 134

//  <rtree> SFDITEM_REG__WDT_St
//    <name> St </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000101C) reg description: </i>
//    <loc> ( (unsigned int)((WDT_St >> 0) & 0xFFFFFFFF), ((WDT_St = (WDT_St & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_St_reg_St </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WDT  --------------------------------------
// SVD Line: 55

//  <view> WDT
//    <name> WDT </name>
//    <item> SFDITEM_REG__WDT_IdRev </item>
//    <item> SFDITEM_REG__WDT_Ctrl </item>
//    <item> SFDITEM_REG__WDT_Restart </item>
//    <item> SFDITEM_REG__WDT_WrEn </item>
//    <item> SFDITEM_REG__WDT_St </item>
//  </view>
//  


// ---------------------------  Register Item Address: TIMER0_IdRev  ------------------------------
// SVD Line: 164

unsigned int TIMER0_IdRev __AT (0x40002000);



// ---------------------------  Field Item: TIMER0_IdRev_reg_IdRev  -------------------------------
// SVD Line: 173

//  <item> SFDITEM_FIELD__TIMER0_IdRev_reg_IdRev
//    <name> reg_IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_IdRev >> 0) & 0xFFFFFFFF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER0_IdRev  ----------------------------------
// SVD Line: 164

//  <rtree> SFDITEM_REG__TIMER0_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002000) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_IdRev >> 0) & 0xFFFFFFFF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_IdRev_reg_IdRev </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER0_Cfg  -------------------------------
// SVD Line: 181

unsigned int TIMER0_Cfg __AT (0x40002010);



// -----------------------------  Field Item: TIMER0_Cfg_reg_Cfg  ---------------------------------
// SVD Line: 190

//  <item> SFDITEM_FIELD__TIMER0_Cfg_reg_Cfg
//    <name> reg_Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Cfg >> 0) & 0xFFFFFFFF), ((TIMER0_Cfg = (TIMER0_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER0_Cfg  -----------------------------------
// SVD Line: 181

//  <rtree> SFDITEM_REG__TIMER0_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002010) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Cfg >> 0) & 0xFFFFFFFF), ((TIMER0_Cfg = (TIMER0_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Cfg_reg_Cfg </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_IntEn  ------------------------------
// SVD Line: 198

unsigned int TIMER0_IntEn __AT (0x40002014);



// ---------------------------  Field Item: TIMER0_IntEn_reg_IntEn  -------------------------------
// SVD Line: 207

//  <item> SFDITEM_FIELD__TIMER0_IntEn_reg_IntEn
//    <name> reg_IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_IntEn >> 0) & 0xFFFFFFFF), ((TIMER0_IntEn = (TIMER0_IntEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER0_IntEn  ----------------------------------
// SVD Line: 198

//  <rtree> SFDITEM_REG__TIMER0_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002014) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_IntEn >> 0) & 0xFFFFFFFF), ((TIMER0_IntEn = (TIMER0_IntEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_reg_IntEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_IntSt  ------------------------------
// SVD Line: 215

unsigned int TIMER0_IntSt __AT (0x40002018);



// ---------------------------  Field Item: TIMER0_IntSt_reg_IntSt  -------------------------------
// SVD Line: 224

//  <item> SFDITEM_FIELD__TIMER0_IntSt_reg_IntSt
//    <name> reg_IntSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_IntSt >> 0) & 0xFFFFFFFF), ((TIMER0_IntSt = (TIMER0_IntSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER0_IntSt  ----------------------------------
// SVD Line: 215

//  <rtree> SFDITEM_REG__TIMER0_IntSt
//    <name> IntSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002018) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_IntSt >> 0) & 0xFFFFFFFF), ((TIMER0_IntSt = (TIMER0_IntSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_reg_IntSt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_ChEn  -------------------------------
// SVD Line: 232

unsigned int TIMER0_ChEn __AT (0x4000201C);



// ----------------------------  Field Item: TIMER0_ChEn_reg_ChEn  --------------------------------
// SVD Line: 241

//  <item> SFDITEM_FIELD__TIMER0_ChEn_reg_ChEn
//    <name> reg_ChEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000201C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_ChEn >> 0) & 0xFFFFFFFF), ((TIMER0_ChEn = (TIMER0_ChEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER0_ChEn  ----------------------------------
// SVD Line: 232

//  <rtree> SFDITEM_REG__TIMER0_ChEn
//    <name> ChEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000201C) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_ChEn >> 0) & 0xFFFFFFFF), ((TIMER0_ChEn = (TIMER0_ChEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_reg_ChEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch0Ctrl  -----------------------------
// SVD Line: 249

unsigned int TIMER0_Ch0Ctrl __AT (0x40002020);



// -------------------------  Field Item: TIMER0_Ch0Ctrl_reg_Ch0Ctrl  -----------------------------
// SVD Line: 258

//  <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_reg_Ch0Ctrl
//    <name> reg_Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Ctrl = (TIMER0_Ch0Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch0Ctrl  ---------------------------------
// SVD Line: 249

//  <rtree> SFDITEM_REG__TIMER0_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002020) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Ctrl = (TIMER0_Ch0Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_reg_Ch0Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch0Reload  ----------------------------
// SVD Line: 266

unsigned int TIMER0_Ch0Reload __AT (0x40002024);



// -----------------------  Field Item: TIMER0_Ch0Reload_reg_Ch0Reload  ---------------------------
// SVD Line: 275

//  <item> SFDITEM_FIELD__TIMER0_Ch0Reload_reg_Ch0Reload
//    <name> reg_Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Reload = (TIMER0_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch0Reload  --------------------------------
// SVD Line: 266

//  <rtree> SFDITEM_REG__TIMER0_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002024) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Reload = (TIMER0_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Reload_reg_Ch0Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch0Cntr  -----------------------------
// SVD Line: 283

unsigned int TIMER0_Ch0Cntr __AT (0x40002028);



// -------------------------  Field Item: TIMER0_Ch0Cntr_reg_Ch0Cntr  -----------------------------
// SVD Line: 292

//  <item> SFDITEM_FIELD__TIMER0_Ch0Cntr_reg_Ch0Cntr
//    <name> reg_Ch0Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Cntr = (TIMER0_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch0Cntr  ---------------------------------
// SVD Line: 283

//  <rtree> SFDITEM_REG__TIMER0_Ch0Cntr
//    <name> Ch0Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002028) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Cntr = (TIMER0_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Cntr_reg_Ch0Cntr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch1Ctrl  -----------------------------
// SVD Line: 300

unsigned int TIMER0_Ch1Ctrl __AT (0x40002030);



// -------------------------  Field Item: TIMER0_Ch1Ctrl_reg_Ch1Ctrl  -----------------------------
// SVD Line: 309

//  <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_reg_Ch1Ctrl
//    <name> reg_Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Ctrl = (TIMER0_Ch1Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch1Ctrl  ---------------------------------
// SVD Line: 300

//  <rtree> SFDITEM_REG__TIMER0_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002030) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Ctrl = (TIMER0_Ch1Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_reg_Ch1Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch1Reload  ----------------------------
// SVD Line: 317

unsigned int TIMER0_Ch1Reload __AT (0x40002034);



// -----------------------  Field Item: TIMER0_Ch1Reload_reg_Ch1Reload  ---------------------------
// SVD Line: 326

//  <item> SFDITEM_FIELD__TIMER0_Ch1Reload_reg_Ch1Reload
//    <name> reg_Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Reload = (TIMER0_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch1Reload  --------------------------------
// SVD Line: 317

//  <rtree> SFDITEM_REG__TIMER0_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002034) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Reload = (TIMER0_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Reload_reg_Ch1Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch1Cntr  -----------------------------
// SVD Line: 334

unsigned int TIMER0_Ch1Cntr __AT (0x40002038);



// -------------------------  Field Item: TIMER0_Ch1Cntr_reg_Ch1Cntr  -----------------------------
// SVD Line: 343

//  <item> SFDITEM_FIELD__TIMER0_Ch1Cntr_reg_Ch1Cntr
//    <name> reg_Ch1Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Cntr = (TIMER0_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch1Cntr  ---------------------------------
// SVD Line: 334

//  <rtree> SFDITEM_REG__TIMER0_Ch1Cntr
//    <name> Ch1Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002038) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Cntr = (TIMER0_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Cntr_reg_Ch1Cntr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch2Ctrl  -----------------------------
// SVD Line: 351

unsigned int TIMER0_Ch2Ctrl __AT (0x40002040);



// -------------------------  Field Item: TIMER0_Ch2Ctrl_reg_Ch2Ctrl  -----------------------------
// SVD Line: 360

//  <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_reg_Ch2Ctrl
//    <name> reg_Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Ctrl = (TIMER0_Ch2Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch2Ctrl  ---------------------------------
// SVD Line: 351

//  <rtree> SFDITEM_REG__TIMER0_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002040) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Ctrl = (TIMER0_Ch2Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_reg_Ch2Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch2Reload  ----------------------------
// SVD Line: 368

unsigned int TIMER0_Ch2Reload __AT (0x40002044);



// -----------------------  Field Item: TIMER0_Ch2Reload_reg_Ch2Reload  ---------------------------
// SVD Line: 377

//  <item> SFDITEM_FIELD__TIMER0_Ch2Reload_reg_Ch2Reload
//    <name> reg_Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Reload = (TIMER0_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch2Reload  --------------------------------
// SVD Line: 368

//  <rtree> SFDITEM_REG__TIMER0_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002044) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Reload = (TIMER0_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Reload_reg_Ch2Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch2Cntr  -----------------------------
// SVD Line: 385

unsigned int TIMER0_Ch2Cntr __AT (0x40002048);



// -------------------------  Field Item: TIMER0_Ch2Cntr_reg_Ch2Cntr  -----------------------------
// SVD Line: 394

//  <item> SFDITEM_FIELD__TIMER0_Ch2Cntr_reg_Ch2Cntr
//    <name> reg_Ch2Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Cntr = (TIMER0_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch2Cntr  ---------------------------------
// SVD Line: 385

//  <rtree> SFDITEM_REG__TIMER0_Ch2Cntr
//    <name> Ch2Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002048) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Cntr = (TIMER0_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Cntr_reg_Ch2Cntr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch3Ctrl  -----------------------------
// SVD Line: 402

unsigned int TIMER0_Ch3Ctrl __AT (0x40002050);



// -------------------------  Field Item: TIMER0_Ch3Ctrl_reg_Ch3Ctrl  -----------------------------
// SVD Line: 411

//  <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_reg_Ch3Ctrl
//    <name> reg_Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Ctrl = (TIMER0_Ch3Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch3Ctrl  ---------------------------------
// SVD Line: 402

//  <rtree> SFDITEM_REG__TIMER0_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002050) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Ctrl = (TIMER0_Ch3Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_reg_Ch3Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch3Reload  ----------------------------
// SVD Line: 419

unsigned int TIMER0_Ch3Reload __AT (0x40002054);



// -----------------------  Field Item: TIMER0_Ch3Reload_reg_Ch3Reload  ---------------------------
// SVD Line: 428

//  <item> SFDITEM_FIELD__TIMER0_Ch3Reload_reg_Ch3Reload
//    <name> reg_Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Reload = (TIMER0_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch3Reload  --------------------------------
// SVD Line: 419

//  <rtree> SFDITEM_REG__TIMER0_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002054) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Reload = (TIMER0_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Reload_reg_Ch3Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch3Cntr  -----------------------------
// SVD Line: 436

unsigned int TIMER0_Ch3Cntr __AT (0x40002058);



// -------------------------  Field Item: TIMER0_Ch3Cntr_reg_Ch3Cntr  -----------------------------
// SVD Line: 445

//  <item> SFDITEM_FIELD__TIMER0_Ch3Cntr_reg_Ch3Cntr
//    <name> reg_Ch3Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Cntr = (TIMER0_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch3Cntr  ---------------------------------
// SVD Line: 436

//  <rtree> SFDITEM_REG__TIMER0_Ch3Cntr
//    <name> Ch3Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002058) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Cntr = (TIMER0_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Cntr_reg_Ch3Cntr </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIMER0  ------------------------------------
// SVD Line: 153

//  <view> TIMER0
//    <name> TIMER0 </name>
//    <item> SFDITEM_REG__TIMER0_IdRev </item>
//    <item> SFDITEM_REG__TIMER0_Cfg </item>
//    <item> SFDITEM_REG__TIMER0_IntEn </item>
//    <item> SFDITEM_REG__TIMER0_IntSt </item>
//    <item> SFDITEM_REG__TIMER0_ChEn </item>
//    <item> SFDITEM_REG__TIMER0_Ch0Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch0Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch0Cntr </item>
//    <item> SFDITEM_REG__TIMER0_Ch1Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch1Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch1Cntr </item>
//    <item> SFDITEM_REG__TIMER0_Ch2Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch2Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch2Cntr </item>
//    <item> SFDITEM_REG__TIMER0_Ch3Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch3Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch3Cntr </item>
//  </view>
//  


// ---------------------------  Register Item Address: TIMER1_IdRev  ------------------------------
// SVD Line: 466

unsigned int TIMER1_IdRev __AT (0x40003000);



// ---------------------------  Field Item: TIMER1_IdRev_reg_IdRev  -------------------------------
// SVD Line: 475

//  <item> SFDITEM_FIELD__TIMER1_IdRev_reg_IdRev
//    <name> reg_IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_IdRev >> 0) & 0xFFFFFFFF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1_IdRev  ----------------------------------
// SVD Line: 466

//  <rtree> SFDITEM_REG__TIMER1_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003000) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_IdRev >> 0) & 0xFFFFFFFF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_IdRev_reg_IdRev </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER1_Cfg  -------------------------------
// SVD Line: 483

unsigned int TIMER1_Cfg __AT (0x40003010);



// -----------------------------  Field Item: TIMER1_Cfg_reg_Cfg  ---------------------------------
// SVD Line: 492

//  <item> SFDITEM_FIELD__TIMER1_Cfg_reg_Cfg
//    <name> reg_Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Cfg >> 0) & 0xFFFFFFFF), ((TIMER1_Cfg = (TIMER1_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1_Cfg  -----------------------------------
// SVD Line: 483

//  <rtree> SFDITEM_REG__TIMER1_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003010) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Cfg >> 0) & 0xFFFFFFFF), ((TIMER1_Cfg = (TIMER1_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Cfg_reg_Cfg </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_IntEn  ------------------------------
// SVD Line: 500

unsigned int TIMER1_IntEn __AT (0x40003014);



// ---------------------------  Field Item: TIMER1_IntEn_reg_IntEn  -------------------------------
// SVD Line: 509

//  <item> SFDITEM_FIELD__TIMER1_IntEn_reg_IntEn
//    <name> reg_IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_IntEn >> 0) & 0xFFFFFFFF), ((TIMER1_IntEn = (TIMER1_IntEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1_IntEn  ----------------------------------
// SVD Line: 500

//  <rtree> SFDITEM_REG__TIMER1_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003014) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_IntEn >> 0) & 0xFFFFFFFF), ((TIMER1_IntEn = (TIMER1_IntEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_reg_IntEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_IntSt  ------------------------------
// SVD Line: 517

unsigned int TIMER1_IntSt __AT (0x40003018);



// ---------------------------  Field Item: TIMER1_IntSt_reg_IntSt  -------------------------------
// SVD Line: 526

//  <item> SFDITEM_FIELD__TIMER1_IntSt_reg_IntSt
//    <name> reg_IntSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_IntSt >> 0) & 0xFFFFFFFF), ((TIMER1_IntSt = (TIMER1_IntSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1_IntSt  ----------------------------------
// SVD Line: 517

//  <rtree> SFDITEM_REG__TIMER1_IntSt
//    <name> IntSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003018) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_IntSt >> 0) & 0xFFFFFFFF), ((TIMER1_IntSt = (TIMER1_IntSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_reg_IntSt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_ChEn  -------------------------------
// SVD Line: 534

unsigned int TIMER1_ChEn __AT (0x4000301C);



// ----------------------------  Field Item: TIMER1_ChEn_reg_ChEn  --------------------------------
// SVD Line: 543

//  <item> SFDITEM_FIELD__TIMER1_ChEn_reg_ChEn
//    <name> reg_ChEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000301C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_ChEn >> 0) & 0xFFFFFFFF), ((TIMER1_ChEn = (TIMER1_ChEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1_ChEn  ----------------------------------
// SVD Line: 534

//  <rtree> SFDITEM_REG__TIMER1_ChEn
//    <name> ChEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000301C) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_ChEn >> 0) & 0xFFFFFFFF), ((TIMER1_ChEn = (TIMER1_ChEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_reg_ChEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch0Ctrl  -----------------------------
// SVD Line: 551

unsigned int TIMER1_Ch0Ctrl __AT (0x40003020);



// -------------------------  Field Item: TIMER1_Ch0Ctrl_reg_Ch0Ctrl  -----------------------------
// SVD Line: 560

//  <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_reg_Ch0Ctrl
//    <name> reg_Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Ctrl = (TIMER1_Ch0Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch0Ctrl  ---------------------------------
// SVD Line: 551

//  <rtree> SFDITEM_REG__TIMER1_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003020) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Ctrl = (TIMER1_Ch0Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_reg_Ch0Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch0Reload  ----------------------------
// SVD Line: 568

unsigned int TIMER1_Ch0Reload __AT (0x40003024);



// -----------------------  Field Item: TIMER1_Ch0Reload_reg_Ch0Reload  ---------------------------
// SVD Line: 577

//  <item> SFDITEM_FIELD__TIMER1_Ch0Reload_reg_Ch0Reload
//    <name> reg_Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Reload = (TIMER1_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch0Reload  --------------------------------
// SVD Line: 568

//  <rtree> SFDITEM_REG__TIMER1_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003024) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Reload = (TIMER1_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Reload_reg_Ch0Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch0Cntr  -----------------------------
// SVD Line: 585

unsigned int TIMER1_Ch0Cntr __AT (0x40003028);



// -------------------------  Field Item: TIMER1_Ch0Cntr_reg_Ch0Cntr  -----------------------------
// SVD Line: 594

//  <item> SFDITEM_FIELD__TIMER1_Ch0Cntr_reg_Ch0Cntr
//    <name> reg_Ch0Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Cntr = (TIMER1_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch0Cntr  ---------------------------------
// SVD Line: 585

//  <rtree> SFDITEM_REG__TIMER1_Ch0Cntr
//    <name> Ch0Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003028) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Cntr = (TIMER1_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Cntr_reg_Ch0Cntr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch1Ctrl  -----------------------------
// SVD Line: 602

unsigned int TIMER1_Ch1Ctrl __AT (0x40003030);



// -------------------------  Field Item: TIMER1_Ch1Ctrl_reg_Ch1Ctrl  -----------------------------
// SVD Line: 611

//  <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_reg_Ch1Ctrl
//    <name> reg_Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Ctrl = (TIMER1_Ch1Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch1Ctrl  ---------------------------------
// SVD Line: 602

//  <rtree> SFDITEM_REG__TIMER1_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003030) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Ctrl = (TIMER1_Ch1Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_reg_Ch1Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch1Reload  ----------------------------
// SVD Line: 619

unsigned int TIMER1_Ch1Reload __AT (0x40003034);



// -----------------------  Field Item: TIMER1_Ch1Reload_reg_Ch1Reload  ---------------------------
// SVD Line: 628

//  <item> SFDITEM_FIELD__TIMER1_Ch1Reload_reg_Ch1Reload
//    <name> reg_Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Reload = (TIMER1_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch1Reload  --------------------------------
// SVD Line: 619

//  <rtree> SFDITEM_REG__TIMER1_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003034) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Reload = (TIMER1_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Reload_reg_Ch1Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch1Cntr  -----------------------------
// SVD Line: 636

unsigned int TIMER1_Ch1Cntr __AT (0x40003038);



// -------------------------  Field Item: TIMER1_Ch1Cntr_reg_Ch1Cntr  -----------------------------
// SVD Line: 645

//  <item> SFDITEM_FIELD__TIMER1_Ch1Cntr_reg_Ch1Cntr
//    <name> reg_Ch1Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Cntr = (TIMER1_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch1Cntr  ---------------------------------
// SVD Line: 636

//  <rtree> SFDITEM_REG__TIMER1_Ch1Cntr
//    <name> Ch1Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003038) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Cntr = (TIMER1_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Cntr_reg_Ch1Cntr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch2Ctrl  -----------------------------
// SVD Line: 653

unsigned int TIMER1_Ch2Ctrl __AT (0x40003040);



// -------------------------  Field Item: TIMER1_Ch2Ctrl_reg_Ch2Ctrl  -----------------------------
// SVD Line: 662

//  <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_reg_Ch2Ctrl
//    <name> reg_Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Ctrl = (TIMER1_Ch2Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch2Ctrl  ---------------------------------
// SVD Line: 653

//  <rtree> SFDITEM_REG__TIMER1_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003040) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Ctrl = (TIMER1_Ch2Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_reg_Ch2Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch2Reload  ----------------------------
// SVD Line: 670

unsigned int TIMER1_Ch2Reload __AT (0x40003044);



// -----------------------  Field Item: TIMER1_Ch2Reload_reg_Ch2Reload  ---------------------------
// SVD Line: 679

//  <item> SFDITEM_FIELD__TIMER1_Ch2Reload_reg_Ch2Reload
//    <name> reg_Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Reload = (TIMER1_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch2Reload  --------------------------------
// SVD Line: 670

//  <rtree> SFDITEM_REG__TIMER1_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003044) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Reload = (TIMER1_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Reload_reg_Ch2Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch2Cntr  -----------------------------
// SVD Line: 687

unsigned int TIMER1_Ch2Cntr __AT (0x40003048);



// -------------------------  Field Item: TIMER1_Ch2Cntr_reg_Ch2Cntr  -----------------------------
// SVD Line: 696

//  <item> SFDITEM_FIELD__TIMER1_Ch2Cntr_reg_Ch2Cntr
//    <name> reg_Ch2Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Cntr = (TIMER1_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch2Cntr  ---------------------------------
// SVD Line: 687

//  <rtree> SFDITEM_REG__TIMER1_Ch2Cntr
//    <name> Ch2Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003048) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Cntr = (TIMER1_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Cntr_reg_Ch2Cntr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch3Ctrl  -----------------------------
// SVD Line: 704

unsigned int TIMER1_Ch3Ctrl __AT (0x40003050);



// -------------------------  Field Item: TIMER1_Ch3Ctrl_reg_Ch3Ctrl  -----------------------------
// SVD Line: 713

//  <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_reg_Ch3Ctrl
//    <name> reg_Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Ctrl = (TIMER1_Ch3Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch3Ctrl  ---------------------------------
// SVD Line: 704

//  <rtree> SFDITEM_REG__TIMER1_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003050) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Ctrl = (TIMER1_Ch3Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_reg_Ch3Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch3Reload  ----------------------------
// SVD Line: 721

unsigned int TIMER1_Ch3Reload __AT (0x40003054);



// -----------------------  Field Item: TIMER1_Ch3Reload_reg_Ch3Reload  ---------------------------
// SVD Line: 730

//  <item> SFDITEM_FIELD__TIMER1_Ch3Reload_reg_Ch3Reload
//    <name> reg_Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Reload = (TIMER1_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch3Reload  --------------------------------
// SVD Line: 721

//  <rtree> SFDITEM_REG__TIMER1_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003054) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Reload = (TIMER1_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Reload_reg_Ch3Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch3Cntr  -----------------------------
// SVD Line: 738

unsigned int TIMER1_Ch3Cntr __AT (0x40003058);



// -------------------------  Field Item: TIMER1_Ch3Cntr_reg_Ch3Cntr  -----------------------------
// SVD Line: 747

//  <item> SFDITEM_FIELD__TIMER1_Ch3Cntr_reg_Ch3Cntr
//    <name> reg_Ch3Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Cntr = (TIMER1_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch3Cntr  ---------------------------------
// SVD Line: 738

//  <rtree> SFDITEM_REG__TIMER1_Ch3Cntr
//    <name> Ch3Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003058) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Cntr = (TIMER1_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Cntr_reg_Ch3Cntr </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIMER1  ------------------------------------
// SVD Line: 455

//  <view> TIMER1
//    <name> TIMER1 </name>
//    <item> SFDITEM_REG__TIMER1_IdRev </item>
//    <item> SFDITEM_REG__TIMER1_Cfg </item>
//    <item> SFDITEM_REG__TIMER1_IntEn </item>
//    <item> SFDITEM_REG__TIMER1_IntSt </item>
//    <item> SFDITEM_REG__TIMER1_ChEn </item>
//    <item> SFDITEM_REG__TIMER1_Ch0Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch0Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch0Cntr </item>
//    <item> SFDITEM_REG__TIMER1_Ch1Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch1Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch1Cntr </item>
//    <item> SFDITEM_REG__TIMER1_Ch2Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch2Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch2Cntr </item>
//    <item> SFDITEM_REG__TIMER1_Ch3Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch3Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch3Cntr </item>
//  </view>
//  


// -------------------------  Register Item Address: TRNG_TRNG_CONFIG  ----------------------------
// SVD Line: 768

unsigned int TRNG_TRNG_CONFIG __AT (0x40007000);



// ----------------------  Field Item: TRNG_TRNG_CONFIG_reg_TRNG_CONFIG  --------------------------
// SVD Line: 777

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_reg_TRNG_CONFIG
//    <name> reg_TRNG_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TRNG_TRNG_CONFIG >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_CONFIG = (TRNG_TRNG_CONFIG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TRNG_TRNG_CONFIG  --------------------------------
// SVD Line: 768

//  <rtree> SFDITEM_REG__TRNG_TRNG_CONFIG
//    <name> TRNG_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007000) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_CONFIG >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_CONFIG = (TRNG_TRNG_CONFIG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_reg_TRNG_CONFIG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TRNG_TRNG_BIT_SEL  ----------------------------
// SVD Line: 785

unsigned int TRNG_TRNG_BIT_SEL __AT (0x40007004);



// ---------------------  Field Item: TRNG_TRNG_BIT_SEL_reg_TRNG_BIT_SEL  -------------------------
// SVD Line: 794

//  <item> SFDITEM_FIELD__TRNG_TRNG_BIT_SEL_reg_TRNG_BIT_SEL
//    <name> reg_TRNG_BIT_SEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TRNG_TRNG_BIT_SEL >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_BIT_SEL = (TRNG_TRNG_BIT_SEL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TRNG_TRNG_BIT_SEL  -------------------------------
// SVD Line: 785

//  <rtree> SFDITEM_REG__TRNG_TRNG_BIT_SEL
//    <name> TRNG_BIT_SEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007004) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_BIT_SEL >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_BIT_SEL = (TRNG_TRNG_BIT_SEL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_BIT_SEL_reg_TRNG_BIT_SEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: TRNG_TRNG_DATA_CTRL  ---------------------------
// SVD Line: 802

unsigned int TRNG_TRNG_DATA_CTRL __AT (0x40007008);



// -------------------  Field Item: TRNG_TRNG_DATA_CTRL_reg_TRNG_DATA_CTRL  -----------------------
// SVD Line: 811

//  <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_reg_TRNG_DATA_CTRL
//    <name> reg_TRNG_DATA_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TRNG_TRNG_DATA_CTRL >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA_CTRL = (TRNG_TRNG_DATA_CTRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: TRNG_TRNG_DATA_CTRL  ------------------------------
// SVD Line: 802

//  <rtree> SFDITEM_REG__TRNG_TRNG_DATA_CTRL
//    <name> TRNG_DATA_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007008) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_DATA_CTRL >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA_CTRL = (TRNG_TRNG_DATA_CTRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_reg_TRNG_DATA_CTRL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: TRNG_TRNG_INT_STATUS  --------------------------
// SVD Line: 819

unsigned int TRNG_TRNG_INT_STATUS __AT (0x4000700C);



// ------------------  Field Item: TRNG_TRNG_INT_STATUS_reg_TRNG_INT_STATUS  ----------------------
// SVD Line: 828

//  <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_reg_TRNG_INT_STATUS
//    <name> reg_TRNG_INT_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000700C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TRNG_TRNG_INT_STATUS >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_INT_STATUS = (TRNG_TRNG_INT_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: TRNG_TRNG_INT_STATUS  ------------------------------
// SVD Line: 819

//  <rtree> SFDITEM_REG__TRNG_TRNG_INT_STATUS
//    <name> TRNG_INT_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000700C) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_INT_STATUS >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_INT_STATUS = (TRNG_TRNG_INT_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_reg_TRNG_INT_STATUS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TRNG_TRNG_DATA  -----------------------------
// SVD Line: 836

unsigned int TRNG_TRNG_DATA __AT (0x40007010);



// ------------------------  Field Item: TRNG_TRNG_DATA_reg_TRNG_DATA  ----------------------------
// SVD Line: 845

//  <item> SFDITEM_FIELD__TRNG_TRNG_DATA_reg_TRNG_DATA
//    <name> reg_TRNG_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((TRNG_TRNG_DATA >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA = (TRNG_TRNG_DATA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TRNG_TRNG_DATA  ---------------------------------
// SVD Line: 836

//  <rtree> SFDITEM_REG__TRNG_TRNG_DATA
//    <name> TRNG_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007010) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_DATA >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA = (TRNG_TRNG_DATA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_DATA_reg_TRNG_DATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TRNG  -------------------------------------
// SVD Line: 757

//  <view> TRNG
//    <name> TRNG </name>
//    <item> SFDITEM_REG__TRNG_TRNG_CONFIG </item>
//    <item> SFDITEM_REG__TRNG_TRNG_BIT_SEL </item>
//    <item> SFDITEM_REG__TRNG_TRNG_DATA_CTRL </item>
//    <item> SFDITEM_REG__TRNG_TRNG_INT_STATUS </item>
//    <item> SFDITEM_REG__TRNG_TRNG_DATA </item>
//  </view>
//  


// ----------------------------  Register Item Address: DMA_IdRev  --------------------------------
// SVD Line: 866

unsigned int DMA_IdRev __AT (0x4000C000);



// -----------------------------  Field Item: DMA_IdRev_reg_IdRev  --------------------------------
// SVD Line: 875

//  <item> SFDITEM_FIELD__DMA_IdRev_reg_IdRev
//    <name> reg_IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_IdRev >> 0) & 0xFFFFFFFF), ((DMA_IdRev = (DMA_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMA_IdRev  -----------------------------------
// SVD Line: 866

//  <rtree> SFDITEM_REG__DMA_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C000) reg description: </i>
//    <loc> ( (unsigned int)((DMA_IdRev >> 0) & 0xFFFFFFFF), ((DMA_IdRev = (DMA_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_IdRev_reg_IdRev </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA_IdMisc  -------------------------------
// SVD Line: 883

unsigned int DMA_IdMisc __AT (0x4000C004);



// ----------------------------  Field Item: DMA_IdMisc_reg_IdMisc  -------------------------------
// SVD Line: 892

//  <item> SFDITEM_FIELD__DMA_IdMisc_reg_IdMisc
//    <name> reg_IdMisc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_IdMisc >> 0) & 0xFFFFFFFF), ((DMA_IdMisc = (DMA_IdMisc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_IdMisc  -----------------------------------
// SVD Line: 883

//  <rtree> SFDITEM_REG__DMA_IdMisc
//    <name> IdMisc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C004) reg description: </i>
//    <loc> ( (unsigned int)((DMA_IdMisc >> 0) & 0xFFFFFFFF), ((DMA_IdMisc = (DMA_IdMisc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_IdMisc_reg_IdMisc </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA_DMACfg  -------------------------------
// SVD Line: 900

unsigned int DMA_DMACfg __AT (0x4000C010);



// ----------------------------  Field Item: DMA_DMACfg_reg_DMACfg  -------------------------------
// SVD Line: 909

//  <item> SFDITEM_FIELD__DMA_DMACfg_reg_DMACfg
//    <name> reg_DMACfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_DMACfg >> 0) & 0xFFFFFFFF), ((DMA_DMACfg = (DMA_DMACfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_DMACfg  -----------------------------------
// SVD Line: 900

//  <rtree> SFDITEM_REG__DMA_DMACfg
//    <name> DMACfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C010) reg description: </i>
//    <loc> ( (unsigned int)((DMA_DMACfg >> 0) & 0xFFFFFFFF), ((DMA_DMACfg = (DMA_DMACfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_DMACfg_reg_DMACfg </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_DMACtrl  -------------------------------
// SVD Line: 917

unsigned int DMA_DMACtrl __AT (0x4000C020);



// ---------------------------  Field Item: DMA_DMACtrl_reg_DMACtrl  ------------------------------
// SVD Line: 926

//  <item> SFDITEM_FIELD__DMA_DMACtrl_reg_DMACtrl
//    <name> reg_DMACtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_DMACtrl >> 0) & 0xFFFFFFFF), ((DMA_DMACtrl = (DMA_DMACtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_DMACtrl  ----------------------------------
// SVD Line: 917

//  <rtree> SFDITEM_REG__DMA_DMACtrl
//    <name> DMACtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C020) reg description: </i>
//    <loc> ( (unsigned int)((DMA_DMACtrl >> 0) & 0xFFFFFFFF), ((DMA_DMACtrl = (DMA_DMACtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_DMACtrl_reg_DMACtrl </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_ChAbort  -------------------------------
// SVD Line: 934

unsigned int DMA_ChAbort __AT (0x4000C024);



// ---------------------------  Field Item: DMA_ChAbort_reg_ChAbort  ------------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__DMA_ChAbort_reg_ChAbort
//    <name> reg_ChAbort </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_ChAbort >> 0) & 0xFFFFFFFF), ((DMA_ChAbort = (DMA_ChAbort & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_ChAbort  ----------------------------------
// SVD Line: 934

//  <rtree> SFDITEM_REG__DMA_ChAbort
//    <name> ChAbort </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C024) reg description: </i>
//    <loc> ( (unsigned int)((DMA_ChAbort >> 0) & 0xFFFFFFFF), ((DMA_ChAbort = (DMA_ChAbort & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_ChAbort_reg_ChAbort </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_IntStatus  ------------------------------
// SVD Line: 951

unsigned int DMA_IntStatus __AT (0x4000C030);



// -------------------------  Field Item: DMA_IntStatus_reg_IntStatus  ----------------------------
// SVD Line: 960

//  <item> SFDITEM_FIELD__DMA_IntStatus_reg_IntStatus
//    <name> reg_IntStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_IntStatus >> 0) & 0xFFFFFFFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA_IntStatus  ---------------------------------
// SVD Line: 951

//  <rtree> SFDITEM_REG__DMA_IntStatus
//    <name> IntStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C030) reg description: </i>
//    <loc> ( (unsigned int)((DMA_IntStatus >> 0) & 0xFFFFFFFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_IntStatus_reg_IntStatus </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: DMA_ChEN  --------------------------------
// SVD Line: 968

unsigned int DMA_ChEN __AT (0x4000C034);



// ------------------------------  Field Item: DMA_ChEN_reg_ChEN  ---------------------------------
// SVD Line: 977

//  <item> SFDITEM_FIELD__DMA_ChEN_reg_ChEN
//    <name> reg_ChEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_ChEN >> 0) & 0xFFFFFFFF), ((DMA_ChEN = (DMA_ChEN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMA_ChEN  ------------------------------------
// SVD Line: 968

//  <rtree> SFDITEM_REG__DMA_ChEN
//    <name> ChEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C034) reg description: </i>
//    <loc> ( (unsigned int)((DMA_ChEN >> 0) & 0xFFFFFFFF), ((DMA_ChEN = (DMA_ChEN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_ChEN_reg_ChEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch0Ctrl  -------------------------------
// SVD Line: 985

unsigned int DMA_Ch0Ctrl __AT (0x4000C040);



// ---------------------------  Field Item: DMA_Ch0Ctrl_reg_Ch0Ctrl  ------------------------------
// SVD Line: 994

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_reg_Ch0Ctrl
//    <name> reg_Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch0Ctrl  ----------------------------------
// SVD Line: 985

//  <rtree> SFDITEM_REG__DMA_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C040) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_reg_Ch0Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch0TranSize  -----------------------------
// SVD Line: 1002

unsigned int DMA_Ch0TranSize __AT (0x4000C044);



// -----------------------  Field Item: DMA_Ch0TranSize_reg_Ch0TranSize  --------------------------
// SVD Line: 1011

//  <item> SFDITEM_FIELD__DMA_Ch0TranSize_reg_Ch0TranSize
//    <name> reg_Ch0TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch0TranSize = (DMA_Ch0TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch0TranSize  --------------------------------
// SVD Line: 1002

//  <rtree> SFDITEM_REG__DMA_Ch0TranSize
//    <name> Ch0TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C044) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch0TranSize = (DMA_Ch0TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0TranSize_reg_Ch0TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch0SrcAddr  -----------------------------
// SVD Line: 1019

unsigned int DMA_Ch0SrcAddr __AT (0x4000C048);



// ------------------------  Field Item: DMA_Ch0SrcAddr_reg_Ch0SrcAddr  ---------------------------
// SVD Line: 1028

//  <item> SFDITEM_FIELD__DMA_Ch0SrcAddr_reg_Ch0SrcAddr
//    <name> reg_Ch0SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0SrcAddr = (DMA_Ch0SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch0SrcAddr  ---------------------------------
// SVD Line: 1019

//  <rtree> SFDITEM_REG__DMA_Ch0SrcAddr
//    <name> Ch0SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C048) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0SrcAddr = (DMA_Ch0SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0SrcAddr_reg_Ch0SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch0DstAddr  -----------------------------
// SVD Line: 1036

unsigned int DMA_Ch0DstAddr __AT (0x4000C050);



// ------------------------  Field Item: DMA_Ch0DstAddr_reg_Ch0DstAddr  ---------------------------
// SVD Line: 1045

//  <item> SFDITEM_FIELD__DMA_Ch0DstAddr_reg_Ch0DstAddr
//    <name> reg_Ch0DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0DstAddr = (DMA_Ch0DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch0DstAddr  ---------------------------------
// SVD Line: 1036

//  <rtree> SFDITEM_REG__DMA_Ch0DstAddr
//    <name> Ch0DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C050) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0DstAddr = (DMA_Ch0DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0DstAddr_reg_Ch0DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch0LLPointer  ----------------------------
// SVD Line: 1053

unsigned int DMA_Ch0LLPointer __AT (0x4000C058);



// ----------------------  Field Item: DMA_Ch0LLPointer_reg_Ch0LLPointer  -------------------------
// SVD Line: 1062

//  <item> SFDITEM_FIELD__DMA_Ch0LLPointer_reg_Ch0LLPointer
//    <name> reg_Ch0LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch0LLPointer = (DMA_Ch0LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA_Ch0LLPointer  --------------------------------
// SVD Line: 1053

//  <rtree> SFDITEM_REG__DMA_Ch0LLPointer
//    <name> Ch0LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C058) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch0LLPointer = (DMA_Ch0LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0LLPointer_reg_Ch0LLPointer </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch1Ctrl  -------------------------------
// SVD Line: 1070

unsigned int DMA_Ch1Ctrl __AT (0x4000C060);



// ---------------------------  Field Item: DMA_Ch1Ctrl_reg_Ch1Ctrl  ------------------------------
// SVD Line: 1079

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_reg_Ch1Ctrl
//    <name> reg_Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C060) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch1Ctrl  ----------------------------------
// SVD Line: 1070

//  <rtree> SFDITEM_REG__DMA_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C060) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_reg_Ch1Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch1TranSize  -----------------------------
// SVD Line: 1087

unsigned int DMA_Ch1TranSize __AT (0x4000C064);



// -----------------------  Field Item: DMA_Ch1TranSize_reg_Ch1TranSize  --------------------------
// SVD Line: 1096

//  <item> SFDITEM_FIELD__DMA_Ch1TranSize_reg_Ch1TranSize
//    <name> reg_Ch1TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch1TranSize = (DMA_Ch1TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch1TranSize  --------------------------------
// SVD Line: 1087

//  <rtree> SFDITEM_REG__DMA_Ch1TranSize
//    <name> Ch1TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C064) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch1TranSize = (DMA_Ch1TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1TranSize_reg_Ch1TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch1SrcAddr  -----------------------------
// SVD Line: 1104

unsigned int DMA_Ch1SrcAddr __AT (0x4000C068);



// ------------------------  Field Item: DMA_Ch1SrcAddr_reg_Ch1SrcAddr  ---------------------------
// SVD Line: 1113

//  <item> SFDITEM_FIELD__DMA_Ch1SrcAddr_reg_Ch1SrcAddr
//    <name> reg_Ch1SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C068) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1SrcAddr = (DMA_Ch1SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch1SrcAddr  ---------------------------------
// SVD Line: 1104

//  <rtree> SFDITEM_REG__DMA_Ch1SrcAddr
//    <name> Ch1SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C068) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1SrcAddr = (DMA_Ch1SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1SrcAddr_reg_Ch1SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch1DstAddr  -----------------------------
// SVD Line: 1121

unsigned int DMA_Ch1DstAddr __AT (0x4000C070);



// ------------------------  Field Item: DMA_Ch1DstAddr_reg_Ch1DstAddr  ---------------------------
// SVD Line: 1130

//  <item> SFDITEM_FIELD__DMA_Ch1DstAddr_reg_Ch1DstAddr
//    <name> reg_Ch1DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C070) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1DstAddr = (DMA_Ch1DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch1DstAddr  ---------------------------------
// SVD Line: 1121

//  <rtree> SFDITEM_REG__DMA_Ch1DstAddr
//    <name> Ch1DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C070) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1DstAddr = (DMA_Ch1DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1DstAddr_reg_Ch1DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch1LLPointer  ----------------------------
// SVD Line: 1138

unsigned int DMA_Ch1LLPointer __AT (0x4000C078);



// ----------------------  Field Item: DMA_Ch1LLPointer_reg_Ch1LLPointer  -------------------------
// SVD Line: 1147

//  <item> SFDITEM_FIELD__DMA_Ch1LLPointer_reg_Ch1LLPointer
//    <name> reg_Ch1LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C078) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch1LLPointer = (DMA_Ch1LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA_Ch1LLPointer  --------------------------------
// SVD Line: 1138

//  <rtree> SFDITEM_REG__DMA_Ch1LLPointer
//    <name> Ch1LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C078) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch1LLPointer = (DMA_Ch1LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1LLPointer_reg_Ch1LLPointer </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch2Ctrl  -------------------------------
// SVD Line: 1155

unsigned int DMA_Ch2Ctrl __AT (0x4000C080);



// ---------------------------  Field Item: DMA_Ch2Ctrl_reg_Ch2Ctrl  ------------------------------
// SVD Line: 1164

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_reg_Ch2Ctrl
//    <name> reg_Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C080) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch2Ctrl  ----------------------------------
// SVD Line: 1155

//  <rtree> SFDITEM_REG__DMA_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C080) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_reg_Ch2Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch2TranSize  -----------------------------
// SVD Line: 1172

unsigned int DMA_Ch2TranSize __AT (0x4000C084);



// -----------------------  Field Item: DMA_Ch2TranSize_reg_Ch2TranSize  --------------------------
// SVD Line: 1181

//  <item> SFDITEM_FIELD__DMA_Ch2TranSize_reg_Ch2TranSize
//    <name> reg_Ch2TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C084) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch2TranSize = (DMA_Ch2TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch2TranSize  --------------------------------
// SVD Line: 1172

//  <rtree> SFDITEM_REG__DMA_Ch2TranSize
//    <name> Ch2TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C084) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch2TranSize = (DMA_Ch2TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2TranSize_reg_Ch2TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch2SrcAddr  -----------------------------
// SVD Line: 1189

unsigned int DMA_Ch2SrcAddr __AT (0x4000C088);



// ------------------------  Field Item: DMA_Ch2SrcAddr_reg_Ch2SrcAddr  ---------------------------
// SVD Line: 1198

//  <item> SFDITEM_FIELD__DMA_Ch2SrcAddr_reg_Ch2SrcAddr
//    <name> reg_Ch2SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C088) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2SrcAddr = (DMA_Ch2SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch2SrcAddr  ---------------------------------
// SVD Line: 1189

//  <rtree> SFDITEM_REG__DMA_Ch2SrcAddr
//    <name> Ch2SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C088) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2SrcAddr = (DMA_Ch2SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2SrcAddr_reg_Ch2SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch2DstAddr  -----------------------------
// SVD Line: 1206

unsigned int DMA_Ch2DstAddr __AT (0x4000C090);



// ------------------------  Field Item: DMA_Ch2DstAddr_reg_Ch2DstAddr  ---------------------------
// SVD Line: 1215

//  <item> SFDITEM_FIELD__DMA_Ch2DstAddr_reg_Ch2DstAddr
//    <name> reg_Ch2DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C090) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2DstAddr = (DMA_Ch2DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch2DstAddr  ---------------------------------
// SVD Line: 1206

//  <rtree> SFDITEM_REG__DMA_Ch2DstAddr
//    <name> Ch2DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C090) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2DstAddr = (DMA_Ch2DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2DstAddr_reg_Ch2DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch2LLPointer  ----------------------------
// SVD Line: 1223

unsigned int DMA_Ch2LLPointer __AT (0x4000C098);



// ----------------------  Field Item: DMA_Ch2LLPointer_reg_Ch2LLPointer  -------------------------
// SVD Line: 1232

//  <item> SFDITEM_FIELD__DMA_Ch2LLPointer_reg_Ch2LLPointer
//    <name> reg_Ch2LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C098) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch2LLPointer = (DMA_Ch2LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA_Ch2LLPointer  --------------------------------
// SVD Line: 1223

//  <rtree> SFDITEM_REG__DMA_Ch2LLPointer
//    <name> Ch2LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C098) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch2LLPointer = (DMA_Ch2LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2LLPointer_reg_Ch2LLPointer </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch3Ctrl  -------------------------------
// SVD Line: 1240

unsigned int DMA_Ch3Ctrl __AT (0x4000C0A0);



// ---------------------------  Field Item: DMA_Ch3Ctrl_reg_Ch3Ctrl  ------------------------------
// SVD Line: 1249

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_reg_Ch3Ctrl
//    <name> reg_Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch3Ctrl  ----------------------------------
// SVD Line: 1240

//  <rtree> SFDITEM_REG__DMA_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_reg_Ch3Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch3TranSize  -----------------------------
// SVD Line: 1257

unsigned int DMA_Ch3TranSize __AT (0x4000C0A4);



// -----------------------  Field Item: DMA_Ch3TranSize_reg_Ch3TranSize  --------------------------
// SVD Line: 1266

//  <item> SFDITEM_FIELD__DMA_Ch3TranSize_reg_Ch3TranSize
//    <name> reg_Ch3TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch3TranSize = (DMA_Ch3TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch3TranSize  --------------------------------
// SVD Line: 1257

//  <rtree> SFDITEM_REG__DMA_Ch3TranSize
//    <name> Ch3TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A4) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch3TranSize = (DMA_Ch3TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3TranSize_reg_Ch3TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch3SrcAddr  -----------------------------
// SVD Line: 1274

unsigned int DMA_Ch3SrcAddr __AT (0x4000C0A8);



// ------------------------  Field Item: DMA_Ch3SrcAddr_reg_Ch3SrcAddr  ---------------------------
// SVD Line: 1283

//  <item> SFDITEM_FIELD__DMA_Ch3SrcAddr_reg_Ch3SrcAddr
//    <name> reg_Ch3SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3SrcAddr = (DMA_Ch3SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch3SrcAddr  ---------------------------------
// SVD Line: 1274

//  <rtree> SFDITEM_REG__DMA_Ch3SrcAddr
//    <name> Ch3SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3SrcAddr = (DMA_Ch3SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3SrcAddr_reg_Ch3SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch3DstAddr  -----------------------------
// SVD Line: 1291

unsigned int DMA_Ch3DstAddr __AT (0x4000C0B0);



// ------------------------  Field Item: DMA_Ch3DstAddr_reg_Ch3DstAddr  ---------------------------
// SVD Line: 1300

//  <item> SFDITEM_FIELD__DMA_Ch3DstAddr_reg_Ch3DstAddr
//    <name> reg_Ch3DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0B0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3DstAddr = (DMA_Ch3DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch3DstAddr  ---------------------------------
// SVD Line: 1291

//  <rtree> SFDITEM_REG__DMA_Ch3DstAddr
//    <name> Ch3DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0B0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3DstAddr = (DMA_Ch3DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3DstAddr_reg_Ch3DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch3LLPointer  ----------------------------
// SVD Line: 1308

unsigned int DMA_Ch3LLPointer __AT (0x4000C0B8);



// ----------------------  Field Item: DMA_Ch3LLPointer_reg_Ch3LLPointer  -------------------------
// SVD Line: 1317

//  <item> SFDITEM_FIELD__DMA_Ch3LLPointer_reg_Ch3LLPointer
//    <name> reg_Ch3LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0B8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch3LLPointer = (DMA_Ch3LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA_Ch3LLPointer  --------------------------------
// SVD Line: 1308

//  <rtree> SFDITEM_REG__DMA_Ch3LLPointer
//    <name> Ch3LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0B8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch3LLPointer = (DMA_Ch3LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3LLPointer_reg_Ch3LLPointer </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch4Ctrl  -------------------------------
// SVD Line: 1325

unsigned int DMA_Ch4Ctrl __AT (0x4000C0C0);



// ---------------------------  Field Item: DMA_Ch4Ctrl_reg_Ch4Ctrl  ------------------------------
// SVD Line: 1334

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_reg_Ch4Ctrl
//    <name> reg_Ch4Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch4Ctrl  ----------------------------------
// SVD Line: 1325

//  <rtree> SFDITEM_REG__DMA_Ch4Ctrl
//    <name> Ch4Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_reg_Ch4Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch4TranSize  -----------------------------
// SVD Line: 1342

unsigned int DMA_Ch4TranSize __AT (0x4000C0C4);



// -----------------------  Field Item: DMA_Ch4TranSize_reg_Ch4TranSize  --------------------------
// SVD Line: 1351

//  <item> SFDITEM_FIELD__DMA_Ch4TranSize_reg_Ch4TranSize
//    <name> reg_Ch4TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch4TranSize = (DMA_Ch4TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch4TranSize  --------------------------------
// SVD Line: 1342

//  <rtree> SFDITEM_REG__DMA_Ch4TranSize
//    <name> Ch4TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C4) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch4TranSize = (DMA_Ch4TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4TranSize_reg_Ch4TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch4SrcAddr  -----------------------------
// SVD Line: 1359

unsigned int DMA_Ch4SrcAddr __AT (0x4000C0C8);



// ------------------------  Field Item: DMA_Ch4SrcAddr_reg_Ch4SrcAddr  ---------------------------
// SVD Line: 1368

//  <item> SFDITEM_FIELD__DMA_Ch4SrcAddr_reg_Ch4SrcAddr
//    <name> reg_Ch4SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4SrcAddr = (DMA_Ch4SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch4SrcAddr  ---------------------------------
// SVD Line: 1359

//  <rtree> SFDITEM_REG__DMA_Ch4SrcAddr
//    <name> Ch4SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4SrcAddr = (DMA_Ch4SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4SrcAddr_reg_Ch4SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch4DstAddr  -----------------------------
// SVD Line: 1376

unsigned int DMA_Ch4DstAddr __AT (0x4000C0D0);



// ------------------------  Field Item: DMA_Ch4DstAddr_reg_Ch4DstAddr  ---------------------------
// SVD Line: 1385

//  <item> SFDITEM_FIELD__DMA_Ch4DstAddr_reg_Ch4DstAddr
//    <name> reg_Ch4DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0D0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4DstAddr = (DMA_Ch4DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch4DstAddr  ---------------------------------
// SVD Line: 1376

//  <rtree> SFDITEM_REG__DMA_Ch4DstAddr
//    <name> Ch4DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0D0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4DstAddr = (DMA_Ch4DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4DstAddr_reg_Ch4DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch4LLPointer  ----------------------------
// SVD Line: 1393

unsigned int DMA_Ch4LLPointer __AT (0x4000C0D8);



// ----------------------  Field Item: DMA_Ch4LLPointer_reg_Ch4LLPointer  -------------------------
// SVD Line: 1402

//  <item> SFDITEM_FIELD__DMA_Ch4LLPointer_reg_Ch4LLPointer
//    <name> reg_Ch4LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0D8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch4LLPointer = (DMA_Ch4LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA_Ch4LLPointer  --------------------------------
// SVD Line: 1393

//  <rtree> SFDITEM_REG__DMA_Ch4LLPointer
//    <name> Ch4LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0D8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch4LLPointer = (DMA_Ch4LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4LLPointer_reg_Ch4LLPointer </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch5Ctrl  -------------------------------
// SVD Line: 1410

unsigned int DMA_Ch5Ctrl __AT (0x4000C0E0);



// ---------------------------  Field Item: DMA_Ch5Ctrl_reg_Ch5Ctrl  ------------------------------
// SVD Line: 1419

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_reg_Ch5Ctrl
//    <name> reg_Ch5Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch5Ctrl  ----------------------------------
// SVD Line: 1410

//  <rtree> SFDITEM_REG__DMA_Ch5Ctrl
//    <name> Ch5Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_reg_Ch5Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch5TranSize  -----------------------------
// SVD Line: 1427

unsigned int DMA_Ch5TranSize __AT (0x4000C0E4);



// -----------------------  Field Item: DMA_Ch5TranSize_reg_Ch5TranSize  --------------------------
// SVD Line: 1436

//  <item> SFDITEM_FIELD__DMA_Ch5TranSize_reg_Ch5TranSize
//    <name> reg_Ch5TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch5TranSize = (DMA_Ch5TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch5TranSize  --------------------------------
// SVD Line: 1427

//  <rtree> SFDITEM_REG__DMA_Ch5TranSize
//    <name> Ch5TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E4) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch5TranSize = (DMA_Ch5TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5TranSize_reg_Ch5TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch5SrcAddr  -----------------------------
// SVD Line: 1444

unsigned int DMA_Ch5SrcAddr __AT (0x4000C0E8);



// ------------------------  Field Item: DMA_Ch5SrcAddr_reg_Ch5SrcAddr  ---------------------------
// SVD Line: 1453

//  <item> SFDITEM_FIELD__DMA_Ch5SrcAddr_reg_Ch5SrcAddr
//    <name> reg_Ch5SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5SrcAddr = (DMA_Ch5SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch5SrcAddr  ---------------------------------
// SVD Line: 1444

//  <rtree> SFDITEM_REG__DMA_Ch5SrcAddr
//    <name> Ch5SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5SrcAddr = (DMA_Ch5SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5SrcAddr_reg_Ch5SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch5DstAddr  -----------------------------
// SVD Line: 1461

unsigned int DMA_Ch5DstAddr __AT (0x4000C0F0);



// ------------------------  Field Item: DMA_Ch5DstAddr_reg_Ch5DstAddr  ---------------------------
// SVD Line: 1470

//  <item> SFDITEM_FIELD__DMA_Ch5DstAddr_reg_Ch5DstAddr
//    <name> reg_Ch5DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0F0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5DstAddr = (DMA_Ch5DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch5DstAddr  ---------------------------------
// SVD Line: 1461

//  <rtree> SFDITEM_REG__DMA_Ch5DstAddr
//    <name> Ch5DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0F0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5DstAddr = (DMA_Ch5DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5DstAddr_reg_Ch5DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch5LLPointer  ----------------------------
// SVD Line: 1478

unsigned int DMA_Ch5LLPointer __AT (0x4000C0F8);



// ----------------------  Field Item: DMA_Ch5LLPointer_reg_Ch5LLPointer  -------------------------
// SVD Line: 1487

//  <item> SFDITEM_FIELD__DMA_Ch5LLPointer_reg_Ch5LLPointer
//    <name> reg_Ch5LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0F8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch5LLPointer = (DMA_Ch5LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA_Ch5LLPointer  --------------------------------
// SVD Line: 1478

//  <rtree> SFDITEM_REG__DMA_Ch5LLPointer
//    <name> Ch5LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0F8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch5LLPointer = (DMA_Ch5LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5LLPointer_reg_Ch5LLPointer </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch6Ctrl  -------------------------------
// SVD Line: 1495

unsigned int DMA_Ch6Ctrl __AT (0x4000C100);



// ---------------------------  Field Item: DMA_Ch6Ctrl_reg_Ch6Ctrl  ------------------------------
// SVD Line: 1504

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_reg_Ch6Ctrl
//    <name> reg_Ch6Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C100) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch6Ctrl  ----------------------------------
// SVD Line: 1495

//  <rtree> SFDITEM_REG__DMA_Ch6Ctrl
//    <name> Ch6Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C100) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_reg_Ch6Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch6TranSize  -----------------------------
// SVD Line: 1512

unsigned int DMA_Ch6TranSize __AT (0x4000C104);



// -----------------------  Field Item: DMA_Ch6TranSize_reg_Ch6TranSize  --------------------------
// SVD Line: 1521

//  <item> SFDITEM_FIELD__DMA_Ch6TranSize_reg_Ch6TranSize
//    <name> reg_Ch6TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C104) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch6TranSize = (DMA_Ch6TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch6TranSize  --------------------------------
// SVD Line: 1512

//  <rtree> SFDITEM_REG__DMA_Ch6TranSize
//    <name> Ch6TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C104) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch6TranSize = (DMA_Ch6TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6TranSize_reg_Ch6TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch6SrcAddr  -----------------------------
// SVD Line: 1529

unsigned int DMA_Ch6SrcAddr __AT (0x4000C108);



// ------------------------  Field Item: DMA_Ch6SrcAddr_reg_Ch6SrcAddr  ---------------------------
// SVD Line: 1538

//  <item> SFDITEM_FIELD__DMA_Ch6SrcAddr_reg_Ch6SrcAddr
//    <name> reg_Ch6SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C108) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6SrcAddr = (DMA_Ch6SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch6SrcAddr  ---------------------------------
// SVD Line: 1529

//  <rtree> SFDITEM_REG__DMA_Ch6SrcAddr
//    <name> Ch6SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C108) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6SrcAddr = (DMA_Ch6SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6SrcAddr_reg_Ch6SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch6DstAddr  -----------------------------
// SVD Line: 1546

unsigned int DMA_Ch6DstAddr __AT (0x4000C110);



// ------------------------  Field Item: DMA_Ch6DstAddr_reg_Ch6DstAddr  ---------------------------
// SVD Line: 1555

//  <item> SFDITEM_FIELD__DMA_Ch6DstAddr_reg_Ch6DstAddr
//    <name> reg_Ch6DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C110) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6DstAddr = (DMA_Ch6DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch6DstAddr  ---------------------------------
// SVD Line: 1546

//  <rtree> SFDITEM_REG__DMA_Ch6DstAddr
//    <name> Ch6DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C110) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6DstAddr = (DMA_Ch6DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6DstAddr_reg_Ch6DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch6LLPointer  ----------------------------
// SVD Line: 1563

unsigned int DMA_Ch6LLPointer __AT (0x4000C118);



// ----------------------  Field Item: DMA_Ch6LLPointer_reg_Ch6LLPointer  -------------------------
// SVD Line: 1572

//  <item> SFDITEM_FIELD__DMA_Ch6LLPointer_reg_Ch6LLPointer
//    <name> reg_Ch6LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C118) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch6LLPointer = (DMA_Ch6LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA_Ch6LLPointer  --------------------------------
// SVD Line: 1563

//  <rtree> SFDITEM_REG__DMA_Ch6LLPointer
//    <name> Ch6LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C118) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch6LLPointer = (DMA_Ch6LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6LLPointer_reg_Ch6LLPointer </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch7Ctrl  -------------------------------
// SVD Line: 1580

unsigned int DMA_Ch7Ctrl __AT (0x4000C120);



// ---------------------------  Field Item: DMA_Ch7Ctrl_reg_Ch7Ctrl  ------------------------------
// SVD Line: 1589

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_reg_Ch7Ctrl
//    <name> reg_Ch7Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C120) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch7Ctrl  ----------------------------------
// SVD Line: 1580

//  <rtree> SFDITEM_REG__DMA_Ch7Ctrl
//    <name> Ch7Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C120) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_reg_Ch7Ctrl </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch7TranSize  -----------------------------
// SVD Line: 1597

unsigned int DMA_Ch7TranSize __AT (0x4000C124);



// -----------------------  Field Item: DMA_Ch7TranSize_reg_Ch7TranSize  --------------------------
// SVD Line: 1606

//  <item> SFDITEM_FIELD__DMA_Ch7TranSize_reg_Ch7TranSize
//    <name> reg_Ch7TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C124) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch7TranSize = (DMA_Ch7TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch7TranSize  --------------------------------
// SVD Line: 1597

//  <rtree> SFDITEM_REG__DMA_Ch7TranSize
//    <name> Ch7TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C124) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch7TranSize = (DMA_Ch7TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7TranSize_reg_Ch7TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch7SrcAddr  -----------------------------
// SVD Line: 1614

unsigned int DMA_Ch7SrcAddr __AT (0x4000C128);



// ------------------------  Field Item: DMA_Ch7SrcAddr_reg_Ch7SrcAddr  ---------------------------
// SVD Line: 1623

//  <item> SFDITEM_FIELD__DMA_Ch7SrcAddr_reg_Ch7SrcAddr
//    <name> reg_Ch7SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C128) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7SrcAddr = (DMA_Ch7SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch7SrcAddr  ---------------------------------
// SVD Line: 1614

//  <rtree> SFDITEM_REG__DMA_Ch7SrcAddr
//    <name> Ch7SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C128) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7SrcAddr = (DMA_Ch7SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7SrcAddr_reg_Ch7SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch7DstAddr  -----------------------------
// SVD Line: 1631

unsigned int DMA_Ch7DstAddr __AT (0x4000C130);



// ------------------------  Field Item: DMA_Ch7DstAddr_reg_Ch7DstAddr  ---------------------------
// SVD Line: 1640

//  <item> SFDITEM_FIELD__DMA_Ch7DstAddr_reg_Ch7DstAddr
//    <name> reg_Ch7DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C130) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7DstAddr = (DMA_Ch7DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch7DstAddr  ---------------------------------
// SVD Line: 1631

//  <rtree> SFDITEM_REG__DMA_Ch7DstAddr
//    <name> Ch7DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C130) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7DstAddr = (DMA_Ch7DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7DstAddr_reg_Ch7DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch7LLPointer  ----------------------------
// SVD Line: 1648

unsigned int DMA_Ch7LLPointer __AT (0x4000C138);



// ----------------------  Field Item: DMA_Ch7LLPointer_reg_Ch7LLPointer  -------------------------
// SVD Line: 1657

//  <item> SFDITEM_FIELD__DMA_Ch7LLPointer_reg_Ch7LLPointer
//    <name> reg_Ch7LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C138) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch7LLPointer = (DMA_Ch7LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA_Ch7LLPointer  --------------------------------
// SVD Line: 1648

//  <rtree> SFDITEM_REG__DMA_Ch7LLPointer
//    <name> Ch7LLPointer </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C138) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch7LLPointer = (DMA_Ch7LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7LLPointer_reg_Ch7LLPointer </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DMA  --------------------------------------
// SVD Line: 855

//  <view> DMA
//    <name> DMA </name>
//    <item> SFDITEM_REG__DMA_IdRev </item>
//    <item> SFDITEM_REG__DMA_IdMisc </item>
//    <item> SFDITEM_REG__DMA_DMACfg </item>
//    <item> SFDITEM_REG__DMA_DMACtrl </item>
//    <item> SFDITEM_REG__DMA_ChAbort </item>
//    <item> SFDITEM_REG__DMA_IntStatus </item>
//    <item> SFDITEM_REG__DMA_ChEN </item>
//    <item> SFDITEM_REG__DMA_Ch0Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch0TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch0SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch0DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch0LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch1Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch1TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch1SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch1DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch1LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch2Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch2TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch2SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch2DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch2LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch3Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch3TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch3SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch3DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch3LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch4Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch4TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch4SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch4DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch4LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch5Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch5TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch5SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch5DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch5LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch6Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch6TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch6SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch6DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch6LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch7Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch7TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch7SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch7DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch7LLPointer </item>
//  </view>
//  


// ----------------------------  Register Item Address: QSPI_IdRev  -------------------------------
// SVD Line: 1678

unsigned int QSPI_IdRev __AT (0x40160000);



// ----------------------------  Field Item: QSPI_IdRev_reg_IdRev  --------------------------------
// SVD Line: 1687

//  <item> SFDITEM_FIELD__QSPI_IdRev_reg_IdRev
//    <name> reg_IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_IdRev >> 0) & 0xFFFFFFFF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_IdRev  -----------------------------------
// SVD Line: 1678

//  <rtree> SFDITEM_REG__QSPI_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160000) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_IdRev >> 0) & 0xFFFFFFFF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_IdRev_reg_IdRev </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QSPI_TransFmt  ------------------------------
// SVD Line: 1695

unsigned int QSPI_TransFmt __AT (0x40160010);



// -------------------------  Field Item: QSPI_TransFmt_reg_TransFmt  -----------------------------
// SVD Line: 1704

//  <item> SFDITEM_FIELD__QSPI_TransFmt_reg_TransFmt
//    <name> reg_TransFmt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_TransFmt >> 0) & 0xFFFFFFFF), ((QSPI_TransFmt = (QSPI_TransFmt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: QSPI_TransFmt  ---------------------------------
// SVD Line: 1695

//  <rtree> SFDITEM_REG__QSPI_TransFmt
//    <name> TransFmt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160010) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_TransFmt >> 0) & 0xFFFFFFFF), ((QSPI_TransFmt = (QSPI_TransFmt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_reg_TransFmt </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QSPI_DirectIO  ------------------------------
// SVD Line: 1712

unsigned int QSPI_DirectIO __AT (0x40160014);



// -------------------------  Field Item: QSPI_DirectIO_reg_DirectIO  -----------------------------
// SVD Line: 1721

//  <item> SFDITEM_FIELD__QSPI_DirectIO_reg_DirectIO
//    <name> reg_DirectIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_DirectIO >> 0) & 0xFFFFFFFF), ((QSPI_DirectIO = (QSPI_DirectIO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: QSPI_DirectIO  ---------------------------------
// SVD Line: 1712

//  <rtree> SFDITEM_REG__QSPI_DirectIO
//    <name> DirectIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160014) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_DirectIO >> 0) & 0xFFFFFFFF), ((QSPI_DirectIO = (QSPI_DirectIO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_reg_DirectIO </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QSPI_TransCtrl  -----------------------------
// SVD Line: 1729

unsigned int QSPI_TransCtrl __AT (0x40160020);



// ------------------------  Field Item: QSPI_TransCtrl_reg_TransCtrl  ----------------------------
// SVD Line: 1738

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_reg_TransCtrl
//    <name> reg_TransCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_TransCtrl >> 0) & 0xFFFFFFFF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: QSPI_TransCtrl  ---------------------------------
// SVD Line: 1729

//  <rtree> SFDITEM_REG__QSPI_TransCtrl
//    <name> TransCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160020) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_TransCtrl >> 0) & 0xFFFFFFFF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_reg_TransCtrl </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: QSPI_Cmd  --------------------------------
// SVD Line: 1746

unsigned int QSPI_Cmd __AT (0x40160024);



// ------------------------------  Field Item: QSPI_Cmd_reg_Cmd  ----------------------------------
// SVD Line: 1755

//  <item> SFDITEM_FIELD__QSPI_Cmd_reg_Cmd
//    <name> reg_Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Cmd >> 0) & 0xFFFFFFFF), ((QSPI_Cmd = (QSPI_Cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Cmd  ------------------------------------
// SVD Line: 1746

//  <rtree> SFDITEM_REG__QSPI_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160024) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Cmd >> 0) & 0xFFFFFFFF), ((QSPI_Cmd = (QSPI_Cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Cmd_reg_Cmd </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_Addr  --------------------------------
// SVD Line: 1763

unsigned int QSPI_Addr __AT (0x40160028);



// -----------------------------  Field Item: QSPI_Addr_reg_Addr  ---------------------------------
// SVD Line: 1772

//  <item> SFDITEM_FIELD__QSPI_Addr_reg_Addr
//    <name> reg_Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Addr >> 0) & 0xFFFFFFFF), ((QSPI_Addr = (QSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Addr  -----------------------------------
// SVD Line: 1763

//  <rtree> SFDITEM_REG__QSPI_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160028) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Addr >> 0) & 0xFFFFFFFF), ((QSPI_Addr = (QSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Addr_reg_Addr </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_Data  --------------------------------
// SVD Line: 1780

unsigned int QSPI_Data __AT (0x4016002C);



// -----------------------------  Field Item: QSPI_Data_reg_Data  ---------------------------------
// SVD Line: 1789

//  <item> SFDITEM_FIELD__QSPI_Data_reg_Data
//    <name> reg_Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016002C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Data >> 0) & 0xFFFFFFFF), ((QSPI_Data = (QSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Data  -----------------------------------
// SVD Line: 1780

//  <rtree> SFDITEM_REG__QSPI_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016002C) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Data >> 0) & 0xFFFFFFFF), ((QSPI_Data = (QSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Data_reg_Data </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_Ctrl  --------------------------------
// SVD Line: 1797

unsigned int QSPI_Ctrl __AT (0x40160030);



// -----------------------------  Field Item: QSPI_Ctrl_reg_Ctrl  ---------------------------------
// SVD Line: 1806

//  <item> SFDITEM_FIELD__QSPI_Ctrl_reg_Ctrl
//    <name> reg_Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Ctrl >> 0) & 0xFFFFFFFF), ((QSPI_Ctrl = (QSPI_Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Ctrl  -----------------------------------
// SVD Line: 1797

//  <rtree> SFDITEM_REG__QSPI_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160030) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Ctrl >> 0) & 0xFFFFFFFF), ((QSPI_Ctrl = (QSPI_Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_reg_Ctrl </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_Status  -------------------------------
// SVD Line: 1814

unsigned int QSPI_Status __AT (0x40160034);



// ---------------------------  Field Item: QSPI_Status_reg_Status  -------------------------------
// SVD Line: 1823

//  <item> SFDITEM_FIELD__QSPI_Status_reg_Status
//    <name> reg_Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Status >> 0) & 0xFFFFFFFF), ((QSPI_Status = (QSPI_Status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_Status  ----------------------------------
// SVD Line: 1814

//  <rtree> SFDITEM_REG__QSPI_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160034) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Status >> 0) & 0xFFFFFFFF), ((QSPI_Status = (QSPI_Status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Status_reg_Status </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_IntrEn  -------------------------------
// SVD Line: 1831

unsigned int QSPI_IntrEn __AT (0x40160038);



// ---------------------------  Field Item: QSPI_IntrEn_reg_IntrEn  -------------------------------
// SVD Line: 1840

//  <item> SFDITEM_FIELD__QSPI_IntrEn_reg_IntrEn
//    <name> reg_IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_IntrEn >> 0) & 0xFFFFFFFF), ((QSPI_IntrEn = (QSPI_IntrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_IntrEn  ----------------------------------
// SVD Line: 1831

//  <rtree> SFDITEM_REG__QSPI_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160038) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_IntrEn >> 0) & 0xFFFFFFFF), ((QSPI_IntrEn = (QSPI_IntrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_reg_IntrEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_IntrSt  -------------------------------
// SVD Line: 1848

unsigned int QSPI_IntrSt __AT (0x4016003C);



// ---------------------------  Field Item: QSPI_IntrSt_reg_IntrSt  -------------------------------
// SVD Line: 1857

//  <item> SFDITEM_FIELD__QSPI_IntrSt_reg_IntrSt
//    <name> reg_IntrSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016003C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_IntrSt >> 0) & 0xFFFFFFFF), ((QSPI_IntrSt = (QSPI_IntrSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_IntrSt  ----------------------------------
// SVD Line: 1848

//  <rtree> SFDITEM_REG__QSPI_IntrSt
//    <name> IntrSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016003C) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_IntrSt >> 0) & 0xFFFFFFFF), ((QSPI_IntrSt = (QSPI_IntrSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_reg_IntrSt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_Timing  -------------------------------
// SVD Line: 1865

unsigned int QSPI_Timing __AT (0x40160040);



// ---------------------------  Field Item: QSPI_Timing_reg_Timing  -------------------------------
// SVD Line: 1874

//  <item> SFDITEM_FIELD__QSPI_Timing_reg_Timing
//    <name> reg_Timing </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Timing >> 0) & 0xFFFFFFFF), ((QSPI_Timing = (QSPI_Timing & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_Timing  ----------------------------------
// SVD Line: 1865

//  <rtree> SFDITEM_REG__QSPI_Timing
//    <name> Timing </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160040) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Timing >> 0) & 0xFFFFFFFF), ((QSPI_Timing = (QSPI_Timing & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Timing_reg_Timing </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_MemCtrl  ------------------------------
// SVD Line: 1882

unsigned int QSPI_MemCtrl __AT (0x40160050);



// --------------------------  Field Item: QSPI_MemCtrl_reg_MemCtrl  ------------------------------
// SVD Line: 1891

//  <item> SFDITEM_FIELD__QSPI_MemCtrl_reg_MemCtrl
//    <name> reg_MemCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_MemCtrl >> 0) & 0xFFFFFFFF), ((QSPI_MemCtrl = (QSPI_MemCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: QSPI_MemCtrl  ----------------------------------
// SVD Line: 1882

//  <rtree> SFDITEM_REG__QSPI_MemCtrl
//    <name> MemCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160050) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_MemCtrl >> 0) & 0xFFFFFFFF), ((QSPI_MemCtrl = (QSPI_MemCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_MemCtrl_reg_MemCtrl </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_SlvSt  -------------------------------
// SVD Line: 1899

unsigned int QSPI_SlvSt __AT (0x40160060);



// ----------------------------  Field Item: QSPI_SlvSt_reg_SlvSt  --------------------------------
// SVD Line: 1908

//  <item> SFDITEM_FIELD__QSPI_SlvSt_reg_SlvSt
//    <name> reg_SlvSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160060) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_SlvSt >> 0) & 0xFFFFFFFF), ((QSPI_SlvSt = (QSPI_SlvSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_SlvSt  -----------------------------------
// SVD Line: 1899

//  <rtree> SFDITEM_REG__QSPI_SlvSt
//    <name> SlvSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160060) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_SlvSt >> 0) & 0xFFFFFFFF), ((QSPI_SlvSt = (QSPI_SlvSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_SlvSt_reg_SlvSt </item>
//  </rtree>
//  


// -------------------------  Register Item Address: QSPI_SlvDataCnt  -----------------------------
// SVD Line: 1916

unsigned int QSPI_SlvDataCnt __AT (0x40160064);



// -----------------------  Field Item: QSPI_SlvDataCnt_reg_SlvDataCnt  ---------------------------
// SVD Line: 1925

//  <item> SFDITEM_FIELD__QSPI_SlvDataCnt_reg_SlvDataCnt
//    <name> reg_SlvDataCnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_SlvDataCnt >> 0) & 0xFFFFFFFF), ((QSPI_SlvDataCnt = (QSPI_SlvDataCnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: QSPI_SlvDataCnt  --------------------------------
// SVD Line: 1916

//  <rtree> SFDITEM_REG__QSPI_SlvDataCnt
//    <name> SlvDataCnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160064) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_SlvDataCnt >> 0) & 0xFFFFFFFF), ((QSPI_SlvDataCnt = (QSPI_SlvDataCnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_SlvDataCnt_reg_SlvDataCnt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_Config  -------------------------------
// SVD Line: 1933

unsigned int QSPI_Config __AT (0x4016007C);



// ---------------------------  Field Item: QSPI_Config_reg_Config  -------------------------------
// SVD Line: 1942

//  <item> SFDITEM_FIELD__QSPI_Config_reg_Config
//    <name> reg_Config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016007C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Config >> 0) & 0xFFFFFFFF), ((QSPI_Config = (QSPI_Config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_Config  ----------------------------------
// SVD Line: 1933

//  <rtree> SFDITEM_REG__QSPI_Config
//    <name> Config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016007C) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Config >> 0) & 0xFFFFFFFF), ((QSPI_Config = (QSPI_Config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Config_reg_Config </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: QSPI  -------------------------------------
// SVD Line: 1667

//  <view> QSPI
//    <name> QSPI </name>
//    <item> SFDITEM_REG__QSPI_IdRev </item>
//    <item> SFDITEM_REG__QSPI_TransFmt </item>
//    <item> SFDITEM_REG__QSPI_DirectIO </item>
//    <item> SFDITEM_REG__QSPI_TransCtrl </item>
//    <item> SFDITEM_REG__QSPI_Cmd </item>
//    <item> SFDITEM_REG__QSPI_Addr </item>
//    <item> SFDITEM_REG__QSPI_Data </item>
//    <item> SFDITEM_REG__QSPI_Ctrl </item>
//    <item> SFDITEM_REG__QSPI_Status </item>
//    <item> SFDITEM_REG__QSPI_IntrEn </item>
//    <item> SFDITEM_REG__QSPI_IntrSt </item>
//    <item> SFDITEM_REG__QSPI_Timing </item>
//    <item> SFDITEM_REG__QSPI_MemCtrl </item>
//    <item> SFDITEM_REG__QSPI_SlvSt </item>
//    <item> SFDITEM_REG__QSPI_SlvDataCnt </item>
//    <item> SFDITEM_REG__QSPI_Config </item>
//  </view>
//  


// ---------------------------  Register Item Address: APBSPI_IdRev  ------------------------------
// SVD Line: 1963

unsigned int APBSPI_IdRev __AT (0x4000E000);



// ---------------------------  Field Item: APBSPI_IdRev_reg_IdRev  -------------------------------
// SVD Line: 1972

//  <item> SFDITEM_FIELD__APBSPI_IdRev_reg_IdRev
//    <name> reg_IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_IdRev >> 0) & 0xFFFFFFFF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_IdRev  ----------------------------------
// SVD Line: 1963

//  <rtree> SFDITEM_REG__APBSPI_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E000) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_IdRev >> 0) & 0xFFFFFFFF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_IdRev_reg_IdRev </item>
//  </rtree>
//  


// -------------------------  Register Item Address: APBSPI_TransFmt  -----------------------------
// SVD Line: 1980

unsigned int APBSPI_TransFmt __AT (0x4000E010);



// ------------------------  Field Item: APBSPI_TransFmt_reg_TransFmt  ----------------------------
// SVD Line: 1989

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_reg_TransFmt
//    <name> reg_TransFmt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_TransFmt >> 0) & 0xFFFFFFFF), ((APBSPI_TransFmt = (APBSPI_TransFmt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: APBSPI_TransFmt  --------------------------------
// SVD Line: 1980

//  <rtree> SFDITEM_REG__APBSPI_TransFmt
//    <name> TransFmt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E010) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_TransFmt >> 0) & 0xFFFFFFFF), ((APBSPI_TransFmt = (APBSPI_TransFmt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_reg_TransFmt </item>
//  </rtree>
//  


// -------------------------  Register Item Address: APBSPI_DirectIO  -----------------------------
// SVD Line: 1997

unsigned int APBSPI_DirectIO __AT (0x4000E014);



// ------------------------  Field Item: APBSPI_DirectIO_reg_DirectIO  ----------------------------
// SVD Line: 2006

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_reg_DirectIO
//    <name> reg_DirectIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_DirectIO >> 0) & 0xFFFFFFFF), ((APBSPI_DirectIO = (APBSPI_DirectIO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: APBSPI_DirectIO  --------------------------------
// SVD Line: 1997

//  <rtree> SFDITEM_REG__APBSPI_DirectIO
//    <name> DirectIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E014) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_DirectIO >> 0) & 0xFFFFFFFF), ((APBSPI_DirectIO = (APBSPI_DirectIO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_reg_DirectIO </item>
//  </rtree>
//  


// -------------------------  Register Item Address: APBSPI_TransCtrl  ----------------------------
// SVD Line: 2014

unsigned int APBSPI_TransCtrl __AT (0x4000E020);



// -----------------------  Field Item: APBSPI_TransCtrl_reg_TransCtrl  ---------------------------
// SVD Line: 2023

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_reg_TransCtrl
//    <name> reg_TransCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_TransCtrl >> 0) & 0xFFFFFFFF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: APBSPI_TransCtrl  --------------------------------
// SVD Line: 2014

//  <rtree> SFDITEM_REG__APBSPI_TransCtrl
//    <name> TransCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E020) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_TransCtrl >> 0) & 0xFFFFFFFF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_reg_TransCtrl </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: APBSPI_Cmd  -------------------------------
// SVD Line: 2031

unsigned int APBSPI_Cmd __AT (0x4000E024);



// -----------------------------  Field Item: APBSPI_Cmd_reg_Cmd  ---------------------------------
// SVD Line: 2040

//  <item> SFDITEM_FIELD__APBSPI_Cmd_reg_Cmd
//    <name> reg_Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Cmd >> 0) & 0xFFFFFFFF), ((APBSPI_Cmd = (APBSPI_Cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Cmd  -----------------------------------
// SVD Line: 2031

//  <rtree> SFDITEM_REG__APBSPI_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E024) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Cmd >> 0) & 0xFFFFFFFF), ((APBSPI_Cmd = (APBSPI_Cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Cmd_reg_Cmd </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_Addr  -------------------------------
// SVD Line: 2048

unsigned int APBSPI_Addr __AT (0x4000E028);



// ----------------------------  Field Item: APBSPI_Addr_reg_Addr  --------------------------------
// SVD Line: 2057

//  <item> SFDITEM_FIELD__APBSPI_Addr_reg_Addr
//    <name> reg_Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Addr >> 0) & 0xFFFFFFFF), ((APBSPI_Addr = (APBSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Addr  ----------------------------------
// SVD Line: 2048

//  <rtree> SFDITEM_REG__APBSPI_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E028) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Addr >> 0) & 0xFFFFFFFF), ((APBSPI_Addr = (APBSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Addr_reg_Addr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_Data  -------------------------------
// SVD Line: 2065

unsigned int APBSPI_Data __AT (0x4000E02C);



// ----------------------------  Field Item: APBSPI_Data_reg_Data  --------------------------------
// SVD Line: 2074

//  <item> SFDITEM_FIELD__APBSPI_Data_reg_Data
//    <name> reg_Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E02C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Data >> 0) & 0xFFFFFFFF), ((APBSPI_Data = (APBSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Data  ----------------------------------
// SVD Line: 2065

//  <rtree> SFDITEM_REG__APBSPI_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E02C) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Data >> 0) & 0xFFFFFFFF), ((APBSPI_Data = (APBSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Data_reg_Data </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_Ctrl  -------------------------------
// SVD Line: 2082

unsigned int APBSPI_Ctrl __AT (0x4000E030);



// ----------------------------  Field Item: APBSPI_Ctrl_reg_Ctrl  --------------------------------
// SVD Line: 2091

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_reg_Ctrl
//    <name> reg_Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Ctrl >> 0) & 0xFFFFFFFF), ((APBSPI_Ctrl = (APBSPI_Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Ctrl  ----------------------------------
// SVD Line: 2082

//  <rtree> SFDITEM_REG__APBSPI_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E030) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Ctrl >> 0) & 0xFFFFFFFF), ((APBSPI_Ctrl = (APBSPI_Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_reg_Ctrl </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_Status  ------------------------------
// SVD Line: 2099

unsigned int APBSPI_Status __AT (0x4000E034);



// --------------------------  Field Item: APBSPI_Status_reg_Status  ------------------------------
// SVD Line: 2108

//  <item> SFDITEM_FIELD__APBSPI_Status_reg_Status
//    <name> reg_Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Status >> 0) & 0xFFFFFFFF), ((APBSPI_Status = (APBSPI_Status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_Status  ---------------------------------
// SVD Line: 2099

//  <rtree> SFDITEM_REG__APBSPI_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E034) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Status >> 0) & 0xFFFFFFFF), ((APBSPI_Status = (APBSPI_Status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Status_reg_Status </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_IntrEn  ------------------------------
// SVD Line: 2116

unsigned int APBSPI_IntrEn __AT (0x4000E038);



// --------------------------  Field Item: APBSPI_IntrEn_reg_IntrEn  ------------------------------
// SVD Line: 2125

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_reg_IntrEn
//    <name> reg_IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_IntrEn >> 0) & 0xFFFFFFFF), ((APBSPI_IntrEn = (APBSPI_IntrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_IntrEn  ---------------------------------
// SVD Line: 2116

//  <rtree> SFDITEM_REG__APBSPI_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E038) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_IntrEn >> 0) & 0xFFFFFFFF), ((APBSPI_IntrEn = (APBSPI_IntrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_reg_IntrEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_IntrSt  ------------------------------
// SVD Line: 2133

unsigned int APBSPI_IntrSt __AT (0x4000E03C);



// --------------------------  Field Item: APBSPI_IntrSt_reg_IntrSt  ------------------------------
// SVD Line: 2142

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_reg_IntrSt
//    <name> reg_IntrSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E03C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_IntrSt >> 0) & 0xFFFFFFFF), ((APBSPI_IntrSt = (APBSPI_IntrSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_IntrSt  ---------------------------------
// SVD Line: 2133

//  <rtree> SFDITEM_REG__APBSPI_IntrSt
//    <name> IntrSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E03C) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_IntrSt >> 0) & 0xFFFFFFFF), ((APBSPI_IntrSt = (APBSPI_IntrSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_reg_IntrSt </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_Timing  ------------------------------
// SVD Line: 2150

unsigned int APBSPI_Timing __AT (0x4000E040);



// --------------------------  Field Item: APBSPI_Timing_reg_Timing  ------------------------------
// SVD Line: 2159

//  <item> SFDITEM_FIELD__APBSPI_Timing_reg_Timing
//    <name> reg_Timing </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Timing >> 0) & 0xFFFFFFFF), ((APBSPI_Timing = (APBSPI_Timing & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_Timing  ---------------------------------
// SVD Line: 2150

//  <rtree> SFDITEM_REG__APBSPI_Timing
//    <name> Timing </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E040) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Timing >> 0) & 0xFFFFFFFF), ((APBSPI_Timing = (APBSPI_Timing & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Timing_reg_Timing </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_MemCtrl  -----------------------------
// SVD Line: 2167

unsigned int APBSPI_MemCtrl __AT (0x4000E050);



// -------------------------  Field Item: APBSPI_MemCtrl_reg_MemCtrl  -----------------------------
// SVD Line: 2176

//  <item> SFDITEM_FIELD__APBSPI_MemCtrl_reg_MemCtrl
//    <name> reg_MemCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_MemCtrl >> 0) & 0xFFFFFFFF), ((APBSPI_MemCtrl = (APBSPI_MemCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: APBSPI_MemCtrl  ---------------------------------
// SVD Line: 2167

//  <rtree> SFDITEM_REG__APBSPI_MemCtrl
//    <name> MemCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E050) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_MemCtrl >> 0) & 0xFFFFFFFF), ((APBSPI_MemCtrl = (APBSPI_MemCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_MemCtrl_reg_MemCtrl </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_SlvSt  ------------------------------
// SVD Line: 2184

unsigned int APBSPI_SlvSt __AT (0x4000E060);



// ---------------------------  Field Item: APBSPI_SlvSt_reg_SlvSt  -------------------------------
// SVD Line: 2193

//  <item> SFDITEM_FIELD__APBSPI_SlvSt_reg_SlvSt
//    <name> reg_SlvSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E060) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_SlvSt >> 0) & 0xFFFFFFFF), ((APBSPI_SlvSt = (APBSPI_SlvSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_SlvSt  ----------------------------------
// SVD Line: 2184

//  <rtree> SFDITEM_REG__APBSPI_SlvSt
//    <name> SlvSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E060) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_SlvSt >> 0) & 0xFFFFFFFF), ((APBSPI_SlvSt = (APBSPI_SlvSt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_SlvSt_reg_SlvSt </item>
//  </rtree>
//  


// ------------------------  Register Item Address: APBSPI_SlvDataCnt  ----------------------------
// SVD Line: 2201

unsigned int APBSPI_SlvDataCnt __AT (0x4000E064);



// ----------------------  Field Item: APBSPI_SlvDataCnt_reg_SlvDataCnt  --------------------------
// SVD Line: 2210

//  <item> SFDITEM_FIELD__APBSPI_SlvDataCnt_reg_SlvDataCnt
//    <name> reg_SlvDataCnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_SlvDataCnt >> 0) & 0xFFFFFFFF), ((APBSPI_SlvDataCnt = (APBSPI_SlvDataCnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: APBSPI_SlvDataCnt  -------------------------------
// SVD Line: 2201

//  <rtree> SFDITEM_REG__APBSPI_SlvDataCnt
//    <name> SlvDataCnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E064) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_SlvDataCnt >> 0) & 0xFFFFFFFF), ((APBSPI_SlvDataCnt = (APBSPI_SlvDataCnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_SlvDataCnt_reg_SlvDataCnt </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_Config  ------------------------------
// SVD Line: 2218

unsigned int APBSPI_Config __AT (0x4000E07C);



// --------------------------  Field Item: APBSPI_Config_reg_Config  ------------------------------
// SVD Line: 2227

//  <item> SFDITEM_FIELD__APBSPI_Config_reg_Config
//    <name> reg_Config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E07C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Config >> 0) & 0xFFFFFFFF), ((APBSPI_Config = (APBSPI_Config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_Config  ---------------------------------
// SVD Line: 2218

//  <rtree> SFDITEM_REG__APBSPI_Config
//    <name> Config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E07C) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Config >> 0) & 0xFFFFFFFF), ((APBSPI_Config = (APBSPI_Config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Config_reg_Config </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: APBSPI  ------------------------------------
// SVD Line: 1952

//  <view> APBSPI
//    <name> APBSPI </name>
//    <item> SFDITEM_REG__APBSPI_IdRev </item>
//    <item> SFDITEM_REG__APBSPI_TransFmt </item>
//    <item> SFDITEM_REG__APBSPI_DirectIO </item>
//    <item> SFDITEM_REG__APBSPI_TransCtrl </item>
//    <item> SFDITEM_REG__APBSPI_Cmd </item>
//    <item> SFDITEM_REG__APBSPI_Addr </item>
//    <item> SFDITEM_REG__APBSPI_Data </item>
//    <item> SFDITEM_REG__APBSPI_Ctrl </item>
//    <item> SFDITEM_REG__APBSPI_Status </item>
//    <item> SFDITEM_REG__APBSPI_IntrEn </item>
//    <item> SFDITEM_REG__APBSPI_IntrSt </item>
//    <item> SFDITEM_REG__APBSPI_Timing </item>
//    <item> SFDITEM_REG__APBSPI_MemCtrl </item>
//    <item> SFDITEM_REG__APBSPI_SlvSt </item>
//    <item> SFDITEM_REG__APBSPI_SlvDataCnt </item>
//    <item> SFDITEM_REG__APBSPI_Config </item>
//  </view>
//  


// -----------------------  Register Item Address: I2S_I2S_MODE_CONFIG  ---------------------------
// SVD Line: 2248

unsigned int I2S_I2S_MODE_CONFIG __AT (0x40010000);



// -------------------  Field Item: I2S_I2S_MODE_CONFIG_reg_I2S_MODE_CONFIG  ----------------------
// SVD Line: 2257

//  <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_reg_I2S_MODE_CONFIG
//    <name> reg_I2S_MODE_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_MODE_CONFIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_MODE_CONFIG = (I2S_I2S_MODE_CONFIG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: I2S_I2S_MODE_CONFIG  ------------------------------
// SVD Line: 2248

//  <rtree> SFDITEM_REG__I2S_I2S_MODE_CONFIG
//    <name> I2S_MODE_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_MODE_CONFIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_MODE_CONFIG = (I2S_I2S_MODE_CONFIG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_reg_I2S_MODE_CONFIG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: I2S_I2S_CLK_DIV  -----------------------------
// SVD Line: 2265

unsigned int I2S_I2S_CLK_DIV __AT (0x40010004);



// -----------------------  Field Item: I2S_I2S_CLK_DIV_reg_I2S_CLK_DIV  --------------------------
// SVD Line: 2274

//  <item> SFDITEM_FIELD__I2S_I2S_CLK_DIV_reg_I2S_CLK_DIV
//    <name> reg_I2S_CLK_DIV </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_CLK_DIV >> 0) & 0xFFFFFFFF), ((I2S_I2S_CLK_DIV = (I2S_I2S_CLK_DIV & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: I2S_I2S_CLK_DIV  --------------------------------
// SVD Line: 2265

//  <rtree> SFDITEM_REG__I2S_I2S_CLK_DIV
//    <name> I2S_CLK_DIV </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_CLK_DIV >> 0) & 0xFFFFFFFF), ((I2S_I2S_CLK_DIV = (I2S_I2S_CLK_DIV & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_CLK_DIV_reg_I2S_CLK_DIV </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S_I2S_CONFIG  -----------------------------
// SVD Line: 2282

unsigned int I2S_I2S_CONFIG __AT (0x40010008);



// ------------------------  Field Item: I2S_I2S_CONFIG_reg_I2S_CONFIG  ---------------------------
// SVD Line: 2291

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_reg_I2S_CONFIG
//    <name> reg_I2S_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_CONFIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_CONFIG = (I2S_I2S_CONFIG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: I2S_I2S_CONFIG  ---------------------------------
// SVD Line: 2282

//  <rtree> SFDITEM_REG__I2S_I2S_CONFIG
//    <name> I2S_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_CONFIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_CONFIG = (I2S_I2S_CONFIG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_reg_I2S_CONFIG </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S_I2S_TX  -------------------------------
// SVD Line: 2299

unsigned int I2S_I2S_TX __AT (0x4001000C);



// ----------------------------  Field Item: I2S_I2S_TX_reg_I2S_TX  -------------------------------
// SVD Line: 2308

//  <item> SFDITEM_FIELD__I2S_I2S_TX_reg_I2S_TX
//    <name> reg_I2S_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_TX >> 0) & 0xFFFFFFFF), ((I2S_I2S_TX = (I2S_I2S_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2S_I2S_TX  -----------------------------------
// SVD Line: 2299

//  <rtree> SFDITEM_REG__I2S_I2S_TX
//    <name> I2S_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_TX >> 0) & 0xFFFFFFFF), ((I2S_I2S_TX = (I2S_I2S_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_TX_reg_I2S_TX </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S_I2S_RX  -------------------------------
// SVD Line: 2316

unsigned int I2S_I2S_RX __AT (0x40010010);



// ----------------------------  Field Item: I2S_I2S_RX_reg_I2S_RX  -------------------------------
// SVD Line: 2325

//  <item> SFDITEM_FIELD__I2S_I2S_RX_reg_I2S_RX
//    <name> reg_I2S_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_RX >> 0) & 0xFFFFFFFF), ((I2S_I2S_RX = (I2S_I2S_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2S_I2S_RX  -----------------------------------
// SVD Line: 2316

//  <rtree> SFDITEM_REG__I2S_I2S_RX
//    <name> I2S_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_RX >> 0) & 0xFFFFFFFF), ((I2S_I2S_RX = (I2S_I2S_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_RX_reg_I2S_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2S_I2S_TRIG  ------------------------------
// SVD Line: 2333

unsigned int I2S_I2S_TRIG __AT (0x40010014);



// --------------------------  Field Item: I2S_I2S_TRIG_reg_I2S_TRIG  -----------------------------
// SVD Line: 2342

//  <item> SFDITEM_FIELD__I2S_I2S_TRIG_reg_I2S_TRIG
//    <name> reg_I2S_TRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_TRIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_TRIG = (I2S_I2S_TRIG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2S_I2S_TRIG  ----------------------------------
// SVD Line: 2333

//  <rtree> SFDITEM_REG__I2S_I2S_TRIG
//    <name> I2S_TRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010014) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_TRIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_TRIG = (I2S_I2S_TRIG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_TRIG_reg_I2S_TRIG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S_I2S_STATUS  -----------------------------
// SVD Line: 2350

unsigned int I2S_I2S_STATUS __AT (0x40010018);



// ------------------------  Field Item: I2S_I2S_STATUS_reg_I2S_STATUS  ---------------------------
// SVD Line: 2359

//  <item> SFDITEM_FIELD__I2S_I2S_STATUS_reg_I2S_STATUS
//    <name> reg_I2S_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_STATUS >> 0) & 0xFFFFFFFF), ((I2S_I2S_STATUS = (I2S_I2S_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: I2S_I2S_STATUS  ---------------------------------
// SVD Line: 2350

//  <rtree> SFDITEM_REG__I2S_I2S_STATUS
//    <name> I2S_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_STATUS >> 0) & 0xFFFFFFFF), ((I2S_I2S_STATUS = (I2S_I2S_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_STATUS_reg_I2S_STATUS </item>
//  </rtree>
//  


// -----------------------  Register Item Address: I2S_I2S_FIFO_STATUS  ---------------------------
// SVD Line: 2367

unsigned int I2S_I2S_FIFO_STATUS __AT (0x4001001C);



// -------------------  Field Item: I2S_I2S_FIFO_STATUS_reg_I2S_FIFO_STATUS  ----------------------
// SVD Line: 2376

//  <item> SFDITEM_FIELD__I2S_I2S_FIFO_STATUS_reg_I2S_FIFO_STATUS
//    <name> reg_I2S_FIFO_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_FIFO_STATUS >> 0) & 0xFFFFFFFF), ((I2S_I2S_FIFO_STATUS = (I2S_I2S_FIFO_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: I2S_I2S_FIFO_STATUS  ------------------------------
// SVD Line: 2367

//  <rtree> SFDITEM_REG__I2S_I2S_FIFO_STATUS
//    <name> I2S_FIFO_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_FIFO_STATUS >> 0) & 0xFFFFFFFF), ((I2S_I2S_FIFO_STATUS = (I2S_I2S_FIFO_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_FIFO_STATUS_reg_I2S_FIFO_STATUS </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2S  --------------------------------------
// SVD Line: 2237

//  <view> I2S
//    <name> I2S </name>
//    <item> SFDITEM_REG__I2S_I2S_MODE_CONFIG </item>
//    <item> SFDITEM_REG__I2S_I2S_CLK_DIV </item>
//    <item> SFDITEM_REG__I2S_I2S_CONFIG </item>
//    <item> SFDITEM_REG__I2S_I2S_TX </item>
//    <item> SFDITEM_REG__I2S_I2S_RX </item>
//    <item> SFDITEM_REG__I2S_I2S_TRIG </item>
//    <item> SFDITEM_REG__I2S_I2S_STATUS </item>
//    <item> SFDITEM_REG__I2S_I2S_FIFO_STATUS </item>
//  </view>
//  


// ---------------------------  Register Item Address: UART0_UARTDR  ------------------------------
// SVD Line: 2397

unsigned int UART0_UARTDR __AT (0x40011000);



// ---------------------------  Field Item: UART0_UARTDR_reg_UARTDR  ------------------------------
// SVD Line: 2406

//  <item> SFDITEM_FIELD__UART0_UARTDR_reg_UARTDR
//    <name> reg_UARTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTDR >> 0) & 0xFFFFFFFF), ((UART0_UARTDR = (UART0_UARTDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTDR  ----------------------------------
// SVD Line: 2397

//  <rtree> SFDITEM_REG__UART0_UARTDR
//    <name> UARTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011000) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTDR >> 0) & 0xFFFFFFFF), ((UART0_UARTDR = (UART0_UARTDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTDR_reg_UARTDR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: UART0_UARTRSR_UARTECR  --------------------------
// SVD Line: 2414

unsigned int UART0_UARTRSR_UARTECR __AT (0x40011004);



// ------------------  Field Item: UART0_UARTRSR_UARTECR_reg_UARTRSR_UARTECR  ---------------------
// SVD Line: 2423

//  <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_reg_UARTRSR_UARTECR
//    <name> reg_UARTRSR_UARTECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTRSR_UARTECR >> 0) & 0xFFFFFFFF), ((UART0_UARTRSR_UARTECR = (UART0_UARTRSR_UARTECR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: UART0_UARTRSR_UARTECR  -----------------------------
// SVD Line: 2414

//  <rtree> SFDITEM_REG__UART0_UARTRSR_UARTECR
//    <name> UARTRSR_UARTECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011004) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTRSR_UARTECR >> 0) & 0xFFFFFFFF), ((UART0_UARTRSR_UARTECR = (UART0_UARTRSR_UARTECR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_reg_UARTRSR_UARTECR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_UARTFR  ------------------------------
// SVD Line: 2431

unsigned int UART0_UARTFR __AT (0x40011018);



// ---------------------------  Field Item: UART0_UARTFR_reg_UARTFR  ------------------------------
// SVD Line: 2440

//  <item> SFDITEM_FIELD__UART0_UARTFR_reg_UARTFR
//    <name> reg_UARTFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTFR >> 0) & 0xFFFFFFFF), ((UART0_UARTFR = (UART0_UARTFR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTFR  ----------------------------------
// SVD Line: 2431

//  <rtree> SFDITEM_REG__UART0_UARTFR
//    <name> UARTFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011018) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTFR >> 0) & 0xFFFFFFFF), ((UART0_UARTFR = (UART0_UARTFR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTFR_reg_UARTFR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTILPR  -----------------------------
// SVD Line: 2448

unsigned int UART0_UARTILPR __AT (0x40011020);



// -------------------------  Field Item: UART0_UARTILPR_reg_UARTILPR  ----------------------------
// SVD Line: 2457

//  <item> SFDITEM_FIELD__UART0_UARTILPR_reg_UARTILPR
//    <name> reg_UARTILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTILPR >> 0) & 0xFFFFFFFF), ((UART0_UARTILPR = (UART0_UARTILPR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTILPR  ---------------------------------
// SVD Line: 2448

//  <rtree> SFDITEM_REG__UART0_UARTILPR
//    <name> UARTILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011020) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTILPR >> 0) & 0xFFFFFFFF), ((UART0_UARTILPR = (UART0_UARTILPR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTILPR_reg_UARTILPR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTIBRD  -----------------------------
// SVD Line: 2465

unsigned int UART0_UARTIBRD __AT (0x40011024);



// -------------------------  Field Item: UART0_UARTIBRD_reg_UARTIBRD  ----------------------------
// SVD Line: 2474

//  <item> SFDITEM_FIELD__UART0_UARTIBRD_reg_UARTIBRD
//    <name> reg_UARTIBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTIBRD >> 0) & 0xFFFFFFFF), ((UART0_UARTIBRD = (UART0_UARTIBRD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTIBRD  ---------------------------------
// SVD Line: 2465

//  <rtree> SFDITEM_REG__UART0_UARTIBRD
//    <name> UARTIBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011024) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTIBRD >> 0) & 0xFFFFFFFF), ((UART0_UARTIBRD = (UART0_UARTIBRD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTIBRD_reg_UARTIBRD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTFBRD  -----------------------------
// SVD Line: 2482

unsigned int UART0_UARTFBRD __AT (0x40011028);



// -------------------------  Field Item: UART0_UARTFBRD_reg_UARTFBRD  ----------------------------
// SVD Line: 2491

//  <item> SFDITEM_FIELD__UART0_UARTFBRD_reg_UARTFBRD
//    <name> reg_UARTFBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTFBRD >> 0) & 0xFFFFFFFF), ((UART0_UARTFBRD = (UART0_UARTFBRD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTFBRD  ---------------------------------
// SVD Line: 2482

//  <rtree> SFDITEM_REG__UART0_UARTFBRD
//    <name> UARTFBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011028) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTFBRD >> 0) & 0xFFFFFFFF), ((UART0_UARTFBRD = (UART0_UARTFBRD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTFBRD_reg_UARTFBRD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART0_UARTLCR_H  -----------------------------
// SVD Line: 2499

unsigned int UART0_UARTLCR_H __AT (0x4001102C);



// ------------------------  Field Item: UART0_UARTLCR_H_reg_UARTLCR_H  ---------------------------
// SVD Line: 2508

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_reg_UARTLCR_H
//    <name> reg_UARTLCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001102C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTLCR_H >> 0) & 0xFFFFFFFF), ((UART0_UARTLCR_H = (UART0_UARTLCR_H & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTLCR_H  --------------------------------
// SVD Line: 2499

//  <rtree> SFDITEM_REG__UART0_UARTLCR_H
//    <name> UARTLCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001102C) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTLCR_H >> 0) & 0xFFFFFFFF), ((UART0_UARTLCR_H = (UART0_UARTLCR_H & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_reg_UARTLCR_H </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_UARTCR  ------------------------------
// SVD Line: 2516

unsigned int UART0_UARTCR __AT (0x40011030);



// ---------------------------  Field Item: UART0_UARTCR_reg_UARTCR  ------------------------------
// SVD Line: 2525

//  <item> SFDITEM_FIELD__UART0_UARTCR_reg_UARTCR
//    <name> reg_UARTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTCR >> 0) & 0xFFFFFFFF), ((UART0_UARTCR = (UART0_UARTCR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTCR  ----------------------------------
// SVD Line: 2516

//  <rtree> SFDITEM_REG__UART0_UARTCR
//    <name> UARTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011030) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTCR >> 0) & 0xFFFFFFFF), ((UART0_UARTCR = (UART0_UARTCR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTCR_reg_UARTCR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTIFLS  -----------------------------
// SVD Line: 2533

unsigned int UART0_UARTIFLS __AT (0x40011034);



// -------------------------  Field Item: UART0_UARTIFLS_reg_UARTIFLS  ----------------------------
// SVD Line: 2542

//  <item> SFDITEM_FIELD__UART0_UARTIFLS_reg_UARTIFLS
//    <name> reg_UARTIFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTIFLS >> 0) & 0xFFFFFFFF), ((UART0_UARTIFLS = (UART0_UARTIFLS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTIFLS  ---------------------------------
// SVD Line: 2533

//  <rtree> SFDITEM_REG__UART0_UARTIFLS
//    <name> UARTIFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011034) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTIFLS >> 0) & 0xFFFFFFFF), ((UART0_UARTIFLS = (UART0_UARTIFLS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTIFLS_reg_UARTIFLS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTIMSC  -----------------------------
// SVD Line: 2550

unsigned int UART0_UARTIMSC __AT (0x40011038);



// -------------------------  Field Item: UART0_UARTIMSC_reg_UARTIMSC  ----------------------------
// SVD Line: 2559

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_reg_UARTIMSC
//    <name> reg_UARTIMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTIMSC >> 0) & 0xFFFFFFFF), ((UART0_UARTIMSC = (UART0_UARTIMSC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTIMSC  ---------------------------------
// SVD Line: 2550

//  <rtree> SFDITEM_REG__UART0_UARTIMSC
//    <name> UARTIMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011038) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTIMSC >> 0) & 0xFFFFFFFF), ((UART0_UARTIMSC = (UART0_UARTIMSC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_reg_UARTIMSC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTRIS  ------------------------------
// SVD Line: 2567

unsigned int UART0_UARTRIS __AT (0x4001103C);



// --------------------------  Field Item: UART0_UARTRIS_reg_UARTRIS  -----------------------------
// SVD Line: 2576

//  <item> SFDITEM_FIELD__UART0_UARTRIS_reg_UARTRIS
//    <name> reg_UARTRIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001103C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTRIS >> 0) & 0xFFFFFFFF), ((UART0_UARTRIS = (UART0_UARTRIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTRIS  ---------------------------------
// SVD Line: 2567

//  <rtree> SFDITEM_REG__UART0_UARTRIS
//    <name> UARTRIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001103C) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTRIS >> 0) & 0xFFFFFFFF), ((UART0_UARTRIS = (UART0_UARTRIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_reg_UARTRIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTMIS  ------------------------------
// SVD Line: 2584

unsigned int UART0_UARTMIS __AT (0x40011040);



// --------------------------  Field Item: UART0_UARTMIS_reg_UARTMIS  -----------------------------
// SVD Line: 2593

//  <item> SFDITEM_FIELD__UART0_UARTMIS_reg_UARTMIS
//    <name> reg_UARTMIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTMIS >> 0) & 0xFFFFFFFF), ((UART0_UARTMIS = (UART0_UARTMIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTMIS  ---------------------------------
// SVD Line: 2584

//  <rtree> SFDITEM_REG__UART0_UARTMIS
//    <name> UARTMIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011040) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTMIS >> 0) & 0xFFFFFFFF), ((UART0_UARTMIS = (UART0_UARTMIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_reg_UARTMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTICR  ------------------------------
// SVD Line: 2601

unsigned int UART0_UARTICR __AT (0x40011044);



// --------------------------  Field Item: UART0_UARTICR_reg_UARTICR  -----------------------------
// SVD Line: 2610

//  <item> SFDITEM_FIELD__UART0_UARTICR_reg_UARTICR
//    <name> reg_UARTICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTICR >> 0) & 0xFFFFFFFF), ((UART0_UARTICR = (UART0_UARTICR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTICR  ---------------------------------
// SVD Line: 2601

//  <rtree> SFDITEM_REG__UART0_UARTICR
//    <name> UARTICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011044) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTICR >> 0) & 0xFFFFFFFF), ((UART0_UARTICR = (UART0_UARTICR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTICR_reg_UARTICR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART0_UARTDMACR  -----------------------------
// SVD Line: 2618

unsigned int UART0_UARTDMACR __AT (0x40011048);



// ------------------------  Field Item: UART0_UARTDMACR_reg_UARTDMACR  ---------------------------
// SVD Line: 2627

//  <item> SFDITEM_FIELD__UART0_UARTDMACR_reg_UARTDMACR
//    <name> reg_UARTDMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTDMACR >> 0) & 0xFFFFFFFF), ((UART0_UARTDMACR = (UART0_UARTDMACR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTDMACR  --------------------------------
// SVD Line: 2618

//  <rtree> SFDITEM_REG__UART0_UARTDMACR
//    <name> UARTDMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011048) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTDMACR >> 0) & 0xFFFFFFFF), ((UART0_UARTDMACR = (UART0_UARTDMACR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTDMACR_reg_UARTDMACR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID0  ---------------------------
// SVD Line: 2635

unsigned int UART0_UARTPeriphID0 __AT (0x40011FE0);



// --------------------  Field Item: UART0_UARTPeriphID0_reg_UARTPeriphID0  -----------------------
// SVD Line: 2644

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID0_reg_UARTPeriphID0
//    <name> reg_UARTPeriphID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTPeriphID0 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID0 = (UART0_UARTPeriphID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID0  ------------------------------
// SVD Line: 2635

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID0
//    <name> UARTPeriphID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE0) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID0 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID0 = (UART0_UARTPeriphID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID0_reg_UARTPeriphID0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID1  ---------------------------
// SVD Line: 2652

unsigned int UART0_UARTPeriphID1 __AT (0x40011FE4);



// --------------------  Field Item: UART0_UARTPeriphID1_reg_UARTPeriphID1  -----------------------
// SVD Line: 2661

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID1_reg_UARTPeriphID1
//    <name> reg_UARTPeriphID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTPeriphID1 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID1 = (UART0_UARTPeriphID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID1  ------------------------------
// SVD Line: 2652

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID1
//    <name> UARTPeriphID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE4) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID1 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID1 = (UART0_UARTPeriphID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID1_reg_UARTPeriphID1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID2  ---------------------------
// SVD Line: 2669

unsigned int UART0_UARTPeriphID2 __AT (0x40011FE8);



// --------------------  Field Item: UART0_UARTPeriphID2_reg_UARTPeriphID2  -----------------------
// SVD Line: 2678

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID2_reg_UARTPeriphID2
//    <name> reg_UARTPeriphID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTPeriphID2 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID2 = (UART0_UARTPeriphID2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID2  ------------------------------
// SVD Line: 2669

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID2
//    <name> UARTPeriphID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE8) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID2 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID2 = (UART0_UARTPeriphID2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID2_reg_UARTPeriphID2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID3  ---------------------------
// SVD Line: 2686

unsigned int UART0_UARTPeriphID3 __AT (0x40011FEC);



// --------------------  Field Item: UART0_UARTPeriphID3_reg_UARTPeriphID3  -----------------------
// SVD Line: 2695

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID3_reg_UARTPeriphID3
//    <name> reg_UARTPeriphID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FEC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTPeriphID3 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID3 = (UART0_UARTPeriphID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID3  ------------------------------
// SVD Line: 2686

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID3
//    <name> UARTPeriphID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FEC) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID3 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID3 = (UART0_UARTPeriphID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID3_reg_UARTPeriphID3 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellID0  ---------------------------
// SVD Line: 2703

unsigned int UART0_UARTPCellID0 __AT (0x40011FF0);



// ---------------------  Field Item: UART0_UARTPCellID0_reg_UARTPCellID0  ------------------------
// SVD Line: 2712

//  <item> SFDITEM_FIELD__UART0_UARTPCellID0_reg_UARTPCellID0
//    <name> reg_UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTPCellID0 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID0 = (UART0_UARTPCellID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPCellID0  -------------------------------
// SVD Line: 2703

//  <rtree> SFDITEM_REG__UART0_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF0) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellID0 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID0 = (UART0_UARTPCellID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellID0_reg_UARTPCellID0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellID1  ---------------------------
// SVD Line: 2720

unsigned int UART0_UARTPCellID1 __AT (0x40011FF4);



// ---------------------  Field Item: UART0_UARTPCellID1_reg_UARTPCellID1  ------------------------
// SVD Line: 2729

//  <item> SFDITEM_FIELD__UART0_UARTPCellID1_reg_UARTPCellID1
//    <name> reg_UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTPCellID1 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID1 = (UART0_UARTPCellID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPCellID1  -------------------------------
// SVD Line: 2720

//  <rtree> SFDITEM_REG__UART0_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF4) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellID1 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID1 = (UART0_UARTPCellID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellID1_reg_UARTPCellID1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellD2  ----------------------------
// SVD Line: 2737

unsigned int UART0_UARTPCellD2 __AT (0x40011FF8);



// ----------------------  Field Item: UART0_UARTPCellD2_reg_UARTPCellD2  -------------------------
// SVD Line: 2746

//  <item> SFDITEM_FIELD__UART0_UARTPCellD2_reg_UARTPCellD2
//    <name> reg_UARTPCellD2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTPCellD2 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellD2 = (UART0_UARTPCellD2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: UART0_UARTPCellD2  -------------------------------
// SVD Line: 2737

//  <rtree> SFDITEM_REG__UART0_UARTPCellD2
//    <name> UARTPCellD2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF8) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellD2 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellD2 = (UART0_UARTPCellD2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellD2_reg_UARTPCellD2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellID3  ---------------------------
// SVD Line: 2754

unsigned int UART0_UARTPCellID3 __AT (0x40011FFC);



// ---------------------  Field Item: UART0_UARTPCellID3_reg_UARTPCellID3  ------------------------
// SVD Line: 2763

//  <item> SFDITEM_FIELD__UART0_UARTPCellID3_reg_UARTPCellID3
//    <name> reg_UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FFC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART0_UARTPCellID3 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID3 = (UART0_UARTPCellID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPCellID3  -------------------------------
// SVD Line: 2754

//  <rtree> SFDITEM_REG__UART0_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FFC) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellID3 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID3 = (UART0_UARTPCellID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellID3_reg_UARTPCellID3 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART0  -------------------------------------
// SVD Line: 2386

//  <view> UART0
//    <name> UART0 </name>
//    <item> SFDITEM_REG__UART0_UARTDR </item>
//    <item> SFDITEM_REG__UART0_UARTRSR_UARTECR </item>
//    <item> SFDITEM_REG__UART0_UARTFR </item>
//    <item> SFDITEM_REG__UART0_UARTILPR </item>
//    <item> SFDITEM_REG__UART0_UARTIBRD </item>
//    <item> SFDITEM_REG__UART0_UARTFBRD </item>
//    <item> SFDITEM_REG__UART0_UARTLCR_H </item>
//    <item> SFDITEM_REG__UART0_UARTCR </item>
//    <item> SFDITEM_REG__UART0_UARTIFLS </item>
//    <item> SFDITEM_REG__UART0_UARTIMSC </item>
//    <item> SFDITEM_REG__UART0_UARTRIS </item>
//    <item> SFDITEM_REG__UART0_UARTMIS </item>
//    <item> SFDITEM_REG__UART0_UARTICR </item>
//    <item> SFDITEM_REG__UART0_UARTDMACR </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID0 </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID1 </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID2 </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID3 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellID0 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellID1 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellD2 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellID3 </item>
//  </view>
//  


// ---------------------------  Register Item Address: UART1_UARTDR  ------------------------------
// SVD Line: 2784

unsigned int UART1_UARTDR __AT (0x40012000);



// ---------------------------  Field Item: UART1_UARTDR_reg_UARTDR  ------------------------------
// SVD Line: 2793

//  <item> SFDITEM_FIELD__UART1_UARTDR_reg_UARTDR
//    <name> reg_UARTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTDR >> 0) & 0xFFFFFFFF), ((UART1_UARTDR = (UART1_UARTDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTDR  ----------------------------------
// SVD Line: 2784

//  <rtree> SFDITEM_REG__UART1_UARTDR
//    <name> UARTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012000) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTDR >> 0) & 0xFFFFFFFF), ((UART1_UARTDR = (UART1_UARTDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTDR_reg_UARTDR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: UART1_UARTRSR_UARTECR  --------------------------
// SVD Line: 2801

unsigned int UART1_UARTRSR_UARTECR __AT (0x40012004);



// ------------------  Field Item: UART1_UARTRSR_UARTECR_reg_UARTRSR_UARTECR  ---------------------
// SVD Line: 2810

//  <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_reg_UARTRSR_UARTECR
//    <name> reg_UARTRSR_UARTECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTRSR_UARTECR >> 0) & 0xFFFFFFFF), ((UART1_UARTRSR_UARTECR = (UART1_UARTRSR_UARTECR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: UART1_UARTRSR_UARTECR  -----------------------------
// SVD Line: 2801

//  <rtree> SFDITEM_REG__UART1_UARTRSR_UARTECR
//    <name> UARTRSR_UARTECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012004) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTRSR_UARTECR >> 0) & 0xFFFFFFFF), ((UART1_UARTRSR_UARTECR = (UART1_UARTRSR_UARTECR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_reg_UARTRSR_UARTECR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_UARTFR  ------------------------------
// SVD Line: 2818

unsigned int UART1_UARTFR __AT (0x40012018);



// ---------------------------  Field Item: UART1_UARTFR_reg_UARTFR  ------------------------------
// SVD Line: 2827

//  <item> SFDITEM_FIELD__UART1_UARTFR_reg_UARTFR
//    <name> reg_UARTFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTFR >> 0) & 0xFFFFFFFF), ((UART1_UARTFR = (UART1_UARTFR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTFR  ----------------------------------
// SVD Line: 2818

//  <rtree> SFDITEM_REG__UART1_UARTFR
//    <name> UARTFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012018) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTFR >> 0) & 0xFFFFFFFF), ((UART1_UARTFR = (UART1_UARTFR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTFR_reg_UARTFR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTILPR  -----------------------------
// SVD Line: 2835

unsigned int UART1_UARTILPR __AT (0x40012020);



// -------------------------  Field Item: UART1_UARTILPR_reg_UARTILPR  ----------------------------
// SVD Line: 2844

//  <item> SFDITEM_FIELD__UART1_UARTILPR_reg_UARTILPR
//    <name> reg_UARTILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTILPR >> 0) & 0xFFFFFFFF), ((UART1_UARTILPR = (UART1_UARTILPR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTILPR  ---------------------------------
// SVD Line: 2835

//  <rtree> SFDITEM_REG__UART1_UARTILPR
//    <name> UARTILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012020) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTILPR >> 0) & 0xFFFFFFFF), ((UART1_UARTILPR = (UART1_UARTILPR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTILPR_reg_UARTILPR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTIBRD  -----------------------------
// SVD Line: 2852

unsigned int UART1_UARTIBRD __AT (0x40012024);



// -------------------------  Field Item: UART1_UARTIBRD_reg_UARTIBRD  ----------------------------
// SVD Line: 2861

//  <item> SFDITEM_FIELD__UART1_UARTIBRD_reg_UARTIBRD
//    <name> reg_UARTIBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTIBRD >> 0) & 0xFFFFFFFF), ((UART1_UARTIBRD = (UART1_UARTIBRD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTIBRD  ---------------------------------
// SVD Line: 2852

//  <rtree> SFDITEM_REG__UART1_UARTIBRD
//    <name> UARTIBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012024) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTIBRD >> 0) & 0xFFFFFFFF), ((UART1_UARTIBRD = (UART1_UARTIBRD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTIBRD_reg_UARTIBRD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTFBRD  -----------------------------
// SVD Line: 2869

unsigned int UART1_UARTFBRD __AT (0x40012028);



// -------------------------  Field Item: UART1_UARTFBRD_reg_UARTFBRD  ----------------------------
// SVD Line: 2878

//  <item> SFDITEM_FIELD__UART1_UARTFBRD_reg_UARTFBRD
//    <name> reg_UARTFBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTFBRD >> 0) & 0xFFFFFFFF), ((UART1_UARTFBRD = (UART1_UARTFBRD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTFBRD  ---------------------------------
// SVD Line: 2869

//  <rtree> SFDITEM_REG__UART1_UARTFBRD
//    <name> UARTFBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012028) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTFBRD >> 0) & 0xFFFFFFFF), ((UART1_UARTFBRD = (UART1_UARTFBRD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTFBRD_reg_UARTFBRD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART1_UARTLCR_H  -----------------------------
// SVD Line: 2886

unsigned int UART1_UARTLCR_H __AT (0x4001202C);



// ------------------------  Field Item: UART1_UARTLCR_H_reg_UARTLCR_H  ---------------------------
// SVD Line: 2895

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_reg_UARTLCR_H
//    <name> reg_UARTLCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001202C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTLCR_H >> 0) & 0xFFFFFFFF), ((UART1_UARTLCR_H = (UART1_UARTLCR_H & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTLCR_H  --------------------------------
// SVD Line: 2886

//  <rtree> SFDITEM_REG__UART1_UARTLCR_H
//    <name> UARTLCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001202C) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTLCR_H >> 0) & 0xFFFFFFFF), ((UART1_UARTLCR_H = (UART1_UARTLCR_H & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_reg_UARTLCR_H </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_UARTCR  ------------------------------
// SVD Line: 2903

unsigned int UART1_UARTCR __AT (0x40012030);



// ---------------------------  Field Item: UART1_UARTCR_reg_UARTCR  ------------------------------
// SVD Line: 2912

//  <item> SFDITEM_FIELD__UART1_UARTCR_reg_UARTCR
//    <name> reg_UARTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTCR >> 0) & 0xFFFFFFFF), ((UART1_UARTCR = (UART1_UARTCR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTCR  ----------------------------------
// SVD Line: 2903

//  <rtree> SFDITEM_REG__UART1_UARTCR
//    <name> UARTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012030) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTCR >> 0) & 0xFFFFFFFF), ((UART1_UARTCR = (UART1_UARTCR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTCR_reg_UARTCR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTIFLS  -----------------------------
// SVD Line: 2920

unsigned int UART1_UARTIFLS __AT (0x40012034);



// -------------------------  Field Item: UART1_UARTIFLS_reg_UARTIFLS  ----------------------------
// SVD Line: 2929

//  <item> SFDITEM_FIELD__UART1_UARTIFLS_reg_UARTIFLS
//    <name> reg_UARTIFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTIFLS >> 0) & 0xFFFFFFFF), ((UART1_UARTIFLS = (UART1_UARTIFLS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTIFLS  ---------------------------------
// SVD Line: 2920

//  <rtree> SFDITEM_REG__UART1_UARTIFLS
//    <name> UARTIFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012034) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTIFLS >> 0) & 0xFFFFFFFF), ((UART1_UARTIFLS = (UART1_UARTIFLS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTIFLS_reg_UARTIFLS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTIMSC  -----------------------------
// SVD Line: 2937

unsigned int UART1_UARTIMSC __AT (0x40012038);



// -------------------------  Field Item: UART1_UARTIMSC_reg_UARTIMSC  ----------------------------
// SVD Line: 2946

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_reg_UARTIMSC
//    <name> reg_UARTIMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTIMSC >> 0) & 0xFFFFFFFF), ((UART1_UARTIMSC = (UART1_UARTIMSC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTIMSC  ---------------------------------
// SVD Line: 2937

//  <rtree> SFDITEM_REG__UART1_UARTIMSC
//    <name> UARTIMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012038) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTIMSC >> 0) & 0xFFFFFFFF), ((UART1_UARTIMSC = (UART1_UARTIMSC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_reg_UARTIMSC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTRIS  ------------------------------
// SVD Line: 2954

unsigned int UART1_UARTRIS __AT (0x4001203C);



// --------------------------  Field Item: UART1_UARTRIS_reg_UARTRIS  -----------------------------
// SVD Line: 2963

//  <item> SFDITEM_FIELD__UART1_UARTRIS_reg_UARTRIS
//    <name> reg_UARTRIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001203C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTRIS >> 0) & 0xFFFFFFFF), ((UART1_UARTRIS = (UART1_UARTRIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTRIS  ---------------------------------
// SVD Line: 2954

//  <rtree> SFDITEM_REG__UART1_UARTRIS
//    <name> UARTRIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001203C) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTRIS >> 0) & 0xFFFFFFFF), ((UART1_UARTRIS = (UART1_UARTRIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_reg_UARTRIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTMIS  ------------------------------
// SVD Line: 2971

unsigned int UART1_UARTMIS __AT (0x40012040);



// --------------------------  Field Item: UART1_UARTMIS_reg_UARTMIS  -----------------------------
// SVD Line: 2980

//  <item> SFDITEM_FIELD__UART1_UARTMIS_reg_UARTMIS
//    <name> reg_UARTMIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTMIS >> 0) & 0xFFFFFFFF), ((UART1_UARTMIS = (UART1_UARTMIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTMIS  ---------------------------------
// SVD Line: 2971

//  <rtree> SFDITEM_REG__UART1_UARTMIS
//    <name> UARTMIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012040) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTMIS >> 0) & 0xFFFFFFFF), ((UART1_UARTMIS = (UART1_UARTMIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_reg_UARTMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTICR  ------------------------------
// SVD Line: 2988

unsigned int UART1_UARTICR __AT (0x40012044);



// --------------------------  Field Item: UART1_UARTICR_reg_UARTICR  -----------------------------
// SVD Line: 2997

//  <item> SFDITEM_FIELD__UART1_UARTICR_reg_UARTICR
//    <name> reg_UARTICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTICR >> 0) & 0xFFFFFFFF), ((UART1_UARTICR = (UART1_UARTICR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTICR  ---------------------------------
// SVD Line: 2988

//  <rtree> SFDITEM_REG__UART1_UARTICR
//    <name> UARTICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012044) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTICR >> 0) & 0xFFFFFFFF), ((UART1_UARTICR = (UART1_UARTICR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTICR_reg_UARTICR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART1_UARTDMACR  -----------------------------
// SVD Line: 3005

unsigned int UART1_UARTDMACR __AT (0x40012048);



// ------------------------  Field Item: UART1_UARTDMACR_reg_UARTDMACR  ---------------------------
// SVD Line: 3014

//  <item> SFDITEM_FIELD__UART1_UARTDMACR_reg_UARTDMACR
//    <name> reg_UARTDMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTDMACR >> 0) & 0xFFFFFFFF), ((UART1_UARTDMACR = (UART1_UARTDMACR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTDMACR  --------------------------------
// SVD Line: 3005

//  <rtree> SFDITEM_REG__UART1_UARTDMACR
//    <name> UARTDMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012048) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTDMACR >> 0) & 0xFFFFFFFF), ((UART1_UARTDMACR = (UART1_UARTDMACR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTDMACR_reg_UARTDMACR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID0  ---------------------------
// SVD Line: 3022

unsigned int UART1_UARTPeriphID0 __AT (0x40012FE0);



// --------------------  Field Item: UART1_UARTPeriphID0_reg_UARTPeriphID0  -----------------------
// SVD Line: 3031

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID0_reg_UARTPeriphID0
//    <name> reg_UARTPeriphID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTPeriphID0 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID0 = (UART1_UARTPeriphID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID0  ------------------------------
// SVD Line: 3022

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID0
//    <name> UARTPeriphID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE0) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID0 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID0 = (UART1_UARTPeriphID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID0_reg_UARTPeriphID0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID1  ---------------------------
// SVD Line: 3039

unsigned int UART1_UARTPeriphID1 __AT (0x40012FE4);



// --------------------  Field Item: UART1_UARTPeriphID1_reg_UARTPeriphID1  -----------------------
// SVD Line: 3048

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID1_reg_UARTPeriphID1
//    <name> reg_UARTPeriphID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTPeriphID1 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID1 = (UART1_UARTPeriphID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID1  ------------------------------
// SVD Line: 3039

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID1
//    <name> UARTPeriphID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE4) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID1 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID1 = (UART1_UARTPeriphID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID1_reg_UARTPeriphID1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID2  ---------------------------
// SVD Line: 3056

unsigned int UART1_UARTPeriphID2 __AT (0x40012FE8);



// --------------------  Field Item: UART1_UARTPeriphID2_reg_UARTPeriphID2  -----------------------
// SVD Line: 3065

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID2_reg_UARTPeriphID2
//    <name> reg_UARTPeriphID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTPeriphID2 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID2 = (UART1_UARTPeriphID2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID2  ------------------------------
// SVD Line: 3056

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID2
//    <name> UARTPeriphID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE8) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID2 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID2 = (UART1_UARTPeriphID2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID2_reg_UARTPeriphID2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID3  ---------------------------
// SVD Line: 3073

unsigned int UART1_UARTPeriphID3 __AT (0x40012FEC);



// --------------------  Field Item: UART1_UARTPeriphID3_reg_UARTPeriphID3  -----------------------
// SVD Line: 3082

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID3_reg_UARTPeriphID3
//    <name> reg_UARTPeriphID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FEC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTPeriphID3 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID3 = (UART1_UARTPeriphID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID3  ------------------------------
// SVD Line: 3073

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID3
//    <name> UARTPeriphID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FEC) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID3 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID3 = (UART1_UARTPeriphID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID3_reg_UARTPeriphID3 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellID0  ---------------------------
// SVD Line: 3090

unsigned int UART1_UARTPCellID0 __AT (0x40012FF0);



// ---------------------  Field Item: UART1_UARTPCellID0_reg_UARTPCellID0  ------------------------
// SVD Line: 3099

//  <item> SFDITEM_FIELD__UART1_UARTPCellID0_reg_UARTPCellID0
//    <name> reg_UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTPCellID0 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID0 = (UART1_UARTPCellID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPCellID0  -------------------------------
// SVD Line: 3090

//  <rtree> SFDITEM_REG__UART1_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF0) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellID0 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID0 = (UART1_UARTPCellID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellID0_reg_UARTPCellID0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellID1  ---------------------------
// SVD Line: 3107

unsigned int UART1_UARTPCellID1 __AT (0x40012FF4);



// ---------------------  Field Item: UART1_UARTPCellID1_reg_UARTPCellID1  ------------------------
// SVD Line: 3116

//  <item> SFDITEM_FIELD__UART1_UARTPCellID1_reg_UARTPCellID1
//    <name> reg_UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTPCellID1 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID1 = (UART1_UARTPCellID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPCellID1  -------------------------------
// SVD Line: 3107

//  <rtree> SFDITEM_REG__UART1_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF4) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellID1 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID1 = (UART1_UARTPCellID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellID1_reg_UARTPCellID1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellD2  ----------------------------
// SVD Line: 3124

unsigned int UART1_UARTPCellD2 __AT (0x40012FF8);



// ----------------------  Field Item: UART1_UARTPCellD2_reg_UARTPCellD2  -------------------------
// SVD Line: 3133

//  <item> SFDITEM_FIELD__UART1_UARTPCellD2_reg_UARTPCellD2
//    <name> reg_UARTPCellD2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTPCellD2 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellD2 = (UART1_UARTPCellD2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: UART1_UARTPCellD2  -------------------------------
// SVD Line: 3124

//  <rtree> SFDITEM_REG__UART1_UARTPCellD2
//    <name> UARTPCellD2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF8) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellD2 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellD2 = (UART1_UARTPCellD2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellD2_reg_UARTPCellD2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellID3  ---------------------------
// SVD Line: 3141

unsigned int UART1_UARTPCellID3 __AT (0x40012FFC);



// ---------------------  Field Item: UART1_UARTPCellID3_reg_UARTPCellID3  ------------------------
// SVD Line: 3150

//  <item> SFDITEM_FIELD__UART1_UARTPCellID3_reg_UARTPCellID3
//    <name> reg_UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FFC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((UART1_UARTPCellID3 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID3 = (UART1_UARTPCellID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPCellID3  -------------------------------
// SVD Line: 3141

//  <rtree> SFDITEM_REG__UART1_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FFC) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellID3 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID3 = (UART1_UARTPCellID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellID3_reg_UARTPCellID3 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART1  -------------------------------------
// SVD Line: 2773

//  <view> UART1
//    <name> UART1 </name>
//    <item> SFDITEM_REG__UART1_UARTDR </item>
//    <item> SFDITEM_REG__UART1_UARTRSR_UARTECR </item>
//    <item> SFDITEM_REG__UART1_UARTFR </item>
//    <item> SFDITEM_REG__UART1_UARTILPR </item>
//    <item> SFDITEM_REG__UART1_UARTIBRD </item>
//    <item> SFDITEM_REG__UART1_UARTFBRD </item>
//    <item> SFDITEM_REG__UART1_UARTLCR_H </item>
//    <item> SFDITEM_REG__UART1_UARTCR </item>
//    <item> SFDITEM_REG__UART1_UARTIFLS </item>
//    <item> SFDITEM_REG__UART1_UARTIMSC </item>
//    <item> SFDITEM_REG__UART1_UARTRIS </item>
//    <item> SFDITEM_REG__UART1_UARTMIS </item>
//    <item> SFDITEM_REG__UART1_UARTICR </item>
//    <item> SFDITEM_REG__UART1_UARTDMACR </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID0 </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID1 </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID2 </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID3 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellID0 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellID1 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellD2 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellID3 </item>
//  </view>
//  


// ----------------------------  Register Item Address: I2C_IdRev  --------------------------------
// SVD Line: 3171

unsigned int I2C_IdRev __AT (0x40013000);



// -----------------------------  Field Item: I2C_IdRev_reg_IdRev  --------------------------------
// SVD Line: 3180

//  <item> SFDITEM_FIELD__I2C_IdRev_reg_IdRev
//    <name> reg_IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_IdRev >> 0) & 0xFFFFFFFF), ((I2C_IdRev = (I2C_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_IdRev  -----------------------------------
// SVD Line: 3171

//  <rtree> SFDITEM_REG__I2C_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013000) reg description: </i>
//    <loc> ( (unsigned int)((I2C_IdRev >> 0) & 0xFFFFFFFF), ((I2C_IdRev = (I2C_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_IdRev_reg_IdRev </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Cfg  ---------------------------------
// SVD Line: 3188

unsigned int I2C_Cfg __AT (0x40013010);



// -------------------------------  Field Item: I2C_Cfg_reg_Cfg  ----------------------------------
// SVD Line: 3197

//  <item> SFDITEM_FIELD__I2C_Cfg_reg_Cfg
//    <name> reg_Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_Cfg >> 0) & 0xFFFFFFFF), ((I2C_Cfg = (I2C_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C_Cfg  ------------------------------------
// SVD Line: 3188

//  <rtree> SFDITEM_REG__I2C_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013010) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Cfg >> 0) & 0xFFFFFFFF), ((I2C_Cfg = (I2C_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Cfg_reg_Cfg </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C_IntEn  --------------------------------
// SVD Line: 3205

unsigned int I2C_IntEn __AT (0x40013014);



// -----------------------------  Field Item: I2C_IntEn_reg_IntEn  --------------------------------
// SVD Line: 3214

//  <item> SFDITEM_FIELD__I2C_IntEn_reg_IntEn
//    <name> reg_IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_IntEn >> 0) & 0xFFFFFFFF), ((I2C_IntEn = (I2C_IntEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_IntEn  -----------------------------------
// SVD Line: 3205

//  <rtree> SFDITEM_REG__I2C_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013014) reg description: </i>
//    <loc> ( (unsigned int)((I2C_IntEn >> 0) & 0xFFFFFFFF), ((I2C_IntEn = (I2C_IntEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_IntEn_reg_IntEn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C_Status  -------------------------------
// SVD Line: 3222

unsigned int I2C_Status __AT (0x40013018);



// ----------------------------  Field Item: I2C_Status_reg_Status  -------------------------------
// SVD Line: 3231

//  <item> SFDITEM_FIELD__I2C_Status_reg_Status
//    <name> reg_Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_Status >> 0) & 0xFFFFFFFF), ((I2C_Status = (I2C_Status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C_Status  -----------------------------------
// SVD Line: 3222

//  <rtree> SFDITEM_REG__I2C_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013018) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Status >> 0) & 0xFFFFFFFF), ((I2C_Status = (I2C_Status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Status_reg_Status </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Addr  --------------------------------
// SVD Line: 3239

unsigned int I2C_Addr __AT (0x4001301C);



// ------------------------------  Field Item: I2C_Addr_reg_Addr  ---------------------------------
// SVD Line: 3248

//  <item> SFDITEM_FIELD__I2C_Addr_reg_Addr
//    <name> reg_Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001301C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_Addr >> 0) & 0xFFFFFFFF), ((I2C_Addr = (I2C_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_Addr  ------------------------------------
// SVD Line: 3239

//  <rtree> SFDITEM_REG__I2C_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001301C) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Addr >> 0) & 0xFFFFFFFF), ((I2C_Addr = (I2C_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Addr_reg_Addr </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Data  --------------------------------
// SVD Line: 3256

unsigned int I2C_Data __AT (0x40013020);



// ------------------------------  Field Item: I2C_Data_reg_Data  ---------------------------------
// SVD Line: 3265

//  <item> SFDITEM_FIELD__I2C_Data_reg_Data
//    <name> reg_Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_Data >> 0) & 0xFFFFFFFF), ((I2C_Data = (I2C_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_Data  ------------------------------------
// SVD Line: 3256

//  <rtree> SFDITEM_REG__I2C_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013020) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Data >> 0) & 0xFFFFFFFF), ((I2C_Data = (I2C_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Data_reg_Data </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Ctrl  --------------------------------
// SVD Line: 3273

unsigned int I2C_Ctrl __AT (0x40013024);



// ------------------------------  Field Item: I2C_Ctrl_reg_Ctrl  ---------------------------------
// SVD Line: 3282

//  <item> SFDITEM_FIELD__I2C_Ctrl_reg_Ctrl
//    <name> reg_Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_Ctrl >> 0) & 0xFFFFFFFF), ((I2C_Ctrl = (I2C_Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_Ctrl  ------------------------------------
// SVD Line: 3273

//  <rtree> SFDITEM_REG__I2C_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013024) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Ctrl >> 0) & 0xFFFFFFFF), ((I2C_Ctrl = (I2C_Ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Ctrl_reg_Ctrl </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Cmd  ---------------------------------
// SVD Line: 3290

unsigned int I2C_Cmd __AT (0x40013028);



// -------------------------------  Field Item: I2C_Cmd_reg_Cmd  ----------------------------------
// SVD Line: 3299

//  <item> SFDITEM_FIELD__I2C_Cmd_reg_Cmd
//    <name> reg_Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_Cmd >> 0) & 0xFFFFFFFF), ((I2C_Cmd = (I2C_Cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C_Cmd  ------------------------------------
// SVD Line: 3290

//  <rtree> SFDITEM_REG__I2C_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013028) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Cmd >> 0) & 0xFFFFFFFF), ((I2C_Cmd = (I2C_Cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Cmd_reg_Cmd </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C_Setup  --------------------------------
// SVD Line: 3307

unsigned int I2C_Setup __AT (0x4001302C);



// -----------------------------  Field Item: I2C_Setup_reg_Setup  --------------------------------
// SVD Line: 3316

//  <item> SFDITEM_FIELD__I2C_Setup_reg_Setup
//    <name> reg_Setup </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001302C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_Setup >> 0) & 0xFFFFFFFF), ((I2C_Setup = (I2C_Setup & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_Setup  -----------------------------------
// SVD Line: 3307

//  <rtree> SFDITEM_REG__I2C_Setup
//    <name> Setup </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001302C) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Setup >> 0) & 0xFFFFFFFF), ((I2C_Setup = (I2C_Setup & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Setup_reg_Setup </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_TPM  ---------------------------------
// SVD Line: 3324

unsigned int I2C_TPM __AT (0x40013030);



// -------------------------------  Field Item: I2C_TPM_reg_TPM  ----------------------------------
// SVD Line: 3333

//  <item> SFDITEM_FIELD__I2C_TPM_reg_TPM
//    <name> reg_TPM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_TPM >> 0) & 0xFFFFFFFF), ((I2C_TPM = (I2C_TPM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C_TPM  ------------------------------------
// SVD Line: 3324

//  <rtree> SFDITEM_REG__I2C_TPM
//    <name> TPM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013030) reg description: </i>
//    <loc> ( (unsigned int)((I2C_TPM >> 0) & 0xFFFFFFFF), ((I2C_TPM = (I2C_TPM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_TPM_reg_TPM </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C  --------------------------------------
// SVD Line: 3160

//  <view> I2C
//    <name> I2C </name>
//    <item> SFDITEM_REG__I2C_IdRev </item>
//    <item> SFDITEM_REG__I2C_Cfg </item>
//    <item> SFDITEM_REG__I2C_IntEn </item>
//    <item> SFDITEM_REG__I2C_Status </item>
//    <item> SFDITEM_REG__I2C_Addr </item>
//    <item> SFDITEM_REG__I2C_Data </item>
//    <item> SFDITEM_REG__I2C_Ctrl </item>
//    <item> SFDITEM_REG__I2C_Cmd </item>
//    <item> SFDITEM_REG__I2C_Setup </item>
//    <item> SFDITEM_REG__I2C_TPM </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIO0_IdRev  -------------------------------
// SVD Line: 3354

unsigned int GPIO0_IdRev __AT (0x40015000);



// ----------------------------  Field Item: GPIO0_IdRev_reg_IdRev  -------------------------------
// SVD Line: 3363

//  <item> SFDITEM_FIELD__GPIO0_IdRev_reg_IdRev
//    <name> reg_IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IdRev >> 0) & 0xFFFFFFFF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO0_IdRev  ----------------------------------
// SVD Line: 3354

//  <rtree> SFDITEM_REG__GPIO0_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015000) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IdRev >> 0) & 0xFFFFFFFF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IdRev_reg_IdRev </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_Cfg  --------------------------------
// SVD Line: 3371

unsigned int GPIO0_Cfg __AT (0x40015010);



// ------------------------------  Field Item: GPIO0_Cfg_reg_Cfg  ---------------------------------
// SVD Line: 3380

//  <item> SFDITEM_FIELD__GPIO0_Cfg_reg_Cfg
//    <name> reg_Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_Cfg >> 0) & 0xFFFFFFFF), ((GPIO0_Cfg = (GPIO0_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_Cfg  -----------------------------------
// SVD Line: 3371

//  <rtree> SFDITEM_REG__GPIO0_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015010) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_Cfg >> 0) & 0xFFFFFFFF), ((GPIO0_Cfg = (GPIO0_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_Cfg_reg_Cfg </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO0_DataIn  ------------------------------
// SVD Line: 3388

unsigned int GPIO0_DataIn __AT (0x40015020);



// ---------------------------  Field Item: GPIO0_DataIn_reg_DataIn  ------------------------------
// SVD Line: 3397

//  <item> SFDITEM_FIELD__GPIO0_DataIn_reg_DataIn
//    <name> reg_DataIn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DataIn >> 0) & 0xFFFFFFFF), ((GPIO0_DataIn = (GPIO0_DataIn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_DataIn  ----------------------------------
// SVD Line: 3388

//  <rtree> SFDITEM_REG__GPIO0_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015020) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DataIn >> 0) & 0xFFFFFFFF), ((GPIO0_DataIn = (GPIO0_DataIn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DataIn_reg_DataIn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO0_DataOut  ------------------------------
// SVD Line: 3405

unsigned int GPIO0_DataOut __AT (0x40015024);



// --------------------------  Field Item: GPIO0_DataOut_reg_DataOut  -----------------------------
// SVD Line: 3414

//  <item> SFDITEM_FIELD__GPIO0_DataOut_reg_DataOut
//    <name> reg_DataOut </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DataOut >> 0) & 0xFFFFFFFF), ((GPIO0_DataOut = (GPIO0_DataOut & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_DataOut  ---------------------------------
// SVD Line: 3405

//  <rtree> SFDITEM_REG__GPIO0_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015024) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DataOut >> 0) & 0xFFFFFFFF), ((GPIO0_DataOut = (GPIO0_DataOut & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DataOut_reg_DataOut </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_ChannelDir  ----------------------------
// SVD Line: 3422

unsigned int GPIO0_ChannelDir __AT (0x40015028);



// -----------------------  Field Item: GPIO0_ChannelDir_reg_ChannelDir  --------------------------
// SVD Line: 3431

//  <item> SFDITEM_FIELD__GPIO0_ChannelDir_reg_ChannelDir
//    <name> reg_ChannelDir </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_ChannelDir >> 0) & 0xFFFFFFFF), ((GPIO0_ChannelDir = (GPIO0_ChannelDir & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO0_ChannelDir  --------------------------------
// SVD Line: 3422

//  <rtree> SFDITEM_REG__GPIO0_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015028) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_ChannelDir >> 0) & 0xFFFFFFFF), ((GPIO0_ChannelDir = (GPIO0_ChannelDir & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_ChannelDir_reg_ChannelDir </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_DoutClear  -----------------------------
// SVD Line: 3439

unsigned int GPIO0_DoutClear __AT (0x4001502C);



// ------------------------  Field Item: GPIO0_DoutClear_reg_DoutClear  ---------------------------
// SVD Line: 3448

//  <item> SFDITEM_FIELD__GPIO0_DoutClear_reg_DoutClear
//    <name> reg_DoutClear </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001502C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DoutClear >> 0) & 0xFFFFFFFF), ((GPIO0_DoutClear = (GPIO0_DoutClear & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_DoutClear  --------------------------------
// SVD Line: 3439

//  <rtree> SFDITEM_REG__GPIO0_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001502C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DoutClear >> 0) & 0xFFFFFFFF), ((GPIO0_DoutClear = (GPIO0_DoutClear & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DoutClear_reg_DoutClear </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO0_DoutSet  ------------------------------
// SVD Line: 3456

unsigned int GPIO0_DoutSet __AT (0x40015030);



// --------------------------  Field Item: GPIO0_DoutSet_reg_DoutSet  -----------------------------
// SVD Line: 3465

//  <item> SFDITEM_FIELD__GPIO0_DoutSet_reg_DoutSet
//    <name> reg_DoutSet </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DoutSet >> 0) & 0xFFFFFFFF), ((GPIO0_DoutSet = (GPIO0_DoutSet & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_DoutSet  ---------------------------------
// SVD Line: 3456

//  <rtree> SFDITEM_REG__GPIO0_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015030) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DoutSet >> 0) & 0xFFFFFFFF), ((GPIO0_DoutSet = (GPIO0_DoutSet & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DoutSet_reg_DoutSet </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_IOIE  -------------------------------
// SVD Line: 3473

unsigned int GPIO0_IOIE __AT (0x40015034);



// -----------------------------  Field Item: GPIO0_IOIE_reg_IOIE  --------------------------------
// SVD Line: 3482

//  <item> SFDITEM_FIELD__GPIO0_IOIE_reg_IOIE
//    <name> reg_IOIE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IOIE >> 0) & 0xFFFFFFFF), ((GPIO0_IOIE = (GPIO0_IOIE & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO0_IOIE  -----------------------------------
// SVD Line: 3473

//  <rtree> SFDITEM_REG__GPIO0_IOIE
//    <name> IOIE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015034) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IOIE >> 0) & 0xFFFFFFFF), ((GPIO0_IOIE = (GPIO0_IOIE & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IOIE_reg_IOIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO0_IntrEn  ------------------------------
// SVD Line: 3490

unsigned int GPIO0_IntrEn __AT (0x40015050);



// ---------------------------  Field Item: GPIO0_IntrEn_reg_IntrEn  ------------------------------
// SVD Line: 3499

//  <item> SFDITEM_FIELD__GPIO0_IntrEn_reg_IntrEn
//    <name> reg_IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IntrEn >> 0) & 0xFFFFFFFF), ((GPIO0_IntrEn = (GPIO0_IntrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_IntrEn  ----------------------------------
// SVD Line: 3490

//  <rtree> SFDITEM_REG__GPIO0_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015050) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrEn >> 0) & 0xFFFFFFFF), ((GPIO0_IntrEn = (GPIO0_IntrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrEn_reg_IntrEn </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrMode0  -----------------------------
// SVD Line: 3507

unsigned int GPIO0_IntrMode0 __AT (0x40015054);



// ------------------------  Field Item: GPIO0_IntrMode0_reg_IntrMode0  ---------------------------
// SVD Line: 3516

//  <item> SFDITEM_FIELD__GPIO0_IntrMode0_reg_IntrMode0
//    <name> reg_IntrMode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IntrMode0 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode0 = (GPIO0_IntrMode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_IntrMode0  --------------------------------
// SVD Line: 3507

//  <rtree> SFDITEM_REG__GPIO0_IntrMode0
//    <name> IntrMode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015054) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrMode0 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode0 = (GPIO0_IntrMode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrMode0_reg_IntrMode0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrMode1  -----------------------------
// SVD Line: 3524

unsigned int GPIO0_IntrMode1 __AT (0x40015058);



// ------------------------  Field Item: GPIO0_IntrMode1_reg_IntrMode1  ---------------------------
// SVD Line: 3533

//  <item> SFDITEM_FIELD__GPIO0_IntrMode1_reg_IntrMode1
//    <name> reg_IntrMode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IntrMode1 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode1 = (GPIO0_IntrMode1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_IntrMode1  --------------------------------
// SVD Line: 3524

//  <rtree> SFDITEM_REG__GPIO0_IntrMode1
//    <name> IntrMode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015058) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrMode1 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode1 = (GPIO0_IntrMode1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrMode1_reg_IntrMode1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrMode2  -----------------------------
// SVD Line: 3541

unsigned int GPIO0_IntrMode2 __AT (0x4001505C);



// ------------------------  Field Item: GPIO0_IntrMode2_reg_IntrMode2  ---------------------------
// SVD Line: 3550

//  <item> SFDITEM_FIELD__GPIO0_IntrMode2_reg_IntrMode2
//    <name> reg_IntrMode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001505C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IntrMode2 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode2 = (GPIO0_IntrMode2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_IntrMode2  --------------------------------
// SVD Line: 3541

//  <rtree> SFDITEM_REG__GPIO0_IntrMode2
//    <name> IntrMode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001505C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrMode2 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode2 = (GPIO0_IntrMode2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrMode2_reg_IntrMode2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrStatus  ----------------------------
// SVD Line: 3558

unsigned int GPIO0_IntrStatus __AT (0x40015064);



// -----------------------  Field Item: GPIO0_IntrStatus_reg_IntrStatus  --------------------------
// SVD Line: 3567

//  <item> SFDITEM_FIELD__GPIO0_IntrStatus_reg_IntrStatus
//    <name> reg_IntrStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IntrStatus >> 0) & 0xFFFFFFFF), ((GPIO0_IntrStatus = (GPIO0_IntrStatus & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO0_IntrStatus  --------------------------------
// SVD Line: 3558

//  <rtree> SFDITEM_REG__GPIO0_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015064) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrStatus >> 0) & 0xFFFFFFFF), ((GPIO0_IntrStatus = (GPIO0_IntrStatus & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrStatus_reg_IntrStatus </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_DeBounceEn  ----------------------------
// SVD Line: 3575

unsigned int GPIO0_DeBounceEn __AT (0x40015070);



// -----------------------  Field Item: GPIO0_DeBounceEn_reg_DeBounceEn  --------------------------
// SVD Line: 3584

//  <item> SFDITEM_FIELD__GPIO0_DeBounceEn_reg_DeBounceEn
//    <name> reg_DeBounceEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015070) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DeBounceEn >> 0) & 0xFFFFFFFF), ((GPIO0_DeBounceEn = (GPIO0_DeBounceEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO0_DeBounceEn  --------------------------------
// SVD Line: 3575

//  <rtree> SFDITEM_REG__GPIO0_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015070) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DeBounceEn >> 0) & 0xFFFFFFFF), ((GPIO0_DeBounceEn = (GPIO0_DeBounceEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DeBounceEn_reg_DeBounceEn </item>
//  </rtree>
//  


// ------------------------  Register Item Address: GPIO0_DeBounceCtrl  ---------------------------
// SVD Line: 3592

unsigned int GPIO0_DeBounceCtrl __AT (0x40015074);



// ---------------------  Field Item: GPIO0_DeBounceCtrl_reg_DeBounceCtrl  ------------------------
// SVD Line: 3601

//  <item> SFDITEM_FIELD__GPIO0_DeBounceCtrl_reg_DeBounceCtrl
//    <name> reg_DeBounceCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015074) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DeBounceCtrl >> 0) & 0xFFFFFFFF), ((GPIO0_DeBounceCtrl = (GPIO0_DeBounceCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: GPIO0_DeBounceCtrl  -------------------------------
// SVD Line: 3592

//  <rtree> SFDITEM_REG__GPIO0_DeBounceCtrl
//    <name> DeBounceCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015074) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DeBounceCtrl >> 0) & 0xFFFFFFFF), ((GPIO0_DeBounceCtrl = (GPIO0_DeBounceCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DeBounceCtrl_reg_DeBounceCtrl </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIO0  -------------------------------------
// SVD Line: 3343

//  <view> GPIO0
//    <name> GPIO0 </name>
//    <item> SFDITEM_REG__GPIO0_IdRev </item>
//    <item> SFDITEM_REG__GPIO0_Cfg </item>
//    <item> SFDITEM_REG__GPIO0_DataIn </item>
//    <item> SFDITEM_REG__GPIO0_DataOut </item>
//    <item> SFDITEM_REG__GPIO0_ChannelDir </item>
//    <item> SFDITEM_REG__GPIO0_DoutClear </item>
//    <item> SFDITEM_REG__GPIO0_DoutSet </item>
//    <item> SFDITEM_REG__GPIO0_IOIE </item>
//    <item> SFDITEM_REG__GPIO0_IntrEn </item>
//    <item> SFDITEM_REG__GPIO0_IntrMode0 </item>
//    <item> SFDITEM_REG__GPIO0_IntrMode1 </item>
//    <item> SFDITEM_REG__GPIO0_IntrMode2 </item>
//    <item> SFDITEM_REG__GPIO0_IntrStatus </item>
//    <item> SFDITEM_REG__GPIO0_DeBounceEn </item>
//    <item> SFDITEM_REG__GPIO0_DeBounceCtrl </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIO1_IdRev  -------------------------------
// SVD Line: 3622

unsigned int GPIO1_IdRev __AT (0x40016000);



// ----------------------------  Field Item: GPIO1_IdRev_reg_IdRev  -------------------------------
// SVD Line: 3631

//  <item> SFDITEM_FIELD__GPIO1_IdRev_reg_IdRev
//    <name> reg_IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IdRev >> 0) & 0xFFFFFFFF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO1_IdRev  ----------------------------------
// SVD Line: 3622

//  <rtree> SFDITEM_REG__GPIO1_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016000) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IdRev >> 0) & 0xFFFFFFFF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IdRev_reg_IdRev </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_Cfg  --------------------------------
// SVD Line: 3639

unsigned int GPIO1_Cfg __AT (0x40016010);



// ------------------------------  Field Item: GPIO1_Cfg_reg_Cfg  ---------------------------------
// SVD Line: 3648

//  <item> SFDITEM_FIELD__GPIO1_Cfg_reg_Cfg
//    <name> reg_Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_Cfg >> 0) & 0xFFFFFFFF), ((GPIO1_Cfg = (GPIO1_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_Cfg  -----------------------------------
// SVD Line: 3639

//  <rtree> SFDITEM_REG__GPIO1_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016010) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_Cfg >> 0) & 0xFFFFFFFF), ((GPIO1_Cfg = (GPIO1_Cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_Cfg_reg_Cfg </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO1_DataIn  ------------------------------
// SVD Line: 3656

unsigned int GPIO1_DataIn __AT (0x40016020);



// ---------------------------  Field Item: GPIO1_DataIn_reg_DataIn  ------------------------------
// SVD Line: 3665

//  <item> SFDITEM_FIELD__GPIO1_DataIn_reg_DataIn
//    <name> reg_DataIn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DataIn >> 0) & 0xFFFFFFFF), ((GPIO1_DataIn = (GPIO1_DataIn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_DataIn  ----------------------------------
// SVD Line: 3656

//  <rtree> SFDITEM_REG__GPIO1_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016020) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DataIn >> 0) & 0xFFFFFFFF), ((GPIO1_DataIn = (GPIO1_DataIn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DataIn_reg_DataIn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO1_DataOut  ------------------------------
// SVD Line: 3673

unsigned int GPIO1_DataOut __AT (0x40016024);



// --------------------------  Field Item: GPIO1_DataOut_reg_DataOut  -----------------------------
// SVD Line: 3682

//  <item> SFDITEM_FIELD__GPIO1_DataOut_reg_DataOut
//    <name> reg_DataOut </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DataOut >> 0) & 0xFFFFFFFF), ((GPIO1_DataOut = (GPIO1_DataOut & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_DataOut  ---------------------------------
// SVD Line: 3673

//  <rtree> SFDITEM_REG__GPIO1_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016024) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DataOut >> 0) & 0xFFFFFFFF), ((GPIO1_DataOut = (GPIO1_DataOut & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DataOut_reg_DataOut </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_ChannelDir  ----------------------------
// SVD Line: 3690

unsigned int GPIO1_ChannelDir __AT (0x40016028);



// -----------------------  Field Item: GPIO1_ChannelDir_reg_ChannelDir  --------------------------
// SVD Line: 3699

//  <item> SFDITEM_FIELD__GPIO1_ChannelDir_reg_ChannelDir
//    <name> reg_ChannelDir </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_ChannelDir >> 0) & 0xFFFFFFFF), ((GPIO1_ChannelDir = (GPIO1_ChannelDir & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO1_ChannelDir  --------------------------------
// SVD Line: 3690

//  <rtree> SFDITEM_REG__GPIO1_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016028) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_ChannelDir >> 0) & 0xFFFFFFFF), ((GPIO1_ChannelDir = (GPIO1_ChannelDir & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_ChannelDir_reg_ChannelDir </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_DoutClear  -----------------------------
// SVD Line: 3707

unsigned int GPIO1_DoutClear __AT (0x4001602C);



// ------------------------  Field Item: GPIO1_DoutClear_reg_DoutClear  ---------------------------
// SVD Line: 3716

//  <item> SFDITEM_FIELD__GPIO1_DoutClear_reg_DoutClear
//    <name> reg_DoutClear </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001602C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DoutClear >> 0) & 0xFFFFFFFF), ((GPIO1_DoutClear = (GPIO1_DoutClear & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_DoutClear  --------------------------------
// SVD Line: 3707

//  <rtree> SFDITEM_REG__GPIO1_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001602C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DoutClear >> 0) & 0xFFFFFFFF), ((GPIO1_DoutClear = (GPIO1_DoutClear & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DoutClear_reg_DoutClear </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO1_DoutSet  ------------------------------
// SVD Line: 3724

unsigned int GPIO1_DoutSet __AT (0x40016030);



// --------------------------  Field Item: GPIO1_DoutSet_reg_DoutSet  -----------------------------
// SVD Line: 3733

//  <item> SFDITEM_FIELD__GPIO1_DoutSet_reg_DoutSet
//    <name> reg_DoutSet </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DoutSet >> 0) & 0xFFFFFFFF), ((GPIO1_DoutSet = (GPIO1_DoutSet & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_DoutSet  ---------------------------------
// SVD Line: 3724

//  <rtree> SFDITEM_REG__GPIO1_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016030) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DoutSet >> 0) & 0xFFFFFFFF), ((GPIO1_DoutSet = (GPIO1_DoutSet & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DoutSet_reg_DoutSet </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_IOIE  -------------------------------
// SVD Line: 3741

unsigned int GPIO1_IOIE __AT (0x40016034);



// -----------------------------  Field Item: GPIO1_IOIE_reg_IOIE  --------------------------------
// SVD Line: 3750

//  <item> SFDITEM_FIELD__GPIO1_IOIE_reg_IOIE
//    <name> reg_IOIE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IOIE >> 0) & 0xFFFFFFFF), ((GPIO1_IOIE = (GPIO1_IOIE & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO1_IOIE  -----------------------------------
// SVD Line: 3741

//  <rtree> SFDITEM_REG__GPIO1_IOIE
//    <name> IOIE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016034) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IOIE >> 0) & 0xFFFFFFFF), ((GPIO1_IOIE = (GPIO1_IOIE & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IOIE_reg_IOIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO1_IntrEn  ------------------------------
// SVD Line: 3758

unsigned int GPIO1_IntrEn __AT (0x40016050);



// ---------------------------  Field Item: GPIO1_IntrEn_reg_IntrEn  ------------------------------
// SVD Line: 3767

//  <item> SFDITEM_FIELD__GPIO1_IntrEn_reg_IntrEn
//    <name> reg_IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IntrEn >> 0) & 0xFFFFFFFF), ((GPIO1_IntrEn = (GPIO1_IntrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_IntrEn  ----------------------------------
// SVD Line: 3758

//  <rtree> SFDITEM_REG__GPIO1_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016050) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrEn >> 0) & 0xFFFFFFFF), ((GPIO1_IntrEn = (GPIO1_IntrEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrEn_reg_IntrEn </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrMode0  -----------------------------
// SVD Line: 3775

unsigned int GPIO1_IntrMode0 __AT (0x40016054);



// ------------------------  Field Item: GPIO1_IntrMode0_reg_IntrMode0  ---------------------------
// SVD Line: 3784

//  <item> SFDITEM_FIELD__GPIO1_IntrMode0_reg_IntrMode0
//    <name> reg_IntrMode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IntrMode0 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode0 = (GPIO1_IntrMode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_IntrMode0  --------------------------------
// SVD Line: 3775

//  <rtree> SFDITEM_REG__GPIO1_IntrMode0
//    <name> IntrMode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016054) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrMode0 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode0 = (GPIO1_IntrMode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrMode0_reg_IntrMode0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrMode1  -----------------------------
// SVD Line: 3792

unsigned int GPIO1_IntrMode1 __AT (0x40016058);



// ------------------------  Field Item: GPIO1_IntrMode1_reg_IntrMode1  ---------------------------
// SVD Line: 3801

//  <item> SFDITEM_FIELD__GPIO1_IntrMode1_reg_IntrMode1
//    <name> reg_IntrMode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IntrMode1 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode1 = (GPIO1_IntrMode1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_IntrMode1  --------------------------------
// SVD Line: 3792

//  <rtree> SFDITEM_REG__GPIO1_IntrMode1
//    <name> IntrMode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016058) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrMode1 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode1 = (GPIO1_IntrMode1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrMode1_reg_IntrMode1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrMode2  -----------------------------
// SVD Line: 3809

unsigned int GPIO1_IntrMode2 __AT (0x4001605C);



// ------------------------  Field Item: GPIO1_IntrMode2_reg_IntrMode2  ---------------------------
// SVD Line: 3818

//  <item> SFDITEM_FIELD__GPIO1_IntrMode2_reg_IntrMode2
//    <name> reg_IntrMode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001605C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IntrMode2 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode2 = (GPIO1_IntrMode2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_IntrMode2  --------------------------------
// SVD Line: 3809

//  <rtree> SFDITEM_REG__GPIO1_IntrMode2
//    <name> IntrMode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001605C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrMode2 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode2 = (GPIO1_IntrMode2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrMode2_reg_IntrMode2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrStatus  ----------------------------
// SVD Line: 3826

unsigned int GPIO1_IntrStatus __AT (0x40016064);



// -----------------------  Field Item: GPIO1_IntrStatus_reg_IntrStatus  --------------------------
// SVD Line: 3835

//  <item> SFDITEM_FIELD__GPIO1_IntrStatus_reg_IntrStatus
//    <name> reg_IntrStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IntrStatus >> 0) & 0xFFFFFFFF), ((GPIO1_IntrStatus = (GPIO1_IntrStatus & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO1_IntrStatus  --------------------------------
// SVD Line: 3826

//  <rtree> SFDITEM_REG__GPIO1_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016064) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrStatus >> 0) & 0xFFFFFFFF), ((GPIO1_IntrStatus = (GPIO1_IntrStatus & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrStatus_reg_IntrStatus </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_DeBounceEn  ----------------------------
// SVD Line: 3843

unsigned int GPIO1_DeBounceEn __AT (0x40016070);



// -----------------------  Field Item: GPIO1_DeBounceEn_reg_DeBounceEn  --------------------------
// SVD Line: 3852

//  <item> SFDITEM_FIELD__GPIO1_DeBounceEn_reg_DeBounceEn
//    <name> reg_DeBounceEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016070) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DeBounceEn >> 0) & 0xFFFFFFFF), ((GPIO1_DeBounceEn = (GPIO1_DeBounceEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO1_DeBounceEn  --------------------------------
// SVD Line: 3843

//  <rtree> SFDITEM_REG__GPIO1_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016070) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DeBounceEn >> 0) & 0xFFFFFFFF), ((GPIO1_DeBounceEn = (GPIO1_DeBounceEn & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DeBounceEn_reg_DeBounceEn </item>
//  </rtree>
//  


// ------------------------  Register Item Address: GPIO1_DeBounceCtrl  ---------------------------
// SVD Line: 3860

unsigned int GPIO1_DeBounceCtrl __AT (0x40016074);



// ---------------------  Field Item: GPIO1_DeBounceCtrl_reg_DeBounceCtrl  ------------------------
// SVD Line: 3869

//  <item> SFDITEM_FIELD__GPIO1_DeBounceCtrl_reg_DeBounceCtrl
//    <name> reg_DeBounceCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016074) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DeBounceCtrl >> 0) & 0xFFFFFFFF), ((GPIO1_DeBounceCtrl = (GPIO1_DeBounceCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: GPIO1_DeBounceCtrl  -------------------------------
// SVD Line: 3860

//  <rtree> SFDITEM_REG__GPIO1_DeBounceCtrl
//    <name> DeBounceCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016074) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DeBounceCtrl >> 0) & 0xFFFFFFFF), ((GPIO1_DeBounceCtrl = (GPIO1_DeBounceCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DeBounceCtrl_reg_DeBounceCtrl </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIO1  -------------------------------------
// SVD Line: 3611

//  <view> GPIO1
//    <name> GPIO1 </name>
//    <item> SFDITEM_REG__GPIO1_IdRev </item>
//    <item> SFDITEM_REG__GPIO1_Cfg </item>
//    <item> SFDITEM_REG__GPIO1_DataIn </item>
//    <item> SFDITEM_REG__GPIO1_DataOut </item>
//    <item> SFDITEM_REG__GPIO1_ChannelDir </item>
//    <item> SFDITEM_REG__GPIO1_DoutClear </item>
//    <item> SFDITEM_REG__GPIO1_DoutSet </item>
//    <item> SFDITEM_REG__GPIO1_IOIE </item>
//    <item> SFDITEM_REG__GPIO1_IntrEn </item>
//    <item> SFDITEM_REG__GPIO1_IntrMode0 </item>
//    <item> SFDITEM_REG__GPIO1_IntrMode1 </item>
//    <item> SFDITEM_REG__GPIO1_IntrMode2 </item>
//    <item> SFDITEM_REG__GPIO1_IntrStatus </item>
//    <item> SFDITEM_REG__GPIO1_DeBounceEn </item>
//    <item> SFDITEM_REG__GPIO1_DeBounceCtrl </item>
//  </view>
//  


// ------------------------  Register Item Address: CACHE_CTRL_enable  ----------------------------
// SVD Line: 3890

unsigned int CACHE_CTRL_enable __AT (0x40140000);



// ------------------------  Field Item: CACHE_CTRL_enable_reg_enable  ----------------------------
// SVD Line: 3899

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_reg_enable
//    <name> reg_enable </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_enable >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_enable = (CACHE_CTRL_enable & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_enable  -------------------------------
// SVD Line: 3890

//  <rtree> SFDITEM_REG__CACHE_CTRL_enable
//    <name> enable </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140000) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_enable >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_enable = (CACHE_CTRL_enable & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_reg_enable </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr1  --------------------------
// SVD Line: 3907

unsigned int CACHE_CTRL_base_addr1 __AT (0x40140004);



// --------------------  Field Item: CACHE_CTRL_base_addr1_reg_base_addr1  ------------------------
// SVD Line: 3916

//  <item> SFDITEM_FIELD__CACHE_CTRL_base_addr1_reg_base_addr1
//    <name> reg_base_addr1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr1 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr1 = (CACHE_CTRL_base_addr1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_base_addr1  -----------------------------
// SVD Line: 3907

//  <rtree> SFDITEM_REG__CACHE_CTRL_base_addr1
//    <name> base_addr1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140004) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_base_addr1 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr1 = (CACHE_CTRL_base_addr1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_base_addr1_reg_base_addr1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr2  --------------------------
// SVD Line: 3924

unsigned int CACHE_CTRL_base_addr2 __AT (0x40140008);



// --------------------  Field Item: CACHE_CTRL_base_addr2_reg_base_addr2  ------------------------
// SVD Line: 3933

//  <item> SFDITEM_FIELD__CACHE_CTRL_base_addr2_reg_base_addr2
//    <name> reg_base_addr2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr2 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr2 = (CACHE_CTRL_base_addr2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_base_addr2  -----------------------------
// SVD Line: 3924

//  <rtree> SFDITEM_REG__CACHE_CTRL_base_addr2
//    <name> base_addr2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140008) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_base_addr2 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr2 = (CACHE_CTRL_base_addr2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_base_addr2_reg_base_addr2 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr3  --------------------------
// SVD Line: 3941

unsigned int CACHE_CTRL_base_addr3 __AT (0x4014000C);



// --------------------  Field Item: CACHE_CTRL_base_addr3_reg_base_addr3  ------------------------
// SVD Line: 3950

//  <item> SFDITEM_FIELD__CACHE_CTRL_base_addr3_reg_base_addr3
//    <name> reg_base_addr3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014000C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr3 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr3 = (CACHE_CTRL_base_addr3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_base_addr3  -----------------------------
// SVD Line: 3941

//  <rtree> SFDITEM_REG__CACHE_CTRL_base_addr3
//    <name> base_addr3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014000C) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_base_addr3 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr3 = (CACHE_CTRL_base_addr3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_base_addr3_reg_base_addr3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr4  --------------------------
// SVD Line: 3958

unsigned int CACHE_CTRL_base_addr4 __AT (0x40140010);



// --------------------  Field Item: CACHE_CTRL_base_addr4_reg_base_addr4  ------------------------
// SVD Line: 3967

//  <item> SFDITEM_FIELD__CACHE_CTRL_base_addr4_reg_base_addr4
//    <name> reg_base_addr4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr4 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr4 = (CACHE_CTRL_base_addr4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_base_addr4  -----------------------------
// SVD Line: 3958

//  <rtree> SFDITEM_REG__CACHE_CTRL_base_addr4
//    <name> base_addr4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140010) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_base_addr4 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr4 = (CACHE_CTRL_base_addr4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_base_addr4_reg_base_addr4 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr5  --------------------------
// SVD Line: 3975

unsigned int CACHE_CTRL_base_addr5 __AT (0x40140014);



// --------------------  Field Item: CACHE_CTRL_base_addr5_reg_base_addr5  ------------------------
// SVD Line: 3984

//  <item> SFDITEM_FIELD__CACHE_CTRL_base_addr5_reg_base_addr5
//    <name> reg_base_addr5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr5 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr5 = (CACHE_CTRL_base_addr5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_base_addr5  -----------------------------
// SVD Line: 3975

//  <rtree> SFDITEM_REG__CACHE_CTRL_base_addr5
//    <name> base_addr5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140014) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_base_addr5 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr5 = (CACHE_CTRL_base_addr5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_base_addr5_reg_base_addr5 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr6  --------------------------
// SVD Line: 3992

unsigned int CACHE_CTRL_base_addr6 __AT (0x40140018);



// --------------------  Field Item: CACHE_CTRL_base_addr6_reg_base_addr6  ------------------------
// SVD Line: 4001

//  <item> SFDITEM_FIELD__CACHE_CTRL_base_addr6_reg_base_addr6
//    <name> reg_base_addr6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr6 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr6 = (CACHE_CTRL_base_addr6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_base_addr6  -----------------------------
// SVD Line: 3992

//  <rtree> SFDITEM_REG__CACHE_CTRL_base_addr6
//    <name> base_addr6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140018) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_base_addr6 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr6 = (CACHE_CTRL_base_addr6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_base_addr6_reg_base_addr6 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr7  --------------------------
// SVD Line: 4009

unsigned int CACHE_CTRL_base_addr7 __AT (0x4014001C);



// --------------------  Field Item: CACHE_CTRL_base_addr7_reg_base_addr7  ------------------------
// SVD Line: 4018

//  <item> SFDITEM_FIELD__CACHE_CTRL_base_addr7_reg_base_addr7
//    <name> reg_base_addr7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014001C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr7 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr7 = (CACHE_CTRL_base_addr7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_base_addr7  -----------------------------
// SVD Line: 4009

//  <rtree> SFDITEM_REG__CACHE_CTRL_base_addr7
//    <name> base_addr7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014001C) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_base_addr7 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr7 = (CACHE_CTRL_base_addr7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_base_addr7_reg_base_addr7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap0  ----------------------------
// SVD Line: 4026

unsigned int CACHE_CTRL_remap0 __AT (0x40140020);



// ------------------------  Field Item: CACHE_CTRL_remap0_reg_remap0  ----------------------------
// SVD Line: 4035

//  <item> SFDITEM_FIELD__CACHE_CTRL_remap0_reg_remap0
//    <name> reg_remap0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap0 = (CACHE_CTRL_remap0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_remap0  -------------------------------
// SVD Line: 4026

//  <rtree> SFDITEM_REG__CACHE_CTRL_remap0
//    <name> remap0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140020) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_remap0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap0 = (CACHE_CTRL_remap0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_remap0_reg_remap0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap1  ----------------------------
// SVD Line: 4043

unsigned int CACHE_CTRL_remap1 __AT (0x40140024);



// ------------------------  Field Item: CACHE_CTRL_remap1_reg_remap1  ----------------------------
// SVD Line: 4052

//  <item> SFDITEM_FIELD__CACHE_CTRL_remap1_reg_remap1
//    <name> reg_remap1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap1 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap1 = (CACHE_CTRL_remap1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_remap1  -------------------------------
// SVD Line: 4043

//  <rtree> SFDITEM_REG__CACHE_CTRL_remap1
//    <name> remap1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140024) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_remap1 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap1 = (CACHE_CTRL_remap1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_remap1_reg_remap1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap2  ----------------------------
// SVD Line: 4060

unsigned int CACHE_CTRL_remap2 __AT (0x40140028);



// ------------------------  Field Item: CACHE_CTRL_remap2_reg_remap2  ----------------------------
// SVD Line: 4069

//  <item> SFDITEM_FIELD__CACHE_CTRL_remap2_reg_remap2
//    <name> reg_remap2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap2 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap2 = (CACHE_CTRL_remap2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_remap2  -------------------------------
// SVD Line: 4060

//  <rtree> SFDITEM_REG__CACHE_CTRL_remap2
//    <name> remap2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140028) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_remap2 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap2 = (CACHE_CTRL_remap2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_remap2_reg_remap2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap3  ----------------------------
// SVD Line: 4077

unsigned int CACHE_CTRL_remap3 __AT (0x4014002C);



// ------------------------  Field Item: CACHE_CTRL_remap3_reg_remap3  ----------------------------
// SVD Line: 4086

//  <item> SFDITEM_FIELD__CACHE_CTRL_remap3_reg_remap3
//    <name> reg_remap3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014002C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap3 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap3 = (CACHE_CTRL_remap3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_remap3  -------------------------------
// SVD Line: 4077

//  <rtree> SFDITEM_REG__CACHE_CTRL_remap3
//    <name> remap3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014002C) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_remap3 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap3 = (CACHE_CTRL_remap3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_remap3_reg_remap3 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap4  ----------------------------
// SVD Line: 4094

unsigned int CACHE_CTRL_remap4 __AT (0x40140030);



// ------------------------  Field Item: CACHE_CTRL_remap4_reg_remap4  ----------------------------
// SVD Line: 4103

//  <item> SFDITEM_FIELD__CACHE_CTRL_remap4_reg_remap4
//    <name> reg_remap4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap4 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap4 = (CACHE_CTRL_remap4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_remap4  -------------------------------
// SVD Line: 4094

//  <rtree> SFDITEM_REG__CACHE_CTRL_remap4
//    <name> remap4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140030) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_remap4 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap4 = (CACHE_CTRL_remap4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_remap4_reg_remap4 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap5  ----------------------------
// SVD Line: 4111

unsigned int CACHE_CTRL_remap5 __AT (0x40140034);



// ------------------------  Field Item: CACHE_CTRL_remap5_reg_remap5  ----------------------------
// SVD Line: 4120

//  <item> SFDITEM_FIELD__CACHE_CTRL_remap5_reg_remap5
//    <name> reg_remap5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap5 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap5 = (CACHE_CTRL_remap5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_remap5  -------------------------------
// SVD Line: 4111

//  <rtree> SFDITEM_REG__CACHE_CTRL_remap5
//    <name> remap5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140034) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_remap5 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap5 = (CACHE_CTRL_remap5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_remap5_reg_remap5 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap6  ----------------------------
// SVD Line: 4128

unsigned int CACHE_CTRL_remap6 __AT (0x40140038);



// ------------------------  Field Item: CACHE_CTRL_remap6_reg_remap6  ----------------------------
// SVD Line: 4137

//  <item> SFDITEM_FIELD__CACHE_CTRL_remap6_reg_remap6
//    <name> reg_remap6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap6 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap6 = (CACHE_CTRL_remap6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_remap6  -------------------------------
// SVD Line: 4128

//  <rtree> SFDITEM_REG__CACHE_CTRL_remap6
//    <name> remap6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140038) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_remap6 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap6 = (CACHE_CTRL_remap6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_remap6_reg_remap6 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap7  ----------------------------
// SVD Line: 4145

unsigned int CACHE_CTRL_remap7 __AT (0x4014003C);



// ------------------------  Field Item: CACHE_CTRL_remap7_reg_remap7  ----------------------------
// SVD Line: 4154

//  <item> SFDITEM_FIELD__CACHE_CTRL_remap7_reg_remap7
//    <name> reg_remap7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014003C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap7 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap7 = (CACHE_CTRL_remap7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_remap7  -------------------------------
// SVD Line: 4145

//  <rtree> SFDITEM_REG__CACHE_CTRL_remap7
//    <name> remap7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014003C) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_remap7 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap7 = (CACHE_CTRL_remap7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_remap7_reg_remap7 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_cache_cfg0  --------------------------
// SVD Line: 4162

unsigned int CACHE_CTRL_cache_cfg0 __AT (0x40140040);



// --------------------  Field Item: CACHE_CTRL_cache_cfg0_reg_cache_cfg0  ------------------------
// SVD Line: 4171

//  <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_reg_cache_cfg0
//    <name> reg_cache_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_cache_cfg0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cache_cfg0 = (CACHE_CTRL_cache_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_cache_cfg0  -----------------------------
// SVD Line: 4162

//  <rtree> SFDITEM_REG__CACHE_CTRL_cache_cfg0
//    <name> cache_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140040) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cache_cfg0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cache_cfg0 = (CACHE_CTRL_cache_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_reg_cache_cfg0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_bus_sts0  ---------------------------
// SVD Line: 4179

unsigned int CACHE_CTRL_bus_sts0 __AT (0x40140044);



// ----------------------  Field Item: CACHE_CTRL_bus_sts0_reg_bus_sts0  --------------------------
// SVD Line: 4188

//  <item> SFDITEM_FIELD__CACHE_CTRL_bus_sts0_reg_bus_sts0
//    <name> reg_bus_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_bus_sts0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_bus_sts0 = (CACHE_CTRL_bus_sts0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_bus_sts0  ------------------------------
// SVD Line: 4179

//  <rtree> SFDITEM_REG__CACHE_CTRL_bus_sts0
//    <name> bus_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140044) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_bus_sts0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_bus_sts0 = (CACHE_CTRL_bus_sts0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_bus_sts0_reg_bus_sts0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_cache_sts0  --------------------------
// SVD Line: 4196

unsigned int CACHE_CTRL_cache_sts0 __AT (0x40140048);



// --------------------  Field Item: CACHE_CTRL_cache_sts0_reg_cache_sts0  ------------------------
// SVD Line: 4205

//  <item> SFDITEM_FIELD__CACHE_CTRL_cache_sts0_reg_cache_sts0
//    <name> reg_cache_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_cache_sts0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cache_sts0 = (CACHE_CTRL_cache_sts0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_cache_sts0  -----------------------------
// SVD Line: 4196

//  <rtree> SFDITEM_REG__CACHE_CTRL_cache_sts0
//    <name> cache_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140048) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cache_sts0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cache_sts0 = (CACHE_CTRL_cache_sts0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cache_sts0_reg_cache_sts0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_cmd_cfg0  ---------------------------
// SVD Line: 4213

unsigned int CACHE_CTRL_cmd_cfg0 __AT (0x40140050);



// ----------------------  Field Item: CACHE_CTRL_cmd_cfg0_reg_cmd_cfg0  --------------------------
// SVD Line: 4222

//  <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg0_reg_cmd_cfg0
//    <name> reg_cmd_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cmd_cfg0 = (CACHE_CTRL_cmd_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_cmd_cfg0  ------------------------------
// SVD Line: 4213

//  <rtree> SFDITEM_REG__CACHE_CTRL_cmd_cfg0
//    <name> cmd_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140050) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cmd_cfg0 = (CACHE_CTRL_cmd_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg0_reg_cmd_cfg0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_cmd_cfg1  ---------------------------
// SVD Line: 4230

unsigned int CACHE_CTRL_cmd_cfg1 __AT (0x40140054);



// ----------------------  Field Item: CACHE_CTRL_cmd_cfg1_reg_cmd_cfg1  --------------------------
// SVD Line: 4239

//  <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg1_reg_cmd_cfg1
//    <name> reg_cmd_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg1 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cmd_cfg1 = (CACHE_CTRL_cmd_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_cmd_cfg1  ------------------------------
// SVD Line: 4230

//  <rtree> SFDITEM_REG__CACHE_CTRL_cmd_cfg1
//    <name> cmd_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140054) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg1 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cmd_cfg1 = (CACHE_CTRL_cmd_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg1_reg_cmd_cfg1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_cmd_cfg2  ---------------------------
// SVD Line: 4247

unsigned int CACHE_CTRL_cmd_cfg2 __AT (0x40140058);



// ----------------------  Field Item: CACHE_CTRL_cmd_cfg2_reg_cmd_cfg2  --------------------------
// SVD Line: 4256

//  <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg2_reg_cmd_cfg2
//    <name> reg_cmd_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg2 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cmd_cfg2 = (CACHE_CTRL_cmd_cfg2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_cmd_cfg2  ------------------------------
// SVD Line: 4247

//  <rtree> SFDITEM_REG__CACHE_CTRL_cmd_cfg2
//    <name> cmd_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140058) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg2 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cmd_cfg2 = (CACHE_CTRL_cmd_cfg2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg2_reg_cmd_cfg2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_int_en  ----------------------------
// SVD Line: 4264

unsigned int CACHE_CTRL_int_en __AT (0x40140060);



// ------------------------  Field Item: CACHE_CTRL_int_en_reg_int_en  ----------------------------
// SVD Line: 4273

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_en_reg_int_en
//    <name> reg_int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140060) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_int_en >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_en = (CACHE_CTRL_int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_int_en  -------------------------------
// SVD Line: 4264

//  <rtree> SFDITEM_REG__CACHE_CTRL_int_en
//    <name> int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140060) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_int_en >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_en = (CACHE_CTRL_int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_en_reg_int_en </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_int_raw  ---------------------------
// SVD Line: 4281

unsigned int CACHE_CTRL_int_raw __AT (0x40140064);



// -----------------------  Field Item: CACHE_CTRL_int_raw_reg_int_raw  ---------------------------
// SVD Line: 4290

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_raw_reg_int_raw
//    <name> reg_int_raw </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_int_raw >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_raw = (CACHE_CTRL_int_raw & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_int_raw  -------------------------------
// SVD Line: 4281

//  <rtree> SFDITEM_REG__CACHE_CTRL_int_raw
//    <name> int_raw </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140064) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_int_raw >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_raw = (CACHE_CTRL_int_raw & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_raw_reg_int_raw </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_int_mask  ---------------------------
// SVD Line: 4298

unsigned int CACHE_CTRL_int_mask __AT (0x40140068);



// ----------------------  Field Item: CACHE_CTRL_int_mask_reg_int_mask  --------------------------
// SVD Line: 4307

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_mask_reg_int_mask
//    <name> reg_int_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140068) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_int_mask >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_mask = (CACHE_CTRL_int_mask & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_int_mask  ------------------------------
// SVD Line: 4298

//  <rtree> SFDITEM_REG__CACHE_CTRL_int_mask
//    <name> int_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140068) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_int_mask >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_mask = (CACHE_CTRL_int_mask & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_mask_reg_int_mask </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_int_clr  ---------------------------
// SVD Line: 4315

unsigned int CACHE_CTRL_int_clr __AT (0x4014006C);



// -----------------------  Field Item: CACHE_CTRL_int_clr_reg_int_clr  ---------------------------
// SVD Line: 4324

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_clr_reg_int_clr
//    <name> reg_int_clr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014006C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_int_clr >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_clr = (CACHE_CTRL_int_clr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_int_clr  -------------------------------
// SVD Line: 4315

//  <rtree> SFDITEM_REG__CACHE_CTRL_int_clr
//    <name> int_clr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014006C) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_int_clr >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_clr = (CACHE_CTRL_int_clr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_clr_reg_int_clr </item>
//  </rtree>
//  


// ---------------------  Register Item Address: CACHE_CTRL_write_hit_cnt  ------------------------
// SVD Line: 4332

unsigned int CACHE_CTRL_write_hit_cnt __AT (0x40140070);



// -----------------  Field Item: CACHE_CTRL_write_hit_cnt_reg_write_hit_cnt  ---------------------
// SVD Line: 4341

//  <item> SFDITEM_FIELD__CACHE_CTRL_write_hit_cnt_reg_write_hit_cnt
//    <name> reg_write_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140070) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_write_hit_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_write_hit_cnt = (CACHE_CTRL_write_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: CACHE_CTRL_write_hit_cnt  ----------------------------
// SVD Line: 4332

//  <rtree> SFDITEM_REG__CACHE_CTRL_write_hit_cnt
//    <name> write_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140070) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_write_hit_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_write_hit_cnt = (CACHE_CTRL_write_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_write_hit_cnt_reg_write_hit_cnt </item>
//  </rtree>
//  


// --------------------  Register Item Address: CACHE_CTRL_write_miss_cnt  ------------------------
// SVD Line: 4349

unsigned int CACHE_CTRL_write_miss_cnt __AT (0x40140074);



// ----------------  Field Item: CACHE_CTRL_write_miss_cnt_reg_write_miss_cnt  --------------------
// SVD Line: 4358

//  <item> SFDITEM_FIELD__CACHE_CTRL_write_miss_cnt_reg_write_miss_cnt
//    <name> reg_write_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140074) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_write_miss_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_write_miss_cnt = (CACHE_CTRL_write_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: CACHE_CTRL_write_miss_cnt  ---------------------------
// SVD Line: 4349

//  <rtree> SFDITEM_REG__CACHE_CTRL_write_miss_cnt
//    <name> write_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140074) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_write_miss_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_write_miss_cnt = (CACHE_CTRL_write_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_write_miss_cnt_reg_write_miss_cnt </item>
//  </rtree>
//  


// ---------------------  Register Item Address: CACHE_CTRL_read_hit_cnt  -------------------------
// SVD Line: 4366

unsigned int CACHE_CTRL_read_hit_cnt __AT (0x40140078);



// ------------------  Field Item: CACHE_CTRL_read_hit_cnt_reg_read_hit_cnt  ----------------------
// SVD Line: 4375

//  <item> SFDITEM_FIELD__CACHE_CTRL_read_hit_cnt_reg_read_hit_cnt
//    <name> reg_read_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140078) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_read_hit_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_read_hit_cnt = (CACHE_CTRL_read_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: CACHE_CTRL_read_hit_cnt  ----------------------------
// SVD Line: 4366

//  <rtree> SFDITEM_REG__CACHE_CTRL_read_hit_cnt
//    <name> read_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140078) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_read_hit_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_read_hit_cnt = (CACHE_CTRL_read_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_read_hit_cnt_reg_read_hit_cnt </item>
//  </rtree>
//  


// ---------------------  Register Item Address: CACHE_CTRL_read_miss_cnt  ------------------------
// SVD Line: 4383

unsigned int CACHE_CTRL_read_miss_cnt __AT (0x4014007C);



// -----------------  Field Item: CACHE_CTRL_read_miss_cnt_reg_read_miss_cnt  ---------------------
// SVD Line: 4392

//  <item> SFDITEM_FIELD__CACHE_CTRL_read_miss_cnt_reg_read_miss_cnt
//    <name> reg_read_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014007C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_read_miss_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_read_miss_cnt = (CACHE_CTRL_read_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: CACHE_CTRL_read_miss_cnt  ----------------------------
// SVD Line: 4383

//  <rtree> SFDITEM_REG__CACHE_CTRL_read_miss_cnt
//    <name> read_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014007C) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_read_miss_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_read_miss_cnt = (CACHE_CTRL_read_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_read_miss_cnt_reg_read_miss_cnt </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_hact_cnt  ---------------------------
// SVD Line: 4400

unsigned int CACHE_CTRL_hact_cnt __AT (0x40140080);



// ----------------------  Field Item: CACHE_CTRL_hact_cnt_reg_hact_cnt  --------------------------
// SVD Line: 4409

//  <item> SFDITEM_FIELD__CACHE_CTRL_hact_cnt_reg_hact_cnt
//    <name> reg_hact_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140080) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_hact_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_hact_cnt = (CACHE_CTRL_hact_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_hact_cnt  ------------------------------
// SVD Line: 4400

//  <rtree> SFDITEM_REG__CACHE_CTRL_hact_cnt
//    <name> hact_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140080) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_hact_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_hact_cnt = (CACHE_CTRL_hact_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_hact_cnt_reg_hact_cnt </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_hrdy_cnt  ---------------------------
// SVD Line: 4417

unsigned int CACHE_CTRL_hrdy_cnt __AT (0x40140084);



// ----------------------  Field Item: CACHE_CTRL_hrdy_cnt_reg_hrdy_cnt  --------------------------
// SVD Line: 4426

//  <item> SFDITEM_FIELD__CACHE_CTRL_hrdy_cnt_reg_hrdy_cnt
//    <name> reg_hrdy_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140084) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_hrdy_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_hrdy_cnt = (CACHE_CTRL_hrdy_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_hrdy_cnt  ------------------------------
// SVD Line: 4417

//  <rtree> SFDITEM_REG__CACHE_CTRL_hrdy_cnt
//    <name> hrdy_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140084) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_hrdy_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_hrdy_cnt = (CACHE_CTRL_hrdy_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_hrdy_cnt_reg_hrdy_cnt </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: CACHE_CTRL  ----------------------------------
// SVD Line: 3879

//  <view> CACHE_CTRL
//    <name> CACHE_CTRL </name>
//    <item> SFDITEM_REG__CACHE_CTRL_enable </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr1 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr2 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr3 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr4 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr5 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr6 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr7 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap1 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap2 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap3 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap4 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap5 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap6 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap7 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cache_cfg0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_bus_sts0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cache_sts0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cmd_cfg0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cmd_cfg1 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cmd_cfg2 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_int_en </item>
//    <item> SFDITEM_REG__CACHE_CTRL_int_raw </item>
//    <item> SFDITEM_REG__CACHE_CTRL_int_mask </item>
//    <item> SFDITEM_REG__CACHE_CTRL_int_clr </item>
//    <item> SFDITEM_REG__CACHE_CTRL_write_hit_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_write_miss_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_read_hit_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_read_miss_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_hact_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_hrdy_cnt </item>
//  </view>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_spi_cmd_addr  -----------------------
// SVD Line: 4447

unsigned int FLASH_SPI_CTRL_spi_cmd_addr __AT (0x40150000);



// ----------------  Field Item: FLASH_SPI_CTRL_spi_cmd_addr_reg_spi_cmd_addr  --------------------
// SVD Line: 4456

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_reg_spi_cmd_addr
//    <name> reg_spi_cmd_addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cmd_addr >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_cmd_addr = (FLASH_SPI_CTRL_spi_cmd_addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: FLASH_SPI_CTRL_spi_cmd_addr  --------------------------
// SVD Line: 4447

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_cmd_addr
//    <name> spi_cmd_addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150000) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cmd_addr >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_cmd_addr = (FLASH_SPI_CTRL_spi_cmd_addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_reg_spi_cmd_addr </item>
//  </rtree>
//  


// ------------------  Register Item Address: FLASH_SPI_CTRL_spi_block_size  ----------------------
// SVD Line: 4464

unsigned int FLASH_SPI_CTRL_spi_block_size __AT (0x40150004);



// --------------  Field Item: FLASH_SPI_CTRL_spi_block_size_reg_spi_block_size  ------------------
// SVD Line: 4473

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_reg_spi_block_size
//    <name> reg_spi_block_size </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_block_size >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_block_size = (FLASH_SPI_CTRL_spi_block_size & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_spi_block_size  -------------------------
// SVD Line: 4464

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_block_size
//    <name> spi_block_size </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150004) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_block_size >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_block_size = (FLASH_SPI_CTRL_spi_block_size & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_reg_spi_block_size </item>
//  </rtree>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_spi_data_fifo  ----------------------
// SVD Line: 4481

unsigned int FLASH_SPI_CTRL_spi_data_fifo __AT (0x40150008);



// ---------------  Field Item: FLASH_SPI_CTRL_spi_data_fifo_reg_spi_data_fifo  -------------------
// SVD Line: 4490

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_data_fifo_reg_spi_data_fifo
//    <name> reg_spi_data_fifo </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_data_fifo >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_data_fifo = (FLASH_SPI_CTRL_spi_data_fifo & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_spi_data_fifo  --------------------------
// SVD Line: 4481

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_data_fifo
//    <name> spi_data_fifo </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150008) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_data_fifo >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_data_fifo = (FLASH_SPI_CTRL_spi_data_fifo & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_data_fifo_reg_spi_data_fifo </item>
//  </rtree>
//  


// --------------------  Register Item Address: FLASH_SPI_CTRL_spi_status  ------------------------
// SVD Line: 4498

unsigned int FLASH_SPI_CTRL_spi_status __AT (0x4015000C);



// ------------------  Field Item: FLASH_SPI_CTRL_spi_status_reg_spi_status  ----------------------
// SVD Line: 4507

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_reg_spi_status
//    <name> reg_spi_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015000C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_status = (FLASH_SPI_CTRL_spi_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_spi_status  ---------------------------
// SVD Line: 4498

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_status
//    <name> spi_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015000C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_status = (FLASH_SPI_CTRL_spi_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_reg_spi_status </item>
//  </rtree>
//  


// ---------------------  Register Item Address: FLASH_SPI_CTRL_rx_status  ------------------------
// SVD Line: 4515

unsigned int FLASH_SPI_CTRL_rx_status __AT (0x40150010);



// -------------------  Field Item: FLASH_SPI_CTRL_rx_status_reg_rx_status  -----------------------
// SVD Line: 4524

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_rx_status_reg_rx_status
//    <name> reg_rx_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_rx_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_rx_status = (FLASH_SPI_CTRL_rx_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_rx_status  ----------------------------
// SVD Line: 4515

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_rx_status
//    <name> rx_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150010) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_rx_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_rx_status = (FLASH_SPI_CTRL_rx_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_rx_status_reg_rx_status </item>
//  </rtree>
//  


// --------------------  Register Item Address: FLASH_SPI_CTRL_spi_config  ------------------------
// SVD Line: 4532

unsigned int FLASH_SPI_CTRL_spi_config __AT (0x40150014);



// ------------------  Field Item: FLASH_SPI_CTRL_spi_config_reg_spi_config  ----------------------
// SVD Line: 4541

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_reg_spi_config
//    <name> reg_spi_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_config = (FLASH_SPI_CTRL_spi_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_spi_config  ---------------------------
// SVD Line: 4532

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_config
//    <name> spi_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150014) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_config = (FLASH_SPI_CTRL_spi_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_reg_spi_config </item>
//  </rtree>
//  


// -----------------  Register Item Address: FLASH_SPI_CTRL_spi_fifo_control  ---------------------
// SVD Line: 4549

unsigned int FLASH_SPI_CTRL_spi_fifo_control __AT (0x40150018);



// ------------  Field Item: FLASH_SPI_CTRL_spi_fifo_control_reg_spi_fifo_control  ----------------
// SVD Line: 4558

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_reg_spi_fifo_control
//    <name> reg_spi_fifo_control </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_fifo_control >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_fifo_control = (FLASH_SPI_CTRL_spi_fifo_control & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: FLASH_SPI_CTRL_spi_fifo_control  ------------------------
// SVD Line: 4549

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_fifo_control
//    <name> spi_fifo_control </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150018) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_fifo_control >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_fifo_control = (FLASH_SPI_CTRL_spi_fifo_control & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_reg_spi_fifo_control </item>
//  </rtree>
//  


// --------------------  Register Item Address: FLASH_SPI_CTRL_spi_cs_size  -----------------------
// SVD Line: 4566

unsigned int FLASH_SPI_CTRL_spi_cs_size __AT (0x4015001C);



// -----------------  Field Item: FLASH_SPI_CTRL_spi_cs_size_reg_spi_cs_size  ---------------------
// SVD Line: 4575

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_reg_spi_cs_size
//    <name> reg_spi_cs_size </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015001C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cs_size >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_cs_size = (FLASH_SPI_CTRL_spi_cs_size & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: FLASH_SPI_CTRL_spi_cs_size  ---------------------------
// SVD Line: 4566

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_cs_size
//    <name> spi_cs_size </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015001C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cs_size >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_cs_size = (FLASH_SPI_CTRL_spi_cs_size & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_reg_spi_cs_size </item>
//  </rtree>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_spi_read_cmd  -----------------------
// SVD Line: 4583

unsigned int FLASH_SPI_CTRL_spi_read_cmd __AT (0x40150020);



// ----------------  Field Item: FLASH_SPI_CTRL_spi_read_cmd_reg_spi_read_cmd  --------------------
// SVD Line: 4592

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_reg_spi_read_cmd
//    <name> reg_spi_read_cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_read_cmd >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: FLASH_SPI_CTRL_spi_read_cmd  --------------------------
// SVD Line: 4583

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_read_cmd
//    <name> spi_read_cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150020) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_read_cmd >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_reg_spi_read_cmd </item>
//  </rtree>
//  


// ------------------  Register Item Address: FLASH_SPI_CTRL_spi_nand_config  ---------------------
// SVD Line: 4600

unsigned int FLASH_SPI_CTRL_spi_nand_config __AT (0x40150024);



// -------------  Field Item: FLASH_SPI_CTRL_spi_nand_config_reg_spi_nand_config  -----------------
// SVD Line: 4609

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_reg_spi_nand_config
//    <name> reg_spi_nand_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_nand_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_nand_config = (FLASH_SPI_CTRL_spi_nand_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: FLASH_SPI_CTRL_spi_nand_config  -------------------------
// SVD Line: 4600

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config
//    <name> spi_nand_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150024) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_nand_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_nand_config = (FLASH_SPI_CTRL_spi_nand_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_reg_spi_nand_config </item>
//  </rtree>
//  


// -----------------  Register Item Address: FLASH_SPI_CTRL_spi_nand_config2  ---------------------
// SVD Line: 4617

unsigned int FLASH_SPI_CTRL_spi_nand_config2 __AT (0x40150028);



// ------------  Field Item: FLASH_SPI_CTRL_spi_nand_config2_reg_spi_nand_config2  ----------------
// SVD Line: 4626

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_reg_spi_nand_config2
//    <name> reg_spi_nand_config2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_nand_config2 >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: FLASH_SPI_CTRL_spi_nand_config2  ------------------------
// SVD Line: 4617

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config2
//    <name> spi_nand_config2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150028) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_nand_config2 >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_reg_spi_nand_config2 </item>
//  </rtree>
//  


// -------------  Register Item Address: FLASH_SPI_CTRL_spi_256_512_flash_config  -----------------
// SVD Line: 4634

unsigned int FLASH_SPI_CTRL_spi_256_512_flash_config __AT (0x4015002C);



// ----  Field Item: FLASH_SPI_CTRL_spi_256_512_flash_config_reg_spi_256_512_flash_config  --------
// SVD Line: 4643

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_reg_spi_256_512_flash_config
//    <name> reg_spi_256_512_flash_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015002C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_256_512_flash_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_256_512_flash_config = (FLASH_SPI_CTRL_spi_256_512_flash_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Register RTree: FLASH_SPI_CTRL_spi_256_512_flash_config  --------------------
// SVD Line: 4634

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_256_512_flash_config
//    <name> spi_256_512_flash_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015002C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_256_512_flash_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_256_512_flash_config = (FLASH_SPI_CTRL_spi_256_512_flash_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_reg_spi_256_512_flash_config </item>
//  </rtree>
//  


// ---------------  Register Item Address: FLASH_SPI_CTRL_spi_128_flash_config  -------------------
// SVD Line: 4651

unsigned int FLASH_SPI_CTRL_spi_128_flash_config __AT (0x40150030);



// --------  Field Item: FLASH_SPI_CTRL_spi_128_flash_config_reg_spi_128_flash_config  ------------
// SVD Line: 4660

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_reg_spi_128_flash_config
//    <name> reg_spi_128_flash_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_128_flash_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register RTree: FLASH_SPI_CTRL_spi_128_flash_config  ----------------------
// SVD Line: 4651

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_128_flash_config
//    <name> spi_128_flash_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150030) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_128_flash_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_reg_spi_128_flash_config </item>
//  </rtree>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_timeout_value  ----------------------
// SVD Line: 4668

unsigned int FLASH_SPI_CTRL_timeout_value __AT (0x40150034);



// ---------------  Field Item: FLASH_SPI_CTRL_timeout_value_reg_timeout_value  -------------------
// SVD Line: 4677

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_timeout_value_reg_timeout_value
//    <name> reg_timeout_value </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_timeout_value >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_timeout_value = (FLASH_SPI_CTRL_timeout_value & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_timeout_value  --------------------------
// SVD Line: 4668

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_timeout_value
//    <name> timeout_value </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150034) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_timeout_value >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_timeout_value = (FLASH_SPI_CTRL_timeout_value & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_timeout_value_reg_timeout_value </item>
//  </rtree>
//  


// ---------------------  Register Item Address: FLASH_SPI_CTRL_tsus_tres  ------------------------
// SVD Line: 4685

unsigned int FLASH_SPI_CTRL_tsus_tres __AT (0x4015003C);



// -------------------  Field Item: FLASH_SPI_CTRL_tsus_tres_reg_tsus_tres  -----------------------
// SVD Line: 4694

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_reg_tsus_tres
//    <name> reg_tsus_tres </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015003C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_tsus_tres >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_tsus_tres = (FLASH_SPI_CTRL_tsus_tres & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_tsus_tres  ----------------------------
// SVD Line: 4685

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_tsus_tres
//    <name> tsus_tres </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015003C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_tsus_tres >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_tsus_tres = (FLASH_SPI_CTRL_tsus_tres & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_reg_tsus_tres </item>
//  </rtree>
//  


// ---------------------  Register Item Address: FLASH_SPI_CTRL_flash_irq  ------------------------
// SVD Line: 4702

unsigned int FLASH_SPI_CTRL_flash_irq __AT (0x40150040);



// -------------------  Field Item: FLASH_SPI_CTRL_flash_irq_reg_flash_irq  -----------------------
// SVD Line: 4711

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_reg_flash_irq
//    <name> reg_flash_irq </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_flash_irq >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_flash_irq = (FLASH_SPI_CTRL_flash_irq & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_flash_irq  ----------------------------
// SVD Line: 4702

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq
//    <name> flash_irq </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150040) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_flash_irq >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_flash_irq = (FLASH_SPI_CTRL_flash_irq & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_reg_flash_irq </item>
//  </rtree>
//  


// ------------------  Register Item Address: FLASH_SPI_CTRL_flash_irq_mask  ----------------------
// SVD Line: 4719

unsigned int FLASH_SPI_CTRL_flash_irq_mask __AT (0x40150044);



// --------------  Field Item: FLASH_SPI_CTRL_flash_irq_mask_reg_flash_irq_mask  ------------------
// SVD Line: 4728

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_reg_flash_irq_mask
//    <name> reg_flash_irq_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_flash_irq_mask >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_flash_irq_mask = (FLASH_SPI_CTRL_flash_irq_mask & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_flash_irq_mask  -------------------------
// SVD Line: 4719

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq_mask
//    <name> flash_irq_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150044) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_flash_irq_mask >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_flash_irq_mask = (FLASH_SPI_CTRL_flash_irq_mask & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_reg_flash_irq_mask </item>
//  </rtree>
//  


// -----------------------------  Peripheral View: FLASH_SPI_CTRL  --------------------------------
// SVD Line: 4436

//  <view> FLASH_SPI_CTRL
//    <name> FLASH_SPI_CTRL </name>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_cmd_addr </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_block_size </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_data_fifo </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_status </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_rx_status </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_fifo_control </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_cs_size </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_read_cmd </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config2 </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_256_512_flash_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_128_flash_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_timeout_value </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_tsus_tres </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq_mask </item>
//  </view>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg0  ----------------------------
// SVD Line: 4749

unsigned int sys_ctrl_cgu_cfg0 __AT (0x40000000);



// -----------------------  Field Item: sys_ctrl_cgu_cfg0_reg_cgu_cfg0  ---------------------------
// SVD Line: 4758

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_reg_cgu_cfg0
//    <name> reg_cgu_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg0  -------------------------------
// SVD Line: 4749

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg0
//    <name> cgu_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000000) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_reg_cgu_cfg0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg1  ----------------------------
// SVD Line: 4766

unsigned int sys_ctrl_cgu_cfg1 __AT (0x40000004);



// -----------------------  Field Item: sys_ctrl_cgu_cfg1_reg_cgu_cfg1  ---------------------------
// SVD Line: 4775

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_reg_cgu_cfg1
//    <name> reg_cgu_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg1 = (sys_ctrl_cgu_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg1  -------------------------------
// SVD Line: 4766

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg1
//    <name> cgu_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000004) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg1 = (sys_ctrl_cgu_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_reg_cgu_cfg1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg2  ----------------------------
// SVD Line: 4783

unsigned int sys_ctrl_cgu_cfg2 __AT (0x40000008);



// -----------------------  Field Item: sys_ctrl_cgu_cfg2_reg_cgu_cfg2  ---------------------------
// SVD Line: 4792

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_reg_cgu_cfg2
//    <name> reg_cgu_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg2 = (sys_ctrl_cgu_cfg2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg2  -------------------------------
// SVD Line: 4783

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg2
//    <name> cgu_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg2 = (sys_ctrl_cgu_cfg2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_reg_cgu_cfg2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg3  ----------------------------
// SVD Line: 4800

unsigned int sys_ctrl_cgu_cfg3 __AT (0x4000000C);



// -----------------------  Field Item: sys_ctrl_cgu_cfg3_reg_cgu_cfg3  ---------------------------
// SVD Line: 4809

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_reg_cgu_cfg3
//    <name> reg_cgu_cfg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000000C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg3 = (sys_ctrl_cgu_cfg3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg3  -------------------------------
// SVD Line: 4800

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg3
//    <name> cgu_cfg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000000C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg3 = (sys_ctrl_cgu_cfg3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_reg_cgu_cfg3 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg4  ----------------------------
// SVD Line: 4817

unsigned int sys_ctrl_cgu_cfg4 __AT (0x40000010);



// -----------------------  Field Item: sys_ctrl_cgu_cfg4_reg_cgu_cfg4  ---------------------------
// SVD Line: 4826

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_reg_cgu_cfg4
//    <name> reg_cgu_cfg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg4 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg4 = (sys_ctrl_cgu_cfg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg4  -------------------------------
// SVD Line: 4817

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg4
//    <name> cgu_cfg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg4 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg4 = (sys_ctrl_cgu_cfg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_reg_cgu_cfg4 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg5  ----------------------------
// SVD Line: 4834

unsigned int sys_ctrl_cgu_cfg5 __AT (0x40000014);



// -----------------------  Field Item: sys_ctrl_cgu_cfg5_reg_cgu_cfg5  ---------------------------
// SVD Line: 4843

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_reg_cgu_cfg5
//    <name> reg_cgu_cfg5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg5 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg5 = (sys_ctrl_cgu_cfg5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg5  -------------------------------
// SVD Line: 4834

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg5
//    <name> cgu_cfg5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000014) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg5 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg5 = (sys_ctrl_cgu_cfg5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_reg_cgu_cfg5 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg6  ----------------------------
// SVD Line: 4851

unsigned int sys_ctrl_cgu_cfg6 __AT (0x40000018);



// -----------------------  Field Item: sys_ctrl_cgu_cfg6_reg_cgu_cfg6  ---------------------------
// SVD Line: 4860

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_reg_cgu_cfg6
//    <name> reg_cgu_cfg6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg6 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg6 = (sys_ctrl_cgu_cfg6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg6  -------------------------------
// SVD Line: 4851

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg6
//    <name> cgu_cfg6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg6 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg6 = (sys_ctrl_cgu_cfg6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_reg_cgu_cfg6 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg7  ----------------------------
// SVD Line: 4868

unsigned int sys_ctrl_cgu_cfg7 __AT (0x4000001C);



// -----------------------  Field Item: sys_ctrl_cgu_cfg7_reg_cgu_cfg7  ---------------------------
// SVD Line: 4877

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_reg_cgu_cfg7
//    <name> reg_cgu_cfg7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg7 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg7 = (sys_ctrl_cgu_cfg7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg7  -------------------------------
// SVD Line: 4868

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg7
//    <name> cgu_cfg7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg7 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg7 = (sys_ctrl_cgu_cfg7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_reg_cgu_cfg7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_rstu_cfg0  ---------------------------
// SVD Line: 4885

unsigned int sys_ctrl_rstu_cfg0 __AT (0x40000020);



// ----------------------  Field Item: sys_ctrl_rstu_cfg0_reg_rstu_cfg0  --------------------------
// SVD Line: 4894

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_reg_rstu_cfg0
//    <name> reg_rstu_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_rstu_cfg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rstu_cfg0 = (sys_ctrl_rstu_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_rstu_cfg0  -------------------------------
// SVD Line: 4885

//  <rtree> SFDITEM_REG__sys_ctrl_rstu_cfg0
//    <name> rstu_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000020) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_rstu_cfg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rstu_cfg0 = (sys_ctrl_rstu_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_reg_rstu_cfg0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_rstu_cfg1  ---------------------------
// SVD Line: 4902

unsigned int sys_ctrl_rstu_cfg1 __AT (0x40000024);



// ----------------------  Field Item: sys_ctrl_rstu_cfg1_reg_rstu_cfg1  --------------------------
// SVD Line: 4911

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_reg_rstu_cfg1
//    <name> reg_rstu_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_rstu_cfg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rstu_cfg1 = (sys_ctrl_rstu_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_rstu_cfg1  -------------------------------
// SVD Line: 4902

//  <rtree> SFDITEM_REG__sys_ctrl_rstu_cfg1
//    <name> rstu_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000024) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_rstu_cfg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rstu_cfg1 = (sys_ctrl_rstu_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_reg_rstu_cfg1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_sys_ctrl_0  ---------------------------
// SVD Line: 4919

unsigned int sys_ctrl_sys_ctrl_0 __AT (0x40000028);



// ---------------------  Field Item: sys_ctrl_sys_ctrl_0_reg_sys_ctrl_0  -------------------------
// SVD Line: 4928

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_sys_ctrl_0
//    <name> reg_sys_ctrl_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_ctrl_0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_ctrl_0 = (sys_ctrl_sys_ctrl_0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_sys_ctrl_0  ------------------------------
// SVD Line: 4919

//  <rtree> SFDITEM_REG__sys_ctrl_sys_ctrl_0
//    <name> sys_ctrl_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000028) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_ctrl_0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_ctrl_0 = (sys_ctrl_sys_ctrl_0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_sys_ctrl_0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg8  ----------------------------
// SVD Line: 4936

unsigned int sys_ctrl_cgu_cfg8 __AT (0x4000002C);



// -----------------------  Field Item: sys_ctrl_cgu_cfg8_reg_cgu_cfg8  ---------------------------
// SVD Line: 4945

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_reg_cgu_cfg8
//    <name> reg_cgu_cfg8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000002C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg8 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg8  -------------------------------
// SVD Line: 4936

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg8
//    <name> cgu_cfg8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000002C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg8 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_reg_cgu_cfg8 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_dma_ctrl_0  ---------------------------
// SVD Line: 4953

unsigned int sys_ctrl_dma_ctrl_0 __AT (0x40000030);



// ---------------------  Field Item: sys_ctrl_dma_ctrl_0_reg_dma_ctrl_0  -------------------------
// SVD Line: 4962

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_reg_dma_ctrl_0
//    <name> reg_dma_ctrl_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_dma_ctrl_0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_dma_ctrl_0  ------------------------------
// SVD Line: 4953

//  <rtree> SFDITEM_REG__sys_ctrl_dma_ctrl_0
//    <name> dma_ctrl_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000030) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_dma_ctrl_0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_reg_dma_ctrl_0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_dma_ctrl_1  ---------------------------
// SVD Line: 4970

unsigned int sys_ctrl_dma_ctrl_1 __AT (0x40000034);



// ---------------------  Field Item: sys_ctrl_dma_ctrl_1_reg_dma_ctrl_1  -------------------------
// SVD Line: 4979

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_reg_dma_ctrl_1
//    <name> reg_dma_ctrl_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_dma_ctrl_1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_dma_ctrl_1  ------------------------------
// SVD Line: 4970

//  <rtree> SFDITEM_REG__sys_ctrl_dma_ctrl_1
//    <name> dma_ctrl_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000034) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_dma_ctrl_1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_reg_dma_ctrl_1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_pll_ctrl_reg  --------------------------
// SVD Line: 4987

unsigned int sys_ctrl_pll_ctrl_reg __AT (0x40000040);



// -------------------  Field Item: sys_ctrl_pll_ctrl_reg_reg_pll_ctrl_reg  -----------------------
// SVD Line: 4996

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_reg_pll_ctrl_reg
//    <name> reg_pll_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_pll_ctrl_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_pll_ctrl_reg  -----------------------------
// SVD Line: 4987

//  <rtree> SFDITEM_REG__sys_ctrl_pll_ctrl_reg
//    <name> pll_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000040) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_pll_ctrl_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_reg_pll_ctrl_reg </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ana_ctrl_reg  --------------------------
// SVD Line: 5004

unsigned int sys_ctrl_ana_ctrl_reg __AT (0x40000044);



// -------------------  Field Item: sys_ctrl_ana_ctrl_reg_reg_ana_ctrl_reg  -----------------------
// SVD Line: 5013

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_ana_ctrl_reg
//    <name> reg_ana_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_ana_ctrl_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_ana_ctrl_reg = (sys_ctrl_ana_ctrl_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ana_ctrl_reg  -----------------------------
// SVD Line: 5004

//  <rtree> SFDITEM_REG__sys_ctrl_ana_ctrl_reg
//    <name> ana_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000044) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ana_ctrl_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_ana_ctrl_reg = (sys_ctrl_ana_ctrl_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_ana_ctrl_reg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_qdec_cfg  ----------------------------
// SVD Line: 5021

unsigned int sys_ctrl_qdec_cfg __AT (0x40000054);



// -----------------------  Field Item: sys_ctrl_qdec_cfg_reg_qdec_cfg  ---------------------------
// SVD Line: 5030

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_reg_qdec_cfg
//    <name> reg_qdec_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_qdec_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_qdec_cfg = (sys_ctrl_qdec_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_qdec_cfg  -------------------------------
// SVD Line: 5021

//  <rtree> SFDITEM_REG__sys_ctrl_qdec_cfg
//    <name> qdec_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000054) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_qdec_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_qdec_cfg = (sys_ctrl_qdec_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_reg_qdec_cfg </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_sys_io_status  -------------------------
// SVD Line: 5038

unsigned int sys_ctrl_sys_io_status __AT (0x40000060);



// ------------------  Field Item: sys_ctrl_sys_io_status_reg_sys_io_status  ----------------------
// SVD Line: 5047

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_reg_sys_io_status
//    <name> reg_sys_io_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000060) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_io_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_status = (sys_ctrl_sys_io_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: sys_ctrl_sys_io_status  -----------------------------
// SVD Line: 5038

//  <rtree> SFDITEM_REG__sys_ctrl_sys_io_status
//    <name> sys_io_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000060) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_io_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_status = (sys_ctrl_sys_io_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_reg_sys_io_status </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_sys_io_wk_source  ------------------------
// SVD Line: 5055

unsigned int sys_ctrl_sys_io_wk_source __AT (0x40000064);



// ---------------  Field Item: sys_ctrl_sys_io_wk_source_reg_sys_io_wk_source  -------------------
// SVD Line: 5064

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_wk_source_reg_sys_io_wk_source
//    <name> reg_sys_io_wk_source </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_io_wk_source >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_wk_source = (sys_ctrl_sys_io_wk_source & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_sys_io_wk_source  ---------------------------
// SVD Line: 5055

//  <rtree> SFDITEM_REG__sys_ctrl_sys_io_wk_source
//    <name> sys_io_wk_source </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000064) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_io_wk_source >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_wk_source = (sys_ctrl_sys_io_wk_source & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_wk_source_reg_sys_io_wk_source </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_sys_io_in_status  ------------------------
// SVD Line: 5072

unsigned int sys_ctrl_sys_io_in_status __AT (0x40000068);



// ---------------  Field Item: sys_ctrl_sys_io_in_status_reg_sys_io_in_status  -------------------
// SVD Line: 5081

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_in_status_reg_sys_io_in_status
//    <name> reg_sys_io_in_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000068) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_io_in_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_in_status = (sys_ctrl_sys_io_in_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_sys_io_in_status  ---------------------------
// SVD Line: 5072

//  <rtree> SFDITEM_REG__sys_ctrl_sys_io_in_status
//    <name> sys_io_in_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000068) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_io_in_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_in_status = (sys_ctrl_sys_io_in_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_in_status_reg_sys_io_in_status </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_p_cap_ctrl  ---------------------------
// SVD Line: 5089

unsigned int sys_ctrl_p_cap_ctrl __AT (0x40000070);



// ---------------------  Field Item: sys_ctrl_p_cap_ctrl_reg_p_cap_ctrl  -------------------------
// SVD Line: 5098

//  <item> SFDITEM_FIELD__sys_ctrl_p_cap_ctrl_reg_p_cap_ctrl
//    <name> reg_p_cap_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000070) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_p_cap_ctrl >> 0) & 0xFFFFFFFF), ((sys_ctrl_p_cap_ctrl = (sys_ctrl_p_cap_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_p_cap_ctrl  ------------------------------
// SVD Line: 5089

//  <rtree> SFDITEM_REG__sys_ctrl_p_cap_ctrl
//    <name> p_cap_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000070) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_p_cap_ctrl >> 0) & 0xFFFFFFFF), ((sys_ctrl_p_cap_ctrl = (sys_ctrl_p_cap_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_p_cap_ctrl_reg_p_cap_ctrl </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_sys_eco_reg  --------------------------
// SVD Line: 5106

unsigned int sys_ctrl_sys_eco_reg __AT (0x40000074);



// --------------------  Field Item: sys_ctrl_sys_eco_reg_reg_sys_eco_reg  ------------------------
// SVD Line: 5115

//  <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_reg_sys_eco_reg
//    <name> reg_sys_eco_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000074) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_eco_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_eco_reg = (sys_ctrl_sys_eco_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_sys_eco_reg  ------------------------------
// SVD Line: 5106

//  <rtree> SFDITEM_REG__sys_ctrl_sys_eco_reg
//    <name> sys_eco_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000074) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_eco_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_eco_reg = (sys_ctrl_sys_eco_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_reg_sys_eco_reg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_sys_lock  ----------------------------
// SVD Line: 5123

unsigned int sys_ctrl_sys_lock __AT (0x4000007C);



// -----------------------  Field Item: sys_ctrl_sys_lock_reg_sys_lock  ---------------------------
// SVD Line: 5132

//  <item> SFDITEM_FIELD__sys_ctrl_sys_lock_reg_sys_lock
//    <name> reg_sys_lock </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000007C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_lock >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_lock = (sys_ctrl_sys_lock & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_sys_lock  -------------------------------
// SVD Line: 5123

//  <rtree> SFDITEM_REG__sys_ctrl_sys_lock
//    <name> sys_lock </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000007C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_lock >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_lock = (sys_ctrl_sys_lock & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_lock_reg_sys_lock </item>
//  </rtree>
//  


// -------------------------  Register Item Address: sys_ctrl_usb_cfg  ----------------------------
// SVD Line: 5140

unsigned int sys_ctrl_usb_cfg __AT (0x40000080);



// ------------------------  Field Item: sys_ctrl_usb_cfg_reg_usb_cfg  ----------------------------
// SVD Line: 5149

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_reg_usb_cfg
//    <name> reg_usb_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000080) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_usb_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_usb_cfg = (sys_ctrl_usb_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_usb_cfg  --------------------------------
// SVD Line: 5140

//  <rtree> SFDITEM_REG__sys_ctrl_usb_cfg
//    <name> usb_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000080) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_usb_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_usb_cfg = (sys_ctrl_usb_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_reg_usb_cfg </item>
//  </rtree>
//  


// -------------------------  Register Item Address: sys_ctrl_chip_id  ----------------------------
// SVD Line: 5157

unsigned int sys_ctrl_chip_id __AT (0x40000160);



// ------------------------  Field Item: sys_ctrl_chip_id_reg_chip_id  ----------------------------
// SVD Line: 5166

//  <item> SFDITEM_FIELD__sys_ctrl_chip_id_reg_chip_id
//    <name> reg_chip_id </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000160) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_chip_id >> 0) & 0xFFFFFFFF), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_chip_id  --------------------------------
// SVD Line: 5157

//  <rtree> SFDITEM_REG__sys_ctrl_chip_id
//    <name> chip_id </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000160) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_chip_id >> 0) & 0xFFFFFFFF), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_chip_id_reg_chip_id </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_rf_ctrl0  ----------------------------
// SVD Line: 5174

unsigned int sys_ctrl_rf_ctrl0 __AT (0x40000164);



// -----------------------  Field Item: sys_ctrl_rf_ctrl0_reg_rf_ctrl0  ---------------------------
// SVD Line: 5183

//  <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl0_reg_rf_ctrl0
//    <name> reg_rf_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000164) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_rf_ctrl0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rf_ctrl0 = (sys_ctrl_rf_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_rf_ctrl0  -------------------------------
// SVD Line: 5174

//  <rtree> SFDITEM_REG__sys_ctrl_rf_ctrl0
//    <name> rf_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000164) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_rf_ctrl0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rf_ctrl0 = (sys_ctrl_rf_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl0_reg_rf_ctrl0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_rf_ctrl1  ----------------------------
// SVD Line: 5191

unsigned int sys_ctrl_rf_ctrl1 __AT (0x40000168);



// -----------------------  Field Item: sys_ctrl_rf_ctrl1_reg_rf_ctrl1  ---------------------------
// SVD Line: 5200

//  <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl1_reg_rf_ctrl1
//    <name> reg_rf_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000168) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_rf_ctrl1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rf_ctrl1 = (sys_ctrl_rf_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_rf_ctrl1  -------------------------------
// SVD Line: 5191

//  <rtree> SFDITEM_REG__sys_ctrl_rf_ctrl1
//    <name> rf_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000168) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_rf_ctrl1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rf_ctrl1 = (sys_ctrl_rf_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl1_reg_rf_ctrl1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_mem_cfg_reg0  --------------------------
// SVD Line: 5208

unsigned int sys_ctrl_mem_cfg_reg0 __AT (0x40000170);



// -------------------  Field Item: sys_ctrl_mem_cfg_reg0_reg_mem_cfg_reg0  -----------------------
// SVD Line: 5217

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_reg_mem_cfg_reg0
//    <name> reg_mem_cfg_reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000170) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_mem_cfg_reg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_mem_cfg_reg0  -----------------------------
// SVD Line: 5208

//  <rtree> SFDITEM_REG__sys_ctrl_mem_cfg_reg0
//    <name> mem_cfg_reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000170) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_mem_cfg_reg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_reg_mem_cfg_reg0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_mem_cfg_reg1  --------------------------
// SVD Line: 5225

unsigned int sys_ctrl_mem_cfg_reg1 __AT (0x40000174);



// -------------------  Field Item: sys_ctrl_mem_cfg_reg1_reg_mem_cfg_reg1  -----------------------
// SVD Line: 5234

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_reg_mem_cfg_reg1
//    <name> reg_mem_cfg_reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000174) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_mem_cfg_reg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_mem_cfg_reg1  -----------------------------
// SVD Line: 5225

//  <rtree> SFDITEM_REG__sys_ctrl_mem_cfg_reg1
//    <name> mem_cfg_reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000174) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_mem_cfg_reg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_reg_mem_cfg_reg1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_remap_cfg  ---------------------------
// SVD Line: 5242

unsigned int sys_ctrl_remap_cfg __AT (0x40000178);



// ----------------------  Field Item: sys_ctrl_remap_cfg_reg_remap_cfg  --------------------------
// SVD Line: 5251

//  <item> SFDITEM_FIELD__sys_ctrl_remap_cfg_reg_remap_cfg
//    <name> reg_remap_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000178) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_remap_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_remap_cfg = (sys_ctrl_remap_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_remap_cfg  -------------------------------
// SVD Line: 5242

//  <rtree> SFDITEM_REG__sys_ctrl_remap_cfg
//    <name> remap_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000178) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_remap_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_remap_cfg = (sys_ctrl_remap_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_remap_cfg_reg_remap_cfg </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_dbg_cfg_reg  --------------------------
// SVD Line: 5259

unsigned int sys_ctrl_dbg_cfg_reg __AT (0x40000190);



// --------------------  Field Item: sys_ctrl_dbg_cfg_reg_reg_dbg_cfg_reg  ------------------------
// SVD Line: 5268

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_reg_dbg_cfg_reg
//    <name> reg_dbg_cfg_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000190) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_dbg_cfg_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_dbg_cfg_reg  ------------------------------
// SVD Line: 5259

//  <rtree> SFDITEM_REG__sys_ctrl_dbg_cfg_reg
//    <name> dbg_cfg_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000190) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_dbg_cfg_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_reg_dbg_cfg_reg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_io_vdd_ok  ---------------------------
// SVD Line: 5276

unsigned int sys_ctrl_io_vdd_ok __AT (0x400001C4);



// ----------------------  Field Item: sys_ctrl_io_vdd_ok_reg_io_vdd_ok  --------------------------
// SVD Line: 5285

//  <item> SFDITEM_FIELD__sys_ctrl_io_vdd_ok_reg_io_vdd_ok
//    <name> reg_io_vdd_ok </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001C4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_io_vdd_ok >> 0) & 0xFFFFFFFF), ((sys_ctrl_io_vdd_ok = (sys_ctrl_io_vdd_ok & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_io_vdd_ok  -------------------------------
// SVD Line: 5276

//  <rtree> SFDITEM_REG__sys_ctrl_io_vdd_ok
//    <name> io_vdd_ok </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001C4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_io_vdd_ok >> 0) & 0xFFFFFFFF), ((sys_ctrl_io_vdd_ok = (sys_ctrl_io_vdd_ok & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_io_vdd_ok_reg_io_vdd_ok </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_vld_clk_rd  ---------------------------
// SVD Line: 5293

unsigned int sys_ctrl_vld_clk_rd __AT (0x400001C8);



// ---------------------  Field Item: sys_ctrl_vld_clk_rd_reg_vld_clk_rd  -------------------------
// SVD Line: 5302

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_reg_vld_clk_rd
//    <name> reg_vld_clk_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001C8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_vld_clk_rd >> 0) & 0xFFFFFFFF), ((sys_ctrl_vld_clk_rd = (sys_ctrl_vld_clk_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_vld_clk_rd  ------------------------------
// SVD Line: 5293

//  <rtree> SFDITEM_REG__sys_ctrl_vld_clk_rd
//    <name> vld_clk_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001C8) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_vld_clk_rd >> 0) & 0xFFFFFFFF), ((sys_ctrl_vld_clk_rd = (sys_ctrl_vld_clk_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_reg_vld_clk_rd </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_vld_clk_rd1  --------------------------
// SVD Line: 5310

unsigned int sys_ctrl_vld_clk_rd1 __AT (0x400001CC);



// --------------------  Field Item: sys_ctrl_vld_clk_rd1_reg_vld_clk_rd1  ------------------------
// SVD Line: 5319

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_reg_vld_clk_rd1
//    <name> reg_vld_clk_rd1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001CC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_vld_clk_rd1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_vld_clk_rd1 = (sys_ctrl_vld_clk_rd1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_vld_clk_rd1  ------------------------------
// SVD Line: 5310

//  <rtree> SFDITEM_REG__sys_ctrl_vld_clk_rd1
//    <name> vld_clk_rd1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001CC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_vld_clk_rd1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_vld_clk_rd1 = (sys_ctrl_vld_clk_rd1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_reg_vld_clk_rd1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io0  ---------------------------
// SVD Line: 5327

unsigned int sys_ctrl_reg_rd_io0 __AT (0x400001D0);



// ---------------------  Field Item: sys_ctrl_reg_rd_io0_reg_reg_rd_io0  -------------------------
// SVD Line: 5336

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io0_reg_reg_rd_io0
//    <name> reg_reg_rd_io0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io0 = (sys_ctrl_reg_rd_io0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io0  ------------------------------
// SVD Line: 5327

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io0
//    <name> reg_rd_io0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io0 = (sys_ctrl_reg_rd_io0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io0_reg_reg_rd_io0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io1  ---------------------------
// SVD Line: 5344

unsigned int sys_ctrl_reg_rd_io1 __AT (0x400001D4);



// ---------------------  Field Item: sys_ctrl_reg_rd_io1_reg_reg_rd_io1  -------------------------
// SVD Line: 5353

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io1_reg_reg_rd_io1
//    <name> reg_reg_rd_io1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io1 = (sys_ctrl_reg_rd_io1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io1  ------------------------------
// SVD Line: 5344

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io1
//    <name> reg_rd_io1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io1 = (sys_ctrl_reg_rd_io1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io1_reg_reg_rd_io1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io2  ---------------------------
// SVD Line: 5361

unsigned int sys_ctrl_reg_rd_io2 __AT (0x400001D8);



// ---------------------  Field Item: sys_ctrl_reg_rd_io2_reg_reg_rd_io2  -------------------------
// SVD Line: 5370

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io2_reg_reg_rd_io2
//    <name> reg_reg_rd_io2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io2 = (sys_ctrl_reg_rd_io2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io2  ------------------------------
// SVD Line: 5361

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io2
//    <name> reg_rd_io2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D8) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io2 = (sys_ctrl_reg_rd_io2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io2_reg_reg_rd_io2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io3  ---------------------------
// SVD Line: 5378

unsigned int sys_ctrl_reg_rd_io3 __AT (0x400001DC);



// ---------------------  Field Item: sys_ctrl_reg_rd_io3_reg_reg_rd_io3  -------------------------
// SVD Line: 5387

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_reg_rd_io3
//    <name> reg_reg_rd_io3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001DC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io3  ------------------------------
// SVD Line: 5378

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io3
//    <name> reg_rd_io3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001DC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_reg_rd_io3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_clk_out_func_cfg  ------------------------
// SVD Line: 5395

unsigned int sys_ctrl_clk_out_func_cfg __AT (0x400001E0);



// ---------------  Field Item: sys_ctrl_clk_out_func_cfg_reg_clk_out_func_cfg  -------------------
// SVD Line: 5404

//  <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_reg_clk_out_func_cfg
//    <name> reg_clk_out_func_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001E0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_clk_out_func_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_clk_out_func_cfg = (sys_ctrl_clk_out_func_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_clk_out_func_cfg  ---------------------------
// SVD Line: 5395

//  <rtree> SFDITEM_REG__sys_ctrl_clk_out_func_cfg
//    <name> clk_out_func_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001E0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_clk_out_func_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_clk_out_func_cfg = (sys_ctrl_clk_out_func_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_reg_clk_out_func_cfg </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG0  -----------------------
// SVD Line: 5412

unsigned int sys_ctrl_REG_GPIOTE_CONFIG0 __AT (0x400001F0);



// -------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG0_reg_REG_GPIOTE_CONFIG0  -----------------
// SVD Line: 5421

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG0_reg_REG_GPIOTE_CONFIG0
//    <name> reg_REG_GPIOTE_CONFIG0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001F0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG0 = (sys_ctrl_REG_GPIOTE_CONFIG0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG0  --------------------------
// SVD Line: 5412

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG0
//    <name> REG_GPIOTE_CONFIG0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001F0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG0 = (sys_ctrl_REG_GPIOTE_CONFIG0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG0_reg_REG_GPIOTE_CONFIG0 </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG1  -----------------------
// SVD Line: 5429

unsigned int sys_ctrl_REG_GPIOTE_CONFIG1 __AT (0x400001F4);



// -------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG1_reg_REG_GPIOTE_CONFIG1  -----------------
// SVD Line: 5438

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG1_reg_REG_GPIOTE_CONFIG1
//    <name> reg_REG_GPIOTE_CONFIG1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001F4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG1 = (sys_ctrl_REG_GPIOTE_CONFIG1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG1  --------------------------
// SVD Line: 5429

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG1
//    <name> REG_GPIOTE_CONFIG1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001F4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG1 = (sys_ctrl_REG_GPIOTE_CONFIG1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG1_reg_REG_GPIOTE_CONFIG1 </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG2  -----------------------
// SVD Line: 5446

unsigned int sys_ctrl_REG_GPIOTE_CONFIG2 __AT (0x400001F8);



// -------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG2_reg_REG_GPIOTE_CONFIG2  -----------------
// SVD Line: 5455

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG2_reg_REG_GPIOTE_CONFIG2
//    <name> reg_REG_GPIOTE_CONFIG2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001F8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG2 = (sys_ctrl_REG_GPIOTE_CONFIG2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG2  --------------------------
// SVD Line: 5446

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG2
//    <name> REG_GPIOTE_CONFIG2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001F8) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG2 = (sys_ctrl_REG_GPIOTE_CONFIG2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG2_reg_REG_GPIOTE_CONFIG2 </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG3  -----------------------
// SVD Line: 5463

unsigned int sys_ctrl_REG_GPIOTE_CONFIG3 __AT (0x400001FC);



// -------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG3_reg_REG_GPIOTE_CONFIG3  -----------------
// SVD Line: 5472

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG3_reg_REG_GPIOTE_CONFIG3
//    <name> reg_REG_GPIOTE_CONFIG3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001FC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG3 = (sys_ctrl_REG_GPIOTE_CONFIG3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG3  --------------------------
// SVD Line: 5463

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG3
//    <name> REG_GPIOTE_CONFIG3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001FC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG3 = (sys_ctrl_REG_GPIOTE_CONFIG3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG3_reg_REG_GPIOTE_CONFIG3 </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG4  -----------------------
// SVD Line: 5480

unsigned int sys_ctrl_REG_GPIOTE_CONFIG4 __AT (0x40000200);



// -------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG4_reg_REG_GPIOTE_CONFIG4  -----------------
// SVD Line: 5489

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG4_reg_REG_GPIOTE_CONFIG4
//    <name> reg_REG_GPIOTE_CONFIG4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000200) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG4 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG4 = (sys_ctrl_REG_GPIOTE_CONFIG4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG4  --------------------------
// SVD Line: 5480

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG4
//    <name> REG_GPIOTE_CONFIG4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000200) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG4 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG4 = (sys_ctrl_REG_GPIOTE_CONFIG4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG4_reg_REG_GPIOTE_CONFIG4 </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG5  -----------------------
// SVD Line: 5497

unsigned int sys_ctrl_REG_GPIOTE_CONFIG5 __AT (0x40000204);



// -------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG5_reg_REG_GPIOTE_CONFIG5  -----------------
// SVD Line: 5506

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG5_reg_REG_GPIOTE_CONFIG5
//    <name> reg_REG_GPIOTE_CONFIG5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000204) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG5 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG5 = (sys_ctrl_REG_GPIOTE_CONFIG5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG5  --------------------------
// SVD Line: 5497

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG5
//    <name> REG_GPIOTE_CONFIG5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000204) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG5 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG5 = (sys_ctrl_REG_GPIOTE_CONFIG5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG5_reg_REG_GPIOTE_CONFIG5 </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG6  -----------------------
// SVD Line: 5514

unsigned int sys_ctrl_REG_GPIOTE_CONFIG6 __AT (0x40000208);



// -------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG6_reg_REG_GPIOTE_CONFIG6  -----------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG6_reg_REG_GPIOTE_CONFIG6
//    <name> reg_REG_GPIOTE_CONFIG6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000208) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG6 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG6 = (sys_ctrl_REG_GPIOTE_CONFIG6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG6  --------------------------
// SVD Line: 5514

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG6
//    <name> REG_GPIOTE_CONFIG6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000208) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG6 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG6 = (sys_ctrl_REG_GPIOTE_CONFIG6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG6_reg_REG_GPIOTE_CONFIG6 </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG7  -----------------------
// SVD Line: 5531

unsigned int sys_ctrl_REG_GPIOTE_CONFIG7 __AT (0x4000020C);



// -------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG7_reg_REG_GPIOTE_CONFIG7  -----------------
// SVD Line: 5540

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG7_reg_REG_GPIOTE_CONFIG7
//    <name> reg_REG_GPIOTE_CONFIG7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000020C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG7 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG7 = (sys_ctrl_REG_GPIOTE_CONFIG7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG7  --------------------------
// SVD Line: 5531

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG7
//    <name> REG_GPIOTE_CONFIG7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000020C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG7 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG7 = (sys_ctrl_REG_GPIOTE_CONFIG7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG7_reg_REG_GPIOTE_CONFIG7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_REG_DLY_CHAIN_EN  ------------------------
// SVD Line: 5548

unsigned int sys_ctrl_REG_DLY_CHAIN_EN __AT (0x40000210);



// ---------------  Field Item: sys_ctrl_REG_DLY_CHAIN_EN_reg_REG_DLY_CHAIN_EN  -------------------
// SVD Line: 5557

//  <item> SFDITEM_FIELD__sys_ctrl_REG_DLY_CHAIN_EN_reg_REG_DLY_CHAIN_EN
//    <name> reg_REG_DLY_CHAIN_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000210) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_DLY_CHAIN_EN >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_DLY_CHAIN_EN = (sys_ctrl_REG_DLY_CHAIN_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_REG_DLY_CHAIN_EN  ---------------------------
// SVD Line: 5548

//  <rtree> SFDITEM_REG__sys_ctrl_REG_DLY_CHAIN_EN
//    <name> REG_DLY_CHAIN_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000210) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_DLY_CHAIN_EN >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_DLY_CHAIN_EN = (sys_ctrl_REG_DLY_CHAIN_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_DLY_CHAIN_EN_reg_REG_DLY_CHAIN_EN </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_REG_DLY_CHAIN_CNT  -----------------------
// SVD Line: 5565

unsigned int sys_ctrl_REG_DLY_CHAIN_CNT __AT (0x40000214);



// --------------  Field Item: sys_ctrl_REG_DLY_CHAIN_CNT_reg_REG_DLY_CHAIN_CNT  ------------------
// SVD Line: 5574

//  <item> SFDITEM_FIELD__sys_ctrl_REG_DLY_CHAIN_CNT_reg_REG_DLY_CHAIN_CNT
//    <name> reg_REG_DLY_CHAIN_CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000214) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_DLY_CHAIN_CNT >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_DLY_CHAIN_CNT = (sys_ctrl_REG_DLY_CHAIN_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_DLY_CHAIN_CNT  ---------------------------
// SVD Line: 5565

//  <rtree> SFDITEM_REG__sys_ctrl_REG_DLY_CHAIN_CNT
//    <name> REG_DLY_CHAIN_CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000214) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_DLY_CHAIN_CNT >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_DLY_CHAIN_CNT = (sys_ctrl_REG_DLY_CHAIN_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_DLY_CHAIN_CNT_reg_REG_DLY_CHAIN_CNT </item>
//  </rtree>
//  


// ---------------------  Register Item Address: sys_ctrl_REG_RSTNSRC_DET  ------------------------
// SVD Line: 5582

unsigned int sys_ctrl_REG_RSTNSRC_DET __AT (0x40000218);



// ----------------  Field Item: sys_ctrl_REG_RSTNSRC_DET_reg_REG_RSTNSRC_DET  --------------------
// SVD Line: 5591

//  <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_reg_REG_RSTNSRC_DET
//    <name> reg_REG_RSTNSRC_DET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000218) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_RSTNSRC_DET >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_RSTNSRC_DET = (sys_ctrl_REG_RSTNSRC_DET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_REG_RSTNSRC_DET  ----------------------------
// SVD Line: 5582

//  <rtree> SFDITEM_REG__sys_ctrl_REG_RSTNSRC_DET
//    <name> REG_RSTNSRC_DET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000218) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_RSTNSRC_DET >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_RSTNSRC_DET = (sys_ctrl_REG_RSTNSRC_DET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_reg_REG_RSTNSRC_DET </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg9  ----------------------------
// SVD Line: 5599

unsigned int sys_ctrl_cgu_cfg9 __AT (0x4000021C);



// -----------------------  Field Item: sys_ctrl_cgu_cfg9_reg_cgu_cfg9  ---------------------------
// SVD Line: 5608

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_reg_cgu_cfg9
//    <name> reg_cgu_cfg9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000021C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg9 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg9 = (sys_ctrl_cgu_cfg9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg9  -------------------------------
// SVD Line: 5599

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg9
//    <name> cgu_cfg9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000021C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg9 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg9 = (sys_ctrl_cgu_cfg9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_reg_cgu_cfg9 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: sys_ctrl_pwm_timer_b_inv  ------------------------
// SVD Line: 5616

unsigned int sys_ctrl_pwm_timer_b_inv __AT (0x40000220);



// ----------------  Field Item: sys_ctrl_pwm_timer_b_inv_reg_pwm_timer_b_inv  --------------------
// SVD Line: 5625

//  <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_reg_pwm_timer_b_inv
//    <name> reg_pwm_timer_b_inv </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000220) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_pwm_timer_b_inv >> 0) & 0xFFFFFFFF), ((sys_ctrl_pwm_timer_b_inv = (sys_ctrl_pwm_timer_b_inv & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_pwm_timer_b_inv  ----------------------------
// SVD Line: 5616

//  <rtree> SFDITEM_REG__sys_ctrl_pwm_timer_b_inv
//    <name> pwm_timer_b_inv </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000220) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_pwm_timer_b_inv >> 0) & 0xFFFFFFFF), ((sys_ctrl_pwm_timer_b_inv = (sys_ctrl_pwm_timer_b_inv & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_reg_pwm_timer_b_inv </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_lle_tbcu_sleep_inc  -----------------------
// SVD Line: 5633

unsigned int sys_ctrl_lle_tbcu_sleep_inc __AT (0x40000224);



// -------------  Field Item: sys_ctrl_lle_tbcu_sleep_inc_reg_lle_tbcu_sleep_inc  -----------------
// SVD Line: 5642

//  <item> SFDITEM_FIELD__sys_ctrl_lle_tbcu_sleep_inc_reg_lle_tbcu_sleep_inc
//    <name> reg_lle_tbcu_sleep_inc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000224) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_lle_tbcu_sleep_inc >> 0) & 0xFFFFFFFF), ((sys_ctrl_lle_tbcu_sleep_inc = (sys_ctrl_lle_tbcu_sleep_inc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_lle_tbcu_sleep_inc  --------------------------
// SVD Line: 5633

//  <rtree> SFDITEM_REG__sys_ctrl_lle_tbcu_sleep_inc
//    <name> lle_tbcu_sleep_inc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000224) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_lle_tbcu_sleep_inc >> 0) & 0xFFFFFFFF), ((sys_ctrl_lle_tbcu_sleep_inc = (sys_ctrl_lle_tbcu_sleep_inc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_lle_tbcu_sleep_inc_reg_lle_tbcu_sleep_inc </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_RC16M_CFG  ---------------------------
// SVD Line: 5650

unsigned int sys_ctrl_RC16M_CFG __AT (0x40000230);



// ----------------------  Field Item: sys_ctrl_RC16M_CFG_reg_RC16M_CFG  --------------------------
// SVD Line: 5659

//  <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_reg_RC16M_CFG
//    <name> reg_RC16M_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000230) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_RC16M_CFG >> 0) & 0xFFFFFFFF), ((sys_ctrl_RC16M_CFG = (sys_ctrl_RC16M_CFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_RC16M_CFG  -------------------------------
// SVD Line: 5650

//  <rtree> SFDITEM_REG__sys_ctrl_RC16M_CFG
//    <name> RC16M_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000230) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_RC16M_CFG >> 0) & 0xFFFFFFFF), ((sys_ctrl_RC16M_CFG = (sys_ctrl_RC16M_CFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_reg_RC16M_CFG </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_PMU_STATUS  ---------------------------
// SVD Line: 5667

unsigned int sys_ctrl_PMU_STATUS __AT (0x40000234);



// ---------------------  Field Item: sys_ctrl_PMU_STATUS_reg_PMU_STATUS  -------------------------
// SVD Line: 5676

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_reg_PMU_STATUS
//    <name> reg_PMU_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000234) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_PMU_STATUS >> 0) & 0xFFFFFFFF), ((sys_ctrl_PMU_STATUS = (sys_ctrl_PMU_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_PMU_STATUS  ------------------------------
// SVD Line: 5667

//  <rtree> SFDITEM_REG__sys_ctrl_PMU_STATUS
//    <name> PMU_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000234) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_PMU_STATUS >> 0) & 0xFFFFFFFF), ((sys_ctrl_PMU_STATUS = (sys_ctrl_PMU_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_reg_PMU_STATUS </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: sys_ctrl  -----------------------------------
// SVD Line: 4738

//  <view> sys_ctrl
//    <name> sys_ctrl </name>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg0 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg1 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg2 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg3 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg4 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg5 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg6 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg7 </item>
//    <item> SFDITEM_REG__sys_ctrl_rstu_cfg0 </item>
//    <item> SFDITEM_REG__sys_ctrl_rstu_cfg1 </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_ctrl_0 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg8 </item>
//    <item> SFDITEM_REG__sys_ctrl_dma_ctrl_0 </item>
//    <item> SFDITEM_REG__sys_ctrl_dma_ctrl_1 </item>
//    <item> SFDITEM_REG__sys_ctrl_pll_ctrl_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_ana_ctrl_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_qdec_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_io_status </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_io_wk_source </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_io_in_status </item>
//    <item> SFDITEM_REG__sys_ctrl_p_cap_ctrl </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_eco_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_lock </item>
//    <item> SFDITEM_REG__sys_ctrl_usb_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_chip_id </item>
//    <item> SFDITEM_REG__sys_ctrl_rf_ctrl0 </item>
//    <item> SFDITEM_REG__sys_ctrl_rf_ctrl1 </item>
//    <item> SFDITEM_REG__sys_ctrl_mem_cfg_reg0 </item>
//    <item> SFDITEM_REG__sys_ctrl_mem_cfg_reg1 </item>
//    <item> SFDITEM_REG__sys_ctrl_remap_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_dbg_cfg_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_io_vdd_ok </item>
//    <item> SFDITEM_REG__sys_ctrl_vld_clk_rd </item>
//    <item> SFDITEM_REG__sys_ctrl_vld_clk_rd1 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io0 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io1 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io2 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io3 </item>
//    <item> SFDITEM_REG__sys_ctrl_clk_out_func_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG0 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG1 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG2 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG3 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG4 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG5 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG6 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG7 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_DLY_CHAIN_EN </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_DLY_CHAIN_CNT </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_RSTNSRC_DET </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg9 </item>
//    <item> SFDITEM_REG__sys_ctrl_pwm_timer_b_inv </item>
//    <item> SFDITEM_REG__sys_ctrl_lle_tbcu_sleep_inc </item>
//    <item> SFDITEM_REG__sys_ctrl_RC16M_CFG </item>
//    <item> SFDITEM_REG__sys_ctrl_PMU_STATUS </item>
//  </view>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl0  ----------------------
// SVD Line: 5697

unsigned int io_mux_ctrl_io_mux_out_ctrl0 __AT (0x40006000);



// --------------  Field Item: io_mux_ctrl_io_mux_out_ctrl0_reg_io_mux_out_ctrl0  -----------------
// SVD Line: 5706

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_reg_io_mux_out_ctrl0
//    <name> reg_io_mux_out_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl0  --------------------------
// SVD Line: 5697

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl0
//    <name> io_mux_out_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006000) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_reg_io_mux_out_ctrl0 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl1  ----------------------
// SVD Line: 5714

unsigned int io_mux_ctrl_io_mux_out_ctrl1 __AT (0x40006004);



// --------------  Field Item: io_mux_ctrl_io_mux_out_ctrl1_reg_io_mux_out_ctrl1  -----------------
// SVD Line: 5723

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_reg_io_mux_out_ctrl1
//    <name> reg_io_mux_out_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl1  --------------------------
// SVD Line: 5714

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl1
//    <name> io_mux_out_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006004) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_reg_io_mux_out_ctrl1 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl2  ----------------------
// SVD Line: 5731

unsigned int io_mux_ctrl_io_mux_out_ctrl2 __AT (0x40006008);



// --------------  Field Item: io_mux_ctrl_io_mux_out_ctrl2_reg_io_mux_out_ctrl2  -----------------
// SVD Line: 5740

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_reg_io_mux_out_ctrl2
//    <name> reg_io_mux_out_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl2  --------------------------
// SVD Line: 5731

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl2
//    <name> io_mux_out_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006008) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_reg_io_mux_out_ctrl2 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl3  ----------------------
// SVD Line: 5748

unsigned int io_mux_ctrl_io_mux_out_ctrl3 __AT (0x4000600C);



// --------------  Field Item: io_mux_ctrl_io_mux_out_ctrl3_reg_io_mux_out_ctrl3  -----------------
// SVD Line: 5757

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_reg_io_mux_out_ctrl3
//    <name> reg_io_mux_out_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000600C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl3 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl3  --------------------------
// SVD Line: 5748

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl3
//    <name> io_mux_out_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000600C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl3 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_reg_io_mux_out_ctrl3 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl4  ----------------------
// SVD Line: 5765

unsigned int io_mux_ctrl_io_mux_out_ctrl4 __AT (0x40006010);



// --------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_reg_io_mux_out_ctrl4  -----------------
// SVD Line: 5774

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_reg_io_mux_out_ctrl4
//    <name> reg_io_mux_out_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl4 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl4  --------------------------
// SVD Line: 5765

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl4
//    <name> io_mux_out_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006010) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl4 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_reg_io_mux_out_ctrl4 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl5  ----------------------
// SVD Line: 5782

unsigned int io_mux_ctrl_io_mux_out_ctrl5 __AT (0x40006014);



// --------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_reg_io_mux_out_ctrl5  -----------------
// SVD Line: 5791

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_reg_io_mux_out_ctrl5
//    <name> reg_io_mux_out_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl5 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl5  --------------------------
// SVD Line: 5782

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl5
//    <name> io_mux_out_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006014) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl5 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_reg_io_mux_out_ctrl5 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl6  ----------------------
// SVD Line: 5799

unsigned int io_mux_ctrl_io_mux_out_ctrl6 __AT (0x40006018);



// --------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_reg_io_mux_out_ctrl6  -----------------
// SVD Line: 5808

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_reg_io_mux_out_ctrl6
//    <name> reg_io_mux_out_ctrl6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl6 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl6  --------------------------
// SVD Line: 5799

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl6
//    <name> io_mux_out_ctrl6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006018) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl6 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_reg_io_mux_out_ctrl6 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl7  ----------------------
// SVD Line: 5816

unsigned int io_mux_ctrl_io_mux_out_ctrl7 __AT (0x4000601C);



// --------------  Field Item: io_mux_ctrl_io_mux_out_ctrl7_reg_io_mux_out_ctrl7  -----------------
// SVD Line: 5825

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_reg_io_mux_out_ctrl7
//    <name> reg_io_mux_out_ctrl7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000601C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl7 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl7 = (io_mux_ctrl_io_mux_out_ctrl7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl7  --------------------------
// SVD Line: 5816

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl7
//    <name> io_mux_out_ctrl7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000601C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl7 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl7 = (io_mux_ctrl_io_mux_out_ctrl7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_reg_io_mux_out_ctrl7 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl8  ----------------------
// SVD Line: 5833

unsigned int io_mux_ctrl_io_mux_out_ctrl8 __AT (0x40006020);



// --------------  Field Item: io_mux_ctrl_io_mux_out_ctrl8_reg_io_mux_out_ctrl8  -----------------
// SVD Line: 5842

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_reg_io_mux_out_ctrl8
//    <name> reg_io_mux_out_ctrl8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl8 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl8 = (io_mux_ctrl_io_mux_out_ctrl8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl8  --------------------------
// SVD Line: 5833

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl8
//    <name> io_mux_out_ctrl8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006020) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl8 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl8 = (io_mux_ctrl_io_mux_out_ctrl8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_reg_io_mux_out_ctrl8 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl0  -----------------------
// SVD Line: 5850

unsigned int io_mux_ctrl_io_mux_in_ctrl0 __AT (0x40006040);



// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_reg_io_mux_in_ctrl0  ------------------
// SVD Line: 5859

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_reg_io_mux_in_ctrl0
//    <name> reg_io_mux_in_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl0  --------------------------
// SVD Line: 5850

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl0
//    <name> io_mux_in_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006040) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_reg_io_mux_in_ctrl0 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl1  -----------------------
// SVD Line: 5867

unsigned int io_mux_ctrl_io_mux_in_ctrl1 __AT (0x40006044);



// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_reg_io_mux_in_ctrl1  ------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_reg_io_mux_in_ctrl1
//    <name> reg_io_mux_in_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl1  --------------------------
// SVD Line: 5867

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl1
//    <name> io_mux_in_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006044) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_reg_io_mux_in_ctrl1 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl2  -----------------------
// SVD Line: 5884

unsigned int io_mux_ctrl_io_mux_in_ctrl2 __AT (0x40006048);



// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_reg_io_mux_in_ctrl2  ------------------
// SVD Line: 5893

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_reg_io_mux_in_ctrl2
//    <name> reg_io_mux_in_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl2  --------------------------
// SVD Line: 5884

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl2
//    <name> io_mux_in_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006048) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_reg_io_mux_in_ctrl2 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl3  -----------------------
// SVD Line: 5901

unsigned int io_mux_ctrl_io_mux_in_ctrl3 __AT (0x4000604C);



// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_reg_io_mux_in_ctrl3  ------------------
// SVD Line: 5910

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_reg_io_mux_in_ctrl3
//    <name> reg_io_mux_in_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000604C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl3 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl3  --------------------------
// SVD Line: 5901

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl3
//    <name> io_mux_in_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000604C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl3 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_reg_io_mux_in_ctrl3 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl4  -----------------------
// SVD Line: 5918

unsigned int io_mux_ctrl_io_mux_in_ctrl4 __AT (0x40006050);



// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_reg_io_mux_in_ctrl4  ------------------
// SVD Line: 5927

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_reg_io_mux_in_ctrl4
//    <name> reg_io_mux_in_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl4 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl4  --------------------------
// SVD Line: 5918

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl4
//    <name> io_mux_in_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006050) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl4 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_reg_io_mux_in_ctrl4 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl5  -----------------------
// SVD Line: 5935

unsigned int io_mux_ctrl_io_mux_in_ctrl5 __AT (0x40006054);



// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_reg_io_mux_in_ctrl5  ------------------
// SVD Line: 5944

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_reg_io_mux_in_ctrl5
//    <name> reg_io_mux_in_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl5 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl5  --------------------------
// SVD Line: 5935

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl5
//    <name> io_mux_in_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006054) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl5 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_reg_io_mux_in_ctrl5 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl6  -----------------------
// SVD Line: 5952

unsigned int io_mux_ctrl_io_mux_in_ctrl6 __AT (0x40006058);



// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_reg_io_mux_in_ctrl6  ------------------
// SVD Line: 5961

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_reg_io_mux_in_ctrl6
//    <name> reg_io_mux_in_ctrl6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl6 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl6  --------------------------
// SVD Line: 5952

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl6
//    <name> io_mux_in_ctrl6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006058) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl6 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_reg_io_mux_in_ctrl6 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl7  -----------------------
// SVD Line: 5969

unsigned int io_mux_ctrl_io_mux_in_ctrl7 __AT (0x4000605C);



// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl7_reg_io_mux_in_ctrl7  ------------------
// SVD Line: 5978

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl7_reg_io_mux_in_ctrl7
//    <name> reg_io_mux_in_ctrl7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000605C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl7 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl7 = (io_mux_ctrl_io_mux_in_ctrl7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl7  --------------------------
// SVD Line: 5969

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl7
//    <name> io_mux_in_ctrl7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000605C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl7 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl7 = (io_mux_ctrl_io_mux_in_ctrl7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl7_reg_io_mux_in_ctrl7 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl9  -----------------------
// SVD Line: 5986

unsigned int io_mux_ctrl_io_mux_in_ctrl9 __AT (0x40006064);



// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_reg_io_mux_in_ctrl9  ------------------
// SVD Line: 5995

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_reg_io_mux_in_ctrl9
//    <name> reg_io_mux_in_ctrl9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl9 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl9  --------------------------
// SVD Line: 5986

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl9
//    <name> io_mux_in_ctrl9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006064) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl9 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_reg_io_mux_in_ctrl9 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl10  ----------------------
// SVD Line: 6003

unsigned int io_mux_ctrl_io_mux_in_ctrl10 __AT (0x40006068);



// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_reg_io_mux_in_ctrl10  -----------------
// SVD Line: 6012

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_reg_io_mux_in_ctrl10
//    <name> reg_io_mux_in_ctrl10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006068) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl10 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl10  --------------------------
// SVD Line: 6003

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl10
//    <name> io_mux_in_ctrl10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006068) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl10 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_reg_io_mux_in_ctrl10 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl11  ----------------------
// SVD Line: 6020

unsigned int io_mux_ctrl_io_mux_in_ctrl11 __AT (0x4000606C);



// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl11_reg_io_mux_in_ctrl11  -----------------
// SVD Line: 6029

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl11_reg_io_mux_in_ctrl11
//    <name> reg_io_mux_in_ctrl11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000606C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl11 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl11 = (io_mux_ctrl_io_mux_in_ctrl11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl11  --------------------------
// SVD Line: 6020

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl11
//    <name> io_mux_in_ctrl11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000606C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl11 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl11 = (io_mux_ctrl_io_mux_in_ctrl11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl11_reg_io_mux_in_ctrl11 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_pe_ctrl0  -------------------------
// SVD Line: 6037

unsigned int io_mux_ctrl_io_pe_ctrl0 __AT (0x40006080);



// -------------------  Field Item: io_mux_ctrl_io_pe_ctrl0_reg_io_pe_ctrl0  ----------------------
// SVD Line: 6046

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl0_reg_io_pe_ctrl0
//    <name> reg_io_pe_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006080) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl0 = (io_mux_ctrl_io_pe_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_pe_ctrl0  ----------------------------
// SVD Line: 6037

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl0
//    <name> io_pe_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006080) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl0 = (io_mux_ctrl_io_pe_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl0_reg_io_pe_ctrl0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_pe_ctrl1  -------------------------
// SVD Line: 6054

unsigned int io_mux_ctrl_io_pe_ctrl1 __AT (0x40006084);



// -------------------  Field Item: io_mux_ctrl_io_pe_ctrl1_reg_io_pe_ctrl1  ----------------------
// SVD Line: 6063

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl1_reg_io_pe_ctrl1
//    <name> reg_io_pe_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006084) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl1 = (io_mux_ctrl_io_pe_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_pe_ctrl1  ----------------------------
// SVD Line: 6054

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl1
//    <name> io_pe_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006084) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl1 = (io_mux_ctrl_io_pe_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl1_reg_io_pe_ctrl1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_ps_ctrl0  -------------------------
// SVD Line: 6071

unsigned int io_mux_ctrl_io_ps_ctrl0 __AT (0x40006088);



// -------------------  Field Item: io_mux_ctrl_io_ps_ctrl0_reg_io_ps_ctrl0  ----------------------
// SVD Line: 6080

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl0_reg_io_ps_ctrl0
//    <name> reg_io_ps_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006088) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl0 = (io_mux_ctrl_io_ps_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_ps_ctrl0  ----------------------------
// SVD Line: 6071

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl0
//    <name> io_ps_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006088) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl0 = (io_mux_ctrl_io_ps_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl0_reg_io_ps_ctrl0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_ps_ctrl1  -------------------------
// SVD Line: 6088

unsigned int io_mux_ctrl_io_ps_ctrl1 __AT (0x4000608C);



// -------------------  Field Item: io_mux_ctrl_io_ps_ctrl1_reg_io_ps_ctrl1  ----------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl1_reg_io_ps_ctrl1
//    <name> reg_io_ps_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000608C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl1 = (io_mux_ctrl_io_ps_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_ps_ctrl1  ----------------------------
// SVD Line: 6088

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl1
//    <name> io_ps_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000608C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl1 = (io_mux_ctrl_io_ps_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl1_reg_io_ps_ctrl1 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_pu_sel_ctrl0  -----------------------
// SVD Line: 6105

unsigned int io_mux_ctrl_io_pu_sel_ctrl0 __AT (0x40006090);



// ---------------  Field Item: io_mux_ctrl_io_pu_sel_ctrl0_reg_io_pu_sel_ctrl0  ------------------
// SVD Line: 6114

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pu_sel_ctrl0_reg_io_pu_sel_ctrl0
//    <name> reg_io_pu_sel_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006090) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_pu_sel_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pu_sel_ctrl0 = (io_mux_ctrl_io_pu_sel_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_pu_sel_ctrl0  --------------------------
// SVD Line: 6105

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pu_sel_ctrl0
//    <name> io_pu_sel_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006090) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pu_sel_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pu_sel_ctrl0 = (io_mux_ctrl_io_pu_sel_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pu_sel_ctrl0_reg_io_pu_sel_ctrl0 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_pu_sel_ctrl1  -----------------------
// SVD Line: 6122

unsigned int io_mux_ctrl_io_pu_sel_ctrl1 __AT (0x40006094);



// ---------------  Field Item: io_mux_ctrl_io_pu_sel_ctrl1_reg_io_pu_sel_ctrl1  ------------------
// SVD Line: 6131

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pu_sel_ctrl1_reg_io_pu_sel_ctrl1
//    <name> reg_io_pu_sel_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006094) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_pu_sel_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pu_sel_ctrl1 = (io_mux_ctrl_io_pu_sel_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_pu_sel_ctrl1  --------------------------
// SVD Line: 6122

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pu_sel_ctrl1
//    <name> io_pu_sel_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006094) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pu_sel_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pu_sel_ctrl1 = (io_mux_ctrl_io_pu_sel_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pu_sel_ctrl1_reg_io_pu_sel_ctrl1 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_is_ctrl0  -----------------------
// SVD Line: 6139

unsigned int io_mux_ctrl_io_mux_is_ctrl0 __AT (0x40006100);



// ---------------  Field Item: io_mux_ctrl_io_mux_is_ctrl0_reg_io_mux_is_ctrl0  ------------------
// SVD Line: 6148

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl0_reg_io_mux_is_ctrl0
//    <name> reg_io_mux_is_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006100) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl0 = (io_mux_ctrl_io_mux_is_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_is_ctrl0  --------------------------
// SVD Line: 6139

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl0
//    <name> io_mux_is_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006100) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl0 = (io_mux_ctrl_io_mux_is_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl0_reg_io_mux_is_ctrl0 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_is_ctrl1  -----------------------
// SVD Line: 6156

unsigned int io_mux_ctrl_io_mux_is_ctrl1 __AT (0x40006104);



// ---------------  Field Item: io_mux_ctrl_io_mux_is_ctrl1_reg_io_mux_is_ctrl1  ------------------
// SVD Line: 6165

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl1_reg_io_mux_is_ctrl1
//    <name> reg_io_mux_is_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006104) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl1 = (io_mux_ctrl_io_mux_is_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_is_ctrl1  --------------------------
// SVD Line: 6156

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl1
//    <name> io_mux_is_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006104) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl1 = (io_mux_ctrl_io_mux_is_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl1_reg_io_mux_is_ctrl1 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_dr_ctrl0  -----------------------
// SVD Line: 6173

unsigned int io_mux_ctrl_io_mux_dr_ctrl0 __AT (0x40006108);



// ---------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_reg_io_mux_dr_ctrl0  ------------------
// SVD Line: 6182

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_reg_io_mux_dr_ctrl0
//    <name> reg_io_mux_dr_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006108) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_dr_ctrl0  --------------------------
// SVD Line: 6173

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl0
//    <name> io_mux_dr_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006108) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_reg_io_mux_dr_ctrl0 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_dr_ctrl1  -----------------------
// SVD Line: 6190

unsigned int io_mux_ctrl_io_mux_dr_ctrl1 __AT (0x4000610C);



// ---------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_reg_io_mux_dr_ctrl1  ------------------
// SVD Line: 6199

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_reg_io_mux_dr_ctrl1
//    <name> reg_io_mux_dr_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000610C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_dr_ctrl1  --------------------------
// SVD Line: 6190

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl1
//    <name> io_mux_dr_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000610C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_reg_io_mux_dr_ctrl1 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_dr_ctrl2  -----------------------
// SVD Line: 6207

unsigned int io_mux_ctrl_io_mux_dr_ctrl2 __AT (0x40006110);



// ---------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_reg_io_mux_dr_ctrl2  ------------------
// SVD Line: 6216

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_reg_io_mux_dr_ctrl2
//    <name> reg_io_mux_dr_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006110) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_dr_ctrl2  --------------------------
// SVD Line: 6207

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl2
//    <name> io_mux_dr_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006110) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_reg_io_mux_dr_ctrl2 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_spiflash_cfg0  ----------------------
// SVD Line: 6224

unsigned int io_mux_ctrl_io_spiflash_cfg0 __AT (0x40006114);



// --------------  Field Item: io_mux_ctrl_io_spiflash_cfg0_reg_io_spiflash_cfg0  -----------------
// SVD Line: 6233

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_reg_io_spiflash_cfg0
//    <name> reg_io_spiflash_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006114) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_spiflash_cfg0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_spiflash_cfg0 = (io_mux_ctrl_io_spiflash_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_spiflash_cfg0  --------------------------
// SVD Line: 6224

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg0
//    <name> io_spiflash_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006114) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_spiflash_cfg0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_spiflash_cfg0 = (io_mux_ctrl_io_spiflash_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_reg_io_spiflash_cfg0 </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_spiflash_cfg1  ----------------------
// SVD Line: 6241

unsigned int io_mux_ctrl_io_spiflash_cfg1 __AT (0x40006118);



// --------------  Field Item: io_mux_ctrl_io_spiflash_cfg1_reg_io_spiflash_cfg1  -----------------
// SVD Line: 6250

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_reg_io_spiflash_cfg1
//    <name> reg_io_spiflash_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006118) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_spiflash_cfg1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_spiflash_cfg1 = (io_mux_ctrl_io_spiflash_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_spiflash_cfg1  --------------------------
// SVD Line: 6241

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg1
//    <name> io_spiflash_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006118) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_spiflash_cfg1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_spiflash_cfg1 = (io_mux_ctrl_io_spiflash_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_reg_io_spiflash_cfg1 </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: io_mux_ctrl  ----------------------------------
// SVD Line: 5686

//  <view> io_mux_ctrl
//    <name> io_mux_ctrl </name>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl2 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl3 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl4 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl5 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl6 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl7 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl8 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl2 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl3 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl4 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl5 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl6 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl7 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl9 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl10 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl11 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pu_sel_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pu_sel_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl2 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg1 </item>
//  </view>
//  


// ------------------  Register Item Address: key_scanner_key_scanner_ctrl0  ----------------------
// SVD Line: 6271

unsigned int key_scanner_key_scanner_ctrl0 __AT (0x4000A000);



// -------------  Field Item: key_scanner_key_scanner_ctrl0_reg_key_scanner_ctrl0  ----------------
// SVD Line: 6280

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_reg_key_scanner_ctrl0
//    <name> reg_key_scanner_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_scanner_ctrl0 >> 0) & 0xFFFFFFFF), ((key_scanner_key_scanner_ctrl0 = (key_scanner_key_scanner_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_scanner_ctrl0  -------------------------
// SVD Line: 6271

//  <rtree> SFDITEM_REG__key_scanner_key_scanner_ctrl0
//    <name> key_scanner_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A000) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_scanner_ctrl0 >> 0) & 0xFFFFFFFF), ((key_scanner_key_scanner_ctrl0 = (key_scanner_key_scanner_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_reg_key_scanner_ctrl0 </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_scanner_ctrl1  ----------------------
// SVD Line: 6288

unsigned int key_scanner_key_scanner_ctrl1 __AT (0x4000A004);



// -------------  Field Item: key_scanner_key_scanner_ctrl1_reg_key_scanner_ctrl1  ----------------
// SVD Line: 6297

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_reg_key_scanner_ctrl1
//    <name> reg_key_scanner_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_scanner_ctrl1 >> 0) & 0xFFFFFFFF), ((key_scanner_key_scanner_ctrl1 = (key_scanner_key_scanner_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_scanner_ctrl1  -------------------------
// SVD Line: 6288

//  <rtree> SFDITEM_REG__key_scanner_key_scanner_ctrl1
//    <name> key_scanner_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A004) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_scanner_ctrl1 >> 0) & 0xFFFFFFFF), ((key_scanner_key_scanner_ctrl1 = (key_scanner_key_scanner_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_reg_key_scanner_ctrl1 </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_row_mask_ctrl  ----------------------
// SVD Line: 6305

unsigned int key_scanner_key_row_mask_ctrl __AT (0x4000A008);



// -------------  Field Item: key_scanner_key_row_mask_ctrl_reg_key_row_mask_ctrl  ----------------
// SVD Line: 6314

//  <item> SFDITEM_FIELD__key_scanner_key_row_mask_ctrl_reg_key_row_mask_ctrl
//    <name> reg_key_row_mask_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_row_mask_ctrl >> 0) & 0xFFFFFFFF), ((key_scanner_key_row_mask_ctrl = (key_scanner_key_row_mask_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_row_mask_ctrl  -------------------------
// SVD Line: 6305

//  <rtree> SFDITEM_REG__key_scanner_key_row_mask_ctrl
//    <name> key_row_mask_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A008) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_row_mask_ctrl >> 0) & 0xFFFFFFFF), ((key_scanner_key_row_mask_ctrl = (key_scanner_key_row_mask_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_row_mask_ctrl_reg_key_row_mask_ctrl </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_col_mask_ctrl  ----------------------
// SVD Line: 6322

unsigned int key_scanner_key_col_mask_ctrl __AT (0x4000A00C);



// -------------  Field Item: key_scanner_key_col_mask_ctrl_reg_key_col_mask_ctrl  ----------------
// SVD Line: 6331

//  <item> SFDITEM_FIELD__key_scanner_key_col_mask_ctrl_reg_key_col_mask_ctrl
//    <name> reg_key_col_mask_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A00C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_col_mask_ctrl >> 0) & 0xFFFFFFFF), ((key_scanner_key_col_mask_ctrl = (key_scanner_key_col_mask_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_col_mask_ctrl  -------------------------
// SVD Line: 6322

//  <rtree> SFDITEM_REG__key_scanner_key_col_mask_ctrl
//    <name> key_col_mask_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A00C) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_col_mask_ctrl >> 0) & 0xFFFFFFFF), ((key_scanner_key_col_mask_ctrl = (key_scanner_key_col_mask_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_col_mask_ctrl_reg_key_col_mask_ctrl </item>
//  </rtree>
//  


// ----------------------  Register Item Address: key_scanner_key_int_en  -------------------------
// SVD Line: 6339

unsigned int key_scanner_key_int_en __AT (0x4000A010);



// --------------------  Field Item: key_scanner_key_int_en_reg_key_int_en  -----------------------
// SVD Line: 6348

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_reg_key_int_en
//    <name> reg_key_int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_int_en >> 0) & 0xFFFFFFFF), ((key_scanner_key_int_en = (key_scanner_key_int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: key_scanner_key_int_en  -----------------------------
// SVD Line: 6339

//  <rtree> SFDITEM_REG__key_scanner_key_int_en
//    <name> key_int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A010) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_int_en >> 0) & 0xFFFFFFFF), ((key_scanner_key_int_en = (key_scanner_key_int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_reg_key_int_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: key_scanner_key_int  ---------------------------
// SVD Line: 6356

unsigned int key_scanner_key_int __AT (0x4000A014);



// -----------------------  Field Item: key_scanner_key_int_reg_key_int  --------------------------
// SVD Line: 6365

//  <item> SFDITEM_FIELD__key_scanner_key_int_reg_key_int
//    <name> reg_key_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_int >> 0) & 0xFFFFFFFF), ((key_scanner_key_int = (key_scanner_key_int & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: key_scanner_key_int  ------------------------------
// SVD Line: 6356

//  <rtree> SFDITEM_REG__key_scanner_key_int
//    <name> key_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A014) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_int >> 0) & 0xFFFFFFFF), ((key_scanner_key_int = (key_scanner_key_int & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_int_reg_key_int </item>
//  </rtree>
//  


// ---------------------  Register Item Address: key_scanner_fifo_status  -------------------------
// SVD Line: 6373

unsigned int key_scanner_fifo_status __AT (0x4000A018);



// -------------------  Field Item: key_scanner_fifo_status_reg_fifo_status  ----------------------
// SVD Line: 6382

//  <item> SFDITEM_FIELD__key_scanner_fifo_status_reg_fifo_status
//    <name> reg_fifo_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_fifo_status >> 0) & 0xFFFFFFFF), ((key_scanner_fifo_status = (key_scanner_fifo_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: key_scanner_fifo_status  ----------------------------
// SVD Line: 6373

//  <rtree> SFDITEM_REG__key_scanner_fifo_status
//    <name> fifo_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A018) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_fifo_status >> 0) & 0xFFFFFFFF), ((key_scanner_fifo_status = (key_scanner_fifo_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_fifo_status_reg_fifo_status </item>
//  </rtree>
//  


// -----------------------  Register Item Address: key_scanner_key_data  --------------------------
// SVD Line: 6390

unsigned int key_scanner_key_data __AT (0x4000A01C);



// ----------------------  Field Item: key_scanner_key_data_reg_key_data  -------------------------
// SVD Line: 6399

//  <item> SFDITEM_FIELD__key_scanner_key_data_reg_key_data
//    <name> reg_key_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A01C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_data >> 0) & 0xFFFFFFFF), ((key_scanner_key_data = (key_scanner_key_data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: key_scanner_key_data  ------------------------------
// SVD Line: 6390

//  <rtree> SFDITEM_REG__key_scanner_key_data
//    <name> key_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A01C) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_data >> 0) & 0xFFFFFFFF), ((key_scanner_key_data = (key_scanner_key_data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_data_reg_key_data </item>
//  </rtree>
//  


// -----------------------  Register Item Address: key_scanner_key_trig  --------------------------
// SVD Line: 6407

unsigned int key_scanner_key_trig __AT (0x4000A020);



// ----------------------  Field Item: key_scanner_key_trig_reg_key_trig  -------------------------
// SVD Line: 6416

//  <item> SFDITEM_FIELD__key_scanner_key_trig_reg_key_trig
//    <name> reg_key_trig </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_trig >> 0) & 0xFFFFFFFF), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: key_scanner_key_trig  ------------------------------
// SVD Line: 6407

//  <rtree> SFDITEM_REG__key_scanner_key_trig
//    <name> key_trig </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A020) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_trig >> 0) & 0xFFFFFFFF), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_trig_reg_key_trig </item>
//  </rtree>
//  


// ---------------------  Register Item Address: key_scanner_key_err_cfg  -------------------------
// SVD Line: 6424

unsigned int key_scanner_key_err_cfg __AT (0x4000A024);



// -------------------  Field Item: key_scanner_key_err_cfg_reg_key_err_cfg  ----------------------
// SVD Line: 6433

//  <item> SFDITEM_FIELD__key_scanner_key_err_cfg_reg_key_err_cfg
//    <name> reg_key_err_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_err_cfg >> 0) & 0xFFFFFFFF), ((key_scanner_key_err_cfg = (key_scanner_key_err_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: key_scanner_key_err_cfg  ----------------------------
// SVD Line: 6424

//  <rtree> SFDITEM_REG__key_scanner_key_err_cfg
//    <name> key_err_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A024) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_err_cfg >> 0) & 0xFFFFFFFF), ((key_scanner_key_err_cfg = (key_scanner_key_err_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_err_cfg_reg_key_err_cfg </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_debouncd_cfg0  ----------------------
// SVD Line: 6441

unsigned int key_scanner_key_debouncd_cfg0 __AT (0x4000A028);



// -------------  Field Item: key_scanner_key_debouncd_cfg0_reg_key_debouncd_cfg0  ----------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg0_reg_key_debouncd_cfg0
//    <name> reg_key_debouncd_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_debouncd_cfg0 >> 0) & 0xFFFFFFFF), ((key_scanner_key_debouncd_cfg0 = (key_scanner_key_debouncd_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_debouncd_cfg0  -------------------------
// SVD Line: 6441

//  <rtree> SFDITEM_REG__key_scanner_key_debouncd_cfg0
//    <name> key_debouncd_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A028) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_debouncd_cfg0 >> 0) & 0xFFFFFFFF), ((key_scanner_key_debouncd_cfg0 = (key_scanner_key_debouncd_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg0_reg_key_debouncd_cfg0 </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_debouncd_cfg1  ----------------------
// SVD Line: 6458

unsigned int key_scanner_key_debouncd_cfg1 __AT (0x4000A02C);



// -------------  Field Item: key_scanner_key_debouncd_cfg1_reg_key_debouncd_cfg1  ----------------
// SVD Line: 6467

//  <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg1_reg_key_debouncd_cfg1
//    <name> reg_key_debouncd_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A02C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_debouncd_cfg1 >> 0) & 0xFFFFFFFF), ((key_scanner_key_debouncd_cfg1 = (key_scanner_key_debouncd_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_debouncd_cfg1  -------------------------
// SVD Line: 6458

//  <rtree> SFDITEM_REG__key_scanner_key_debouncd_cfg1
//    <name> key_debouncd_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A02C) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_debouncd_cfg1 >> 0) & 0xFFFFFFFF), ((key_scanner_key_debouncd_cfg1 = (key_scanner_key_debouncd_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg1_reg_key_debouncd_cfg1 </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: key_scanner  ----------------------------------
// SVD Line: 6260

//  <view> key_scanner
//    <name> key_scanner </name>
//    <item> SFDITEM_REG__key_scanner_key_scanner_ctrl0 </item>
//    <item> SFDITEM_REG__key_scanner_key_scanner_ctrl1 </item>
//    <item> SFDITEM_REG__key_scanner_key_row_mask_ctrl </item>
//    <item> SFDITEM_REG__key_scanner_key_col_mask_ctrl </item>
//    <item> SFDITEM_REG__key_scanner_key_int_en </item>
//    <item> SFDITEM_REG__key_scanner_key_int </item>
//    <item> SFDITEM_REG__key_scanner_fifo_status </item>
//    <item> SFDITEM_REG__key_scanner_key_data </item>
//    <item> SFDITEM_REG__key_scanner_key_trig </item>
//    <item> SFDITEM_REG__key_scanner_key_err_cfg </item>
//    <item> SFDITEM_REG__key_scanner_key_debouncd_cfg0 </item>
//    <item> SFDITEM_REG__key_scanner_key_debouncd_cfg1 </item>
//  </view>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl0  ----------------------------
// SVD Line: 6488

unsigned int pwm_c0_pwm_ctrl0 __AT (0x40005000);



// ----------------------  Field Item: pwm_c0_pwm_ctrl0_reg_c0_pwm_ctrl0  -------------------------
// SVD Line: 6497

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_reg_c0_pwm_ctrl0
//    <name> reg_c0_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl0  --------------------------------
// SVD Line: 6488

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl0
//    <name> c0_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005000) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_reg_c0_pwm_ctrl0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl1  ----------------------------
// SVD Line: 6505

unsigned int pwm_c0_pwm_ctrl1 __AT (0x40005004);



// ----------------------  Field Item: pwm_c0_pwm_ctrl1_reg_c0_pwm_ctrl1  -------------------------
// SVD Line: 6514

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_reg_c0_pwm_ctrl1
//    <name> reg_c0_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl1 = (pwm_c0_pwm_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl1  --------------------------------
// SVD Line: 6505

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl1
//    <name> c0_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005004) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl1 = (pwm_c0_pwm_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_reg_c0_pwm_ctrl1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl2  ----------------------------
// SVD Line: 6522

unsigned int pwm_c0_pwm_ctrl2 __AT (0x40005010);



// ----------------------  Field Item: pwm_c0_pwm_ctrl2_reg_c0_pwm_ctrl2  -------------------------
// SVD Line: 6531

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl2_reg_c0_pwm_ctrl2
//    <name> reg_c0_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl2 = (pwm_c0_pwm_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl2  --------------------------------
// SVD Line: 6522

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl2
//    <name> c0_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005010) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl2 = (pwm_c0_pwm_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl2_reg_c0_pwm_ctrl2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl3  ----------------------------
// SVD Line: 6539

unsigned int pwm_c0_pwm_ctrl3 __AT (0x40005014);



// ----------------------  Field Item: pwm_c0_pwm_ctrl3_reg_c0_pwm_ctrl3  -------------------------
// SVD Line: 6548

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl3_reg_c0_pwm_ctrl3
//    <name> reg_c0_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl3 = (pwm_c0_pwm_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl3  --------------------------------
// SVD Line: 6539

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl3
//    <name> c0_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005014) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl3 = (pwm_c0_pwm_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl3_reg_c0_pwm_ctrl3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl4  ----------------------------
// SVD Line: 6556

unsigned int pwm_c0_pwm_ctrl4 __AT (0x40005018);



// ----------------------  Field Item: pwm_c0_pwm_ctrl4_reg_c0_pwm_ctrl4  -------------------------
// SVD Line: 6565

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl4_reg_c0_pwm_ctrl4
//    <name> reg_c0_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl4 = (pwm_c0_pwm_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl4  --------------------------------
// SVD Line: 6556

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl4
//    <name> c0_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005018) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl4 = (pwm_c0_pwm_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl4_reg_c0_pwm_ctrl4 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl5  ----------------------------
// SVD Line: 6573

unsigned int pwm_c0_pwm_ctrl5 __AT (0x4000501C);



// ----------------------  Field Item: pwm_c0_pwm_ctrl5_reg_c0_pwm_ctrl5  -------------------------
// SVD Line: 6582

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl5_reg_c0_pwm_ctrl5
//    <name> reg_c0_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000501C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl5 = (pwm_c0_pwm_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl5  --------------------------------
// SVD Line: 6573

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl5
//    <name> c0_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000501C) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl5 = (pwm_c0_pwm_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl5_reg_c0_pwm_ctrl5 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl0  ----------------------------
// SVD Line: 6590

unsigned int pwm_c1_pwm_ctrl0 __AT (0x40005020);



// ----------------------  Field Item: pwm_c1_pwm_ctrl0_reg_c1_pwm_ctrl0  -------------------------
// SVD Line: 6599

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_reg_c1_pwm_ctrl0
//    <name> reg_c1_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl0  --------------------------------
// SVD Line: 6590

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl0
//    <name> c1_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005020) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_reg_c1_pwm_ctrl0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl1  ----------------------------
// SVD Line: 6607

unsigned int pwm_c1_pwm_ctrl1 __AT (0x40005024);



// ----------------------  Field Item: pwm_c1_pwm_ctrl1_reg_c1_pwm_ctrl1  -------------------------
// SVD Line: 6616

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_reg_c1_pwm_ctrl1
//    <name> reg_c1_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl1 = (pwm_c1_pwm_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl1  --------------------------------
// SVD Line: 6607

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl1
//    <name> c1_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005024) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl1 = (pwm_c1_pwm_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_reg_c1_pwm_ctrl1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl2  ----------------------------
// SVD Line: 6624

unsigned int pwm_c1_pwm_ctrl2 __AT (0x40005030);



// ----------------------  Field Item: pwm_c1_pwm_ctrl2_reg_c1_pwm_ctrl2  -------------------------
// SVD Line: 6633

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl2_reg_c1_pwm_ctrl2
//    <name> reg_c1_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl2 = (pwm_c1_pwm_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl2  --------------------------------
// SVD Line: 6624

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl2
//    <name> c1_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005030) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl2 = (pwm_c1_pwm_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl2_reg_c1_pwm_ctrl2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl3  ----------------------------
// SVD Line: 6641

unsigned int pwm_c1_pwm_ctrl3 __AT (0x40005034);



// ----------------------  Field Item: pwm_c1_pwm_ctrl3_reg_c1_pwm_ctrl3  -------------------------
// SVD Line: 6650

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl3_reg_c1_pwm_ctrl3
//    <name> reg_c1_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl3 = (pwm_c1_pwm_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl3  --------------------------------
// SVD Line: 6641

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl3
//    <name> c1_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005034) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl3 = (pwm_c1_pwm_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl3_reg_c1_pwm_ctrl3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl4  ----------------------------
// SVD Line: 6658

unsigned int pwm_c1_pwm_ctrl4 __AT (0x40005038);



// ----------------------  Field Item: pwm_c1_pwm_ctrl4_reg_c1_pwm_ctrl4  -------------------------
// SVD Line: 6667

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl4_reg_c1_pwm_ctrl4
//    <name> reg_c1_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl4 = (pwm_c1_pwm_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl4  --------------------------------
// SVD Line: 6658

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl4
//    <name> c1_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005038) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl4 = (pwm_c1_pwm_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl4_reg_c1_pwm_ctrl4 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl5  ----------------------------
// SVD Line: 6675

unsigned int pwm_c1_pwm_ctrl5 __AT (0x4000503C);



// ----------------------  Field Item: pwm_c1_pwm_ctrl5_reg_c1_pwm_ctrl5  -------------------------
// SVD Line: 6684

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl5_reg_c1_pwm_ctrl5
//    <name> reg_c1_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000503C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl5 = (pwm_c1_pwm_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl5  --------------------------------
// SVD Line: 6675

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl5
//    <name> c1_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000503C) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl5 = (pwm_c1_pwm_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl5_reg_c1_pwm_ctrl5 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl0  ----------------------------
// SVD Line: 6692

unsigned int pwm_c2_pwm_ctrl0 __AT (0x40005040);



// ----------------------  Field Item: pwm_c2_pwm_ctrl0_reg_c2_pwm_ctrl0  -------------------------
// SVD Line: 6701

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_reg_c2_pwm_ctrl0
//    <name> reg_c2_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl0  --------------------------------
// SVD Line: 6692

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl0
//    <name> c2_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005040) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_reg_c2_pwm_ctrl0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl1  ----------------------------
// SVD Line: 6709

unsigned int pwm_c2_pwm_ctrl1 __AT (0x40005044);



// ----------------------  Field Item: pwm_c2_pwm_ctrl1_reg_c2_pwm_ctrl1  -------------------------
// SVD Line: 6718

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_reg_c2_pwm_ctrl1
//    <name> reg_c2_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl1 = (pwm_c2_pwm_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl1  --------------------------------
// SVD Line: 6709

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl1
//    <name> c2_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005044) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl1 = (pwm_c2_pwm_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_reg_c2_pwm_ctrl1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl2  ----------------------------
// SVD Line: 6726

unsigned int pwm_c2_pwm_ctrl2 __AT (0x40005050);



// ----------------------  Field Item: pwm_c2_pwm_ctrl2_reg_c2_pwm_ctrl2  -------------------------
// SVD Line: 6735

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl2_reg_c2_pwm_ctrl2
//    <name> reg_c2_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl2 = (pwm_c2_pwm_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl2  --------------------------------
// SVD Line: 6726

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl2
//    <name> c2_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005050) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl2 = (pwm_c2_pwm_ctrl2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl2_reg_c2_pwm_ctrl2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl3  ----------------------------
// SVD Line: 6743

unsigned int pwm_c2_pwm_ctrl3 __AT (0x40005054);



// ----------------------  Field Item: pwm_c2_pwm_ctrl3_reg_c2_pwm_ctrl3  -------------------------
// SVD Line: 6752

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl3_reg_c2_pwm_ctrl3
//    <name> reg_c2_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl3 = (pwm_c2_pwm_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl3  --------------------------------
// SVD Line: 6743

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl3
//    <name> c2_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005054) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl3 = (pwm_c2_pwm_ctrl3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl3_reg_c2_pwm_ctrl3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl4  ----------------------------
// SVD Line: 6760

unsigned int pwm_c2_pwm_ctrl4 __AT (0x40005058);



// ----------------------  Field Item: pwm_c2_pwm_ctrl4_reg_c2_pwm_ctrl4  -------------------------
// SVD Line: 6769

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl4_reg_c2_pwm_ctrl4
//    <name> reg_c2_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl4 = (pwm_c2_pwm_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl4  --------------------------------
// SVD Line: 6760

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl4
//    <name> c2_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005058) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl4 = (pwm_c2_pwm_ctrl4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl4_reg_c2_pwm_ctrl4 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl5  ----------------------------
// SVD Line: 6777

unsigned int pwm_c2_pwm_ctrl5 __AT (0x4000505C);



// ----------------------  Field Item: pwm_c2_pwm_ctrl5_reg_c2_pwm_ctrl5  -------------------------
// SVD Line: 6786

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl5_reg_c2_pwm_ctrl5
//    <name> reg_c2_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000505C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl5 = (pwm_c2_pwm_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl5  --------------------------------
// SVD Line: 6777

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl5
//    <name> c2_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000505C) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl5 = (pwm_c2_pwm_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl5_reg_c2_pwm_ctrl5 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_cap_ctrl0  ----------------------------
// SVD Line: 6794

unsigned int pwm_c0_cap_ctrl0 __AT (0x40005060);



// ----------------------  Field Item: pwm_c0_cap_ctrl0_reg_c0_cap_ctrl0  -------------------------
// SVD Line: 6803

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_reg_c0_cap_ctrl0
//    <name> reg_c0_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005060) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl0 = (pwm_c0_cap_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_cap_ctrl0  --------------------------------
// SVD Line: 6794

//  <rtree> SFDITEM_REG__pwm_c0_cap_ctrl0
//    <name> c0_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005060) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl0 = (pwm_c0_cap_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_reg_c0_cap_ctrl0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_cap_ctrl1  ----------------------------
// SVD Line: 6811

unsigned int pwm_c0_cap_ctrl1 __AT (0x40005064);



// ----------------------  Field Item: pwm_c0_cap_ctrl1_reg_c0_cap_ctrl1  -------------------------
// SVD Line: 6820

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl1_reg_c0_cap_ctrl1
//    <name> reg_c0_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl1 = (pwm_c0_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_cap_ctrl1  --------------------------------
// SVD Line: 6811

//  <rtree> SFDITEM_REG__pwm_c0_cap_ctrl1
//    <name> c0_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005064) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl1 = (pwm_c0_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl1_reg_c0_cap_ctrl1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_cap_ctrl0  ----------------------------
// SVD Line: 6828

unsigned int pwm_c1_cap_ctrl0 __AT (0x40005070);



// ----------------------  Field Item: pwm_c1_cap_ctrl0_reg_c1_cap_ctrl0  -------------------------
// SVD Line: 6837

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_reg_c1_cap_ctrl0
//    <name> reg_c1_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005070) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl0 = (pwm_c1_cap_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_cap_ctrl0  --------------------------------
// SVD Line: 6828

//  <rtree> SFDITEM_REG__pwm_c1_cap_ctrl0
//    <name> c1_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005070) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl0 = (pwm_c1_cap_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_reg_c1_cap_ctrl0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_cap_ctrl1  ----------------------------
// SVD Line: 6845

unsigned int pwm_c1_cap_ctrl1 __AT (0x40005074);



// ----------------------  Field Item: pwm_c1_cap_ctrl1_reg_c1_cap_ctrl1  -------------------------
// SVD Line: 6854

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl1_reg_c1_cap_ctrl1
//    <name> reg_c1_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005074) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl1 = (pwm_c1_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_cap_ctrl1  --------------------------------
// SVD Line: 6845

//  <rtree> SFDITEM_REG__pwm_c1_cap_ctrl1
//    <name> c1_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005074) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl1 = (pwm_c1_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl1_reg_c1_cap_ctrl1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_cap_ctrl0  ----------------------------
// SVD Line: 6862

unsigned int pwm_c2_cap_ctrl0 __AT (0x40005080);



// ----------------------  Field Item: pwm_c2_cap_ctrl0_reg_c2_cap_ctrl0  -------------------------
// SVD Line: 6871

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_reg_c2_cap_ctrl0
//    <name> reg_c2_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005080) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl0 = (pwm_c2_cap_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_cap_ctrl0  --------------------------------
// SVD Line: 6862

//  <rtree> SFDITEM_REG__pwm_c2_cap_ctrl0
//    <name> c2_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005080) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl0 = (pwm_c2_cap_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_reg_c2_cap_ctrl0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_cap_ctrl1  ----------------------------
// SVD Line: 6879

unsigned int pwm_c2_cap_ctrl1 __AT (0x40005084);



// ----------------------  Field Item: pwm_c2_cap_ctrl1_reg_c2_cap_ctrl1  -------------------------
// SVD Line: 6888

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl1_reg_c2_cap_ctrl1
//    <name> reg_c2_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005084) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl1 = (pwm_c2_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_cap_ctrl1  --------------------------------
// SVD Line: 6879

//  <rtree> SFDITEM_REG__pwm_c2_cap_ctrl1
//    <name> c2_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005084) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl1 = (pwm_c2_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl1_reg_c2_cap_ctrl1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: pwm_cap_cnt_en  -----------------------------
// SVD Line: 6896

unsigned int pwm_cap_cnt_en __AT (0x40005090);



// ------------------------  Field Item: pwm_cap_cnt_en_reg_cap_cnt_en  ---------------------------
// SVD Line: 6905

//  <item> SFDITEM_FIELD__pwm_cap_cnt_en_reg_cap_cnt_en
//    <name> reg_cap_cnt_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005090) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_cap_cnt_en >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt_en = (pwm_cap_cnt_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: pwm_cap_cnt_en  ---------------------------------
// SVD Line: 6896

//  <rtree> SFDITEM_REG__pwm_cap_cnt_en
//    <name> cap_cnt_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005090) reg description: </i>
//    <loc> ( (unsigned int)((pwm_cap_cnt_en >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt_en = (pwm_cap_cnt_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_cap_cnt_en_reg_cap_cnt_en </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_cap_cnt  -------------------------------
// SVD Line: 6913

unsigned int pwm_cap_cnt __AT (0x40005094);



// ---------------------------  Field Item: pwm_cap_cnt_reg_cap_cnt  ------------------------------
// SVD Line: 6922

//  <item> SFDITEM_FIELD__pwm_cap_cnt_reg_cap_cnt
//    <name> reg_cap_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005094) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_cap_cnt >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt = (pwm_cap_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: pwm_cap_cnt  ----------------------------------
// SVD Line: 6913

//  <rtree> SFDITEM_REG__pwm_cap_cnt
//    <name> cap_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005094) reg description: </i>
//    <loc> ( (unsigned int)((pwm_cap_cnt >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt = (pwm_cap_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_cap_cnt_reg_cap_cnt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c0_step  -------------------------------
// SVD Line: 6930

unsigned int pwm_c0_step __AT (0x40005100);



// ---------------------------  Field Item: pwm_c0_step_reg_c0_step  ------------------------------
// SVD Line: 6939

//  <item> SFDITEM_FIELD__pwm_c0_step_reg_c0_step
//    <name> reg_c0_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005100) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_step >> 0) & 0xFFFFFFFF), ((pwm_c0_step = (pwm_c0_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: pwm_c0_step  ----------------------------------
// SVD Line: 6930

//  <rtree> SFDITEM_REG__pwm_c0_step
//    <name> c0_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005100) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_step >> 0) & 0xFFFFFFFF), ((pwm_c0_step = (pwm_c0_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_step_reg_c0_step </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c0_step1  ------------------------------
// SVD Line: 6947

unsigned int pwm_c0_step1 __AT (0x40005104);



// --------------------------  Field Item: pwm_c0_step1_reg_c0_step1  -----------------------------
// SVD Line: 6956

//  <item> SFDITEM_FIELD__pwm_c0_step1_reg_c0_step1
//    <name> reg_c0_step1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005104) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_step1 >> 0) & 0xFFFFFFFF), ((pwm_c0_step1 = (pwm_c0_step1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: pwm_c0_step1  ----------------------------------
// SVD Line: 6947

//  <rtree> SFDITEM_REG__pwm_c0_step1
//    <name> c0_step1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005104) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_step1 >> 0) & 0xFFFFFFFF), ((pwm_c0_step1 = (pwm_c0_step1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_step1_reg_c0_step1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c1_step  -------------------------------
// SVD Line: 6964

unsigned int pwm_c1_step __AT (0x40005110);



// ---------------------------  Field Item: pwm_c1_step_reg_c1_step  ------------------------------
// SVD Line: 6973

//  <item> SFDITEM_FIELD__pwm_c1_step_reg_c1_step
//    <name> reg_c1_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005110) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_step >> 0) & 0xFFFFFFFF), ((pwm_c1_step = (pwm_c1_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: pwm_c1_step  ----------------------------------
// SVD Line: 6964

//  <rtree> SFDITEM_REG__pwm_c1_step
//    <name> c1_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005110) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_step >> 0) & 0xFFFFFFFF), ((pwm_c1_step = (pwm_c1_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_step_reg_c1_step </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c1_step1  ------------------------------
// SVD Line: 6981

unsigned int pwm_c1_step1 __AT (0x40005114);



// --------------------------  Field Item: pwm_c1_step1_reg_c1_step1  -----------------------------
// SVD Line: 6990

//  <item> SFDITEM_FIELD__pwm_c1_step1_reg_c1_step1
//    <name> reg_c1_step1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005114) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_step1 >> 0) & 0xFFFFFFFF), ((pwm_c1_step1 = (pwm_c1_step1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: pwm_c1_step1  ----------------------------------
// SVD Line: 6981

//  <rtree> SFDITEM_REG__pwm_c1_step1
//    <name> c1_step1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005114) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_step1 >> 0) & 0xFFFFFFFF), ((pwm_c1_step1 = (pwm_c1_step1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_step1_reg_c1_step1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c2_step  -------------------------------
// SVD Line: 6998

unsigned int pwm_c2_step __AT (0x40005120);



// ---------------------------  Field Item: pwm_c2_step_reg_c2_step  ------------------------------
// SVD Line: 7007

//  <item> SFDITEM_FIELD__pwm_c2_step_reg_c2_step
//    <name> reg_c2_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005120) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_step >> 0) & 0xFFFFFFFF), ((pwm_c2_step = (pwm_c2_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: pwm_c2_step  ----------------------------------
// SVD Line: 6998

//  <rtree> SFDITEM_REG__pwm_c2_step
//    <name> c2_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005120) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_step >> 0) & 0xFFFFFFFF), ((pwm_c2_step = (pwm_c2_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_step_reg_c2_step </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c2_step1  ------------------------------
// SVD Line: 7015

unsigned int pwm_c2_step1 __AT (0x40005124);



// --------------------------  Field Item: pwm_c2_step1_reg_c2_step1  -----------------------------
// SVD Line: 7024

//  <item> SFDITEM_FIELD__pwm_c2_step1_reg_c2_step1
//    <name> reg_c2_step1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005124) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_step1 >> 0) & 0xFFFFFFFF), ((pwm_c2_step1 = (pwm_c2_step1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: pwm_c2_step1  ----------------------------------
// SVD Line: 7015

//  <rtree> SFDITEM_REG__pwm_c2_step1
//    <name> c2_step1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005124) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_step1 >> 0) & 0xFFFFFFFF), ((pwm_c2_step1 = (pwm_c2_step1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_step1_reg_c2_step1 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: pwm  --------------------------------------
// SVD Line: 6477

//  <view> pwm
//    <name> pwm </name>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl2 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl3 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl4 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl5 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl2 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl3 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl4 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl5 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl2 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl3 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl4 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl5 </item>
//    <item> SFDITEM_REG__pwm_c0_cap_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c0_cap_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c1_cap_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c1_cap_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c2_cap_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c2_cap_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_cap_cnt_en </item>
//    <item> SFDITEM_REG__pwm_cap_cnt </item>
//    <item> SFDITEM_REG__pwm_c0_step </item>
//    <item> SFDITEM_REG__pwm_c0_step1 </item>
//    <item> SFDITEM_REG__pwm_c1_step </item>
//    <item> SFDITEM_REG__pwm_c1_step1 </item>
//    <item> SFDITEM_REG__pwm_c2_step </item>
//    <item> SFDITEM_REG__pwm_c2_step1 </item>
//  </view>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg0  -----------------------------
// SVD Line: 7045

unsigned int sadc_sadc_cfg0 __AT (0x4000F000);



// ------------------------  Field Item: sadc_sadc_cfg0_reg_sadc_cfg0  ----------------------------
// SVD Line: 7054

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_reg_sadc_cfg0
//    <name> reg_sadc_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_cfg0 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg0  ---------------------------------
// SVD Line: 7045

//  <rtree> SFDITEM_REG__sadc_sadc_cfg0
//    <name> sadc_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F000) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg0 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_reg_sadc_cfg0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg1  -----------------------------
// SVD Line: 7062

unsigned int sadc_sadc_cfg1 __AT (0x4000F004);



// ------------------------  Field Item: sadc_sadc_cfg1_reg_sadc_cfg1  ----------------------------
// SVD Line: 7071

//  <item> SFDITEM_FIELD__sadc_sadc_cfg1_reg_sadc_cfg1
//    <name> reg_sadc_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_cfg1 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg1 = (sadc_sadc_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg1  ---------------------------------
// SVD Line: 7062

//  <rtree> SFDITEM_REG__sadc_sadc_cfg1
//    <name> sadc_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F004) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg1 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg1 = (sadc_sadc_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg1_reg_sadc_cfg1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg2  -----------------------------
// SVD Line: 7079

unsigned int sadc_sadc_cfg2 __AT (0x4000F008);



// ------------------------  Field Item: sadc_sadc_cfg2_reg_sadc_cfg2  ----------------------------
// SVD Line: 7088

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_reg_sadc_cfg2
//    <name> reg_sadc_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_cfg2 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg2 = (sadc_sadc_cfg2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg2  ---------------------------------
// SVD Line: 7079

//  <rtree> SFDITEM_REG__sadc_sadc_cfg2
//    <name> sadc_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F008) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg2 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg2 = (sadc_sadc_cfg2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_reg_sadc_cfg2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_data  -----------------------------
// SVD Line: 7096

unsigned int sadc_sadc_data __AT (0x4000F00C);



// ------------------------  Field Item: sadc_sadc_data_reg_sadc_data  ----------------------------
// SVD Line: 7105

//  <item> SFDITEM_FIELD__sadc_sadc_data_reg_sadc_data
//    <name> reg_sadc_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F00C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_data >> 0) & 0xFFFFFFFF), ((sadc_sadc_data = (sadc_sadc_data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_data  ---------------------------------
// SVD Line: 7096

//  <rtree> SFDITEM_REG__sadc_sadc_data
//    <name> sadc_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F00C) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_data >> 0) & 0xFFFFFFFF), ((sadc_sadc_data = (sadc_sadc_data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_data_reg_sadc_data </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sadc_sadc_status0  ----------------------------
// SVD Line: 7113

unsigned int sadc_sadc_status0 __AT (0x4000F010);



// ---------------------  Field Item: sadc_sadc_status0_reg_sadc_status0  -------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__sadc_sadc_status0_reg_sadc_status0
//    <name> reg_sadc_status0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_status0 >> 0) & 0xFFFFFFFF), ((sadc_sadc_status0 = (sadc_sadc_status0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sadc_sadc_status0  -------------------------------
// SVD Line: 7113

//  <rtree> SFDITEM_REG__sadc_sadc_status0
//    <name> sadc_status0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F010) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_status0 >> 0) & 0xFFFFFFFF), ((sadc_sadc_status0 = (sadc_sadc_status0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_status0_reg_sadc_status0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg3  -----------------------------
// SVD Line: 7130

unsigned int sadc_sadc_cfg3 __AT (0x4000F014);



// ------------------------  Field Item: sadc_sadc_cfg3_reg_sadc_cfg3  ----------------------------
// SVD Line: 7139

//  <item> SFDITEM_FIELD__sadc_sadc_cfg3_reg_sadc_cfg3
//    <name> reg_sadc_cfg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_cfg3 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg3 = (sadc_sadc_cfg3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg3  ---------------------------------
// SVD Line: 7130

//  <rtree> SFDITEM_REG__sadc_sadc_cfg3
//    <name> sadc_cfg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F014) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg3 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg3 = (sadc_sadc_cfg3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg3_reg_sadc_cfg3 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sadc_sadc_int_mask  ---------------------------
// SVD Line: 7147

unsigned int sadc_sadc_int_mask __AT (0x4000F030);



// --------------------  Field Item: sadc_sadc_int_mask_reg_sadc_int_mask  ------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__sadc_sadc_int_mask_reg_sadc_int_mask
//    <name> reg_sadc_int_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_int_mask >> 0) & 0xFFFFFFFF), ((sadc_sadc_int_mask = (sadc_sadc_int_mask & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sadc_sadc_int_mask  -------------------------------
// SVD Line: 7147

//  <rtree> SFDITEM_REG__sadc_sadc_int_mask
//    <name> sadc_int_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F030) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_int_mask >> 0) & 0xFFFFFFFF), ((sadc_sadc_int_mask = (sadc_sadc_int_mask & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_int_mask_reg_sadc_int_mask </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_int  ------------------------------
// SVD Line: 7164

unsigned int sadc_sadc_int __AT (0x4000F034);



// -------------------------  Field Item: sadc_sadc_int_reg_sadc_int  -----------------------------
// SVD Line: 7173

//  <item> SFDITEM_FIELD__sadc_sadc_int_reg_sadc_int
//    <name> reg_sadc_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_int >> 0) & 0xFFFFFFFF), ((sadc_sadc_int = (sadc_sadc_int & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: sadc_sadc_int  ---------------------------------
// SVD Line: 7164

//  <rtree> SFDITEM_REG__sadc_sadc_int
//    <name> sadc_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F034) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_int >> 0) & 0xFFFFFFFF), ((sadc_sadc_int = (sadc_sadc_int & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_int_reg_sadc_int </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: sadc  -------------------------------------
// SVD Line: 7034

//  <view> sadc
//    <name> sadc </name>
//    <item> SFDITEM_REG__sadc_sadc_cfg0 </item>
//    <item> SFDITEM_REG__sadc_sadc_cfg1 </item>
//    <item> SFDITEM_REG__sadc_sadc_cfg2 </item>
//    <item> SFDITEM_REG__sadc_sadc_data </item>
//    <item> SFDITEM_REG__sadc_sadc_status0 </item>
//    <item> SFDITEM_REG__sadc_sadc_cfg3 </item>
//    <item> SFDITEM_REG__sadc_sadc_int_mask </item>
//    <item> SFDITEM_REG__sadc_sadc_int </item>
//  </view>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg0  ---------------------------
// SVD Line: 7194

unsigned int aon1_ctrl_aon1_reg0 __AT (0x40102000);



// ----------------------  Field Item: aon1_ctrl_aon1_reg0_reg_aon1_reg0  -------------------------
// SVD Line: 7203

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_aon1_reg0
//    <name> reg_aon1_reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_reg0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg0  ------------------------------
// SVD Line: 7194

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg0
//    <name> aon1_reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102000) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_aon1_reg0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg1  ---------------------------
// SVD Line: 7211

unsigned int aon1_ctrl_aon1_reg1 __AT (0x40102004);



// ----------------------  Field Item: aon1_ctrl_aon1_reg1_reg_aon1_reg1  -------------------------
// SVD Line: 7220

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg1_reg_aon1_reg1
//    <name> reg_aon1_reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_reg1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg1 = (aon1_ctrl_aon1_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg1  ------------------------------
// SVD Line: 7211

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg1
//    <name> aon1_reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102004) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg1 = (aon1_ctrl_aon1_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg1_reg_aon1_reg1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg4  ---------------------------
// SVD Line: 7228

unsigned int aon1_ctrl_aon1_reg4 __AT (0x40102010);



// ----------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_reg4  -------------------------
// SVD Line: 7237

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_reg4
//    <name> reg_aon1_reg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_reg4 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg4 = (aon1_ctrl_aon1_reg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg4  ------------------------------
// SVD Line: 7228

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg4
//    <name> aon1_reg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102010) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg4 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg4 = (aon1_ctrl_aon1_reg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_reg4 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_boot  ---------------------------
// SVD Line: 7245

unsigned int aon1_ctrl_aon1_boot __AT (0x40102014);



// ----------------------  Field Item: aon1_ctrl_aon1_boot_reg_aon1_boot  -------------------------
// SVD Line: 7254

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_boot_reg_aon1_boot
//    <name> reg_aon1_boot </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_boot >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_boot = (aon1_ctrl_aon1_boot & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_boot  ------------------------------
// SVD Line: 7245

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_boot
//    <name> aon1_boot </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102014) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_boot >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_boot = (aon1_ctrl_aon1_boot & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_boot_reg_aon1_boot </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg5  ---------------------------
// SVD Line: 7262

unsigned int aon1_ctrl_aon1_reg5 __AT (0x40102018);



// ----------------------  Field Item: aon1_ctrl_aon1_reg5_reg_aon1_reg5  -------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_reg_aon1_reg5
//    <name> reg_aon1_reg5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_reg5 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg5  ------------------------------
// SVD Line: 7262

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg5
//    <name> aon1_reg5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102018) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg5 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_reg_aon1_reg5 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: aon1_ctrl_aon1_cnt_int  -------------------------
// SVD Line: 7279

unsigned int aon1_ctrl_aon1_cnt_int __AT (0x4010201C);



// -------------------  Field Item: aon1_ctrl_aon1_cnt_int_reg_aon1_cnt_int  ----------------------
// SVD Line: 7288

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_aon1_cnt_int
//    <name> reg_aon1_cnt_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010201C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_cnt_int >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_cnt_int = (aon1_ctrl_aon1_cnt_int & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon1_ctrl_aon1_cnt_int  -----------------------------
// SVD Line: 7279

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_cnt_int
//    <name> aon1_cnt_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010201C) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_cnt_int >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_cnt_int = (aon1_ctrl_aon1_cnt_int & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_aon1_cnt_int </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon1_ctrl_aon1_dly_ctrl0  ------------------------
// SVD Line: 7296

unsigned int aon1_ctrl_aon1_dly_ctrl0 __AT (0x40102020);



// -----------------  Field Item: aon1_ctrl_aon1_dly_ctrl0_reg_aon1_dly_ctrl0  --------------------
// SVD Line: 7305

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_reg_aon1_dly_ctrl0
//    <name> reg_aon1_dly_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_dly_ctrl0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon1_ctrl_aon1_dly_ctrl0  ----------------------------
// SVD Line: 7296

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_dly_ctrl0
//    <name> aon1_dly_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102020) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_dly_ctrl0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_reg_aon1_dly_ctrl0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon1_ctrl_aon1_dly_ctrl1  ------------------------
// SVD Line: 7313

unsigned int aon1_ctrl_aon1_dly_ctrl1 __AT (0x40102024);



// -----------------  Field Item: aon1_ctrl_aon1_dly_ctrl1_reg_aon1_dly_ctrl1  --------------------
// SVD Line: 7322

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_reg_aon1_dly_ctrl1
//    <name> reg_aon1_dly_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_dly_ctrl1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon1_ctrl_aon1_dly_ctrl1  ----------------------------
// SVD Line: 7313

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_dly_ctrl1
//    <name> aon1_dly_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102024) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_dly_ctrl1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_reg_aon1_dly_ctrl1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: aon1_ctrl_pll_ctrl_reg  -------------------------
// SVD Line: 7330

unsigned int aon1_ctrl_pll_ctrl_reg __AT (0x40102028);



// -------------------  Field Item: aon1_ctrl_pll_ctrl_reg_reg_pll_ctrl_reg  ----------------------
// SVD Line: 7339

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_reg_pll_ctrl_reg
//    <name> reg_pll_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_pll_ctrl_reg >> 0) & 0xFFFFFFFF), ((aon1_ctrl_pll_ctrl_reg = (aon1_ctrl_pll_ctrl_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon1_ctrl_pll_ctrl_reg  -----------------------------
// SVD Line: 7330

//  <rtree> SFDITEM_REG__aon1_ctrl_pll_ctrl_reg
//    <name> pll_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102028) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_pll_ctrl_reg >> 0) & 0xFFFFFFFF), ((aon1_ctrl_pll_ctrl_reg = (aon1_ctrl_pll_ctrl_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_reg_pll_ctrl_reg </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_patch_cfg  ---------------------------
// SVD Line: 7347

unsigned int aon1_ctrl_patch_cfg __AT (0x4010202C);



// ----------------------  Field Item: aon1_ctrl_patch_cfg_reg_patch_cfg  -------------------------
// SVD Line: 7356

//  <item> SFDITEM_FIELD__aon1_ctrl_patch_cfg_reg_patch_cfg
//    <name> reg_patch_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010202C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_patch_cfg >> 0) & 0xFFFFFFFF), ((aon1_ctrl_patch_cfg = (aon1_ctrl_patch_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_patch_cfg  ------------------------------
// SVD Line: 7347

//  <rtree> SFDITEM_REG__aon1_ctrl_patch_cfg
//    <name> patch_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010202C) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_patch_cfg >> 0) & 0xFFFFFFFF), ((aon1_ctrl_patch_cfg = (aon1_ctrl_patch_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_patch_cfg_reg_patch_cfg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: aon1_ctrl_PMU_CFG0  ---------------------------
// SVD Line: 7364

unsigned int aon1_ctrl_PMU_CFG0 __AT (0x40102030);



// -----------------------  Field Item: aon1_ctrl_PMU_CFG0_reg_PMU_CFG0  --------------------------
// SVD Line: 7373

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_reg_PMU_CFG0
//    <name> reg_PMU_CFG0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_PMU_CFG0  -------------------------------
// SVD Line: 7364

//  <rtree> SFDITEM_REG__aon1_ctrl_PMU_CFG0
//    <name> PMU_CFG0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102030) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_reg_PMU_CFG0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: aon1_ctrl_PMU_CFG1  ---------------------------
// SVD Line: 7381

unsigned int aon1_ctrl_PMU_CFG1 __AT (0x40102034);



// -----------------------  Field Item: aon1_ctrl_PMU_CFG1_reg_PMU_CFG1  --------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_reg_PMU_CFG1
//    <name> reg_PMU_CFG1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_PMU_CFG1  -------------------------------
// SVD Line: 7381

//  <rtree> SFDITEM_REG__aon1_ctrl_PMU_CFG1
//    <name> PMU_CFG1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102034) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_reg_PMU_CFG1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: aon1_ctrl_PMU_CFG2  ---------------------------
// SVD Line: 7398

unsigned int aon1_ctrl_PMU_CFG2 __AT (0x40102038);



// -----------------------  Field Item: aon1_ctrl_PMU_CFG2_reg_PMU_CFG2  --------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_reg_PMU_CFG2
//    <name> reg_PMU_CFG2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG2 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG2 = (aon1_ctrl_PMU_CFG2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_PMU_CFG2  -------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__aon1_ctrl_PMU_CFG2
//    <name> PMU_CFG2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102038) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG2 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG2 = (aon1_ctrl_PMU_CFG2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_reg_PMU_CFG2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: aon1_ctrl_PMU_CFG3  ---------------------------
// SVD Line: 7415

unsigned int aon1_ctrl_PMU_CFG3 __AT (0x4010203C);



// -----------------------  Field Item: aon1_ctrl_PMU_CFG3_reg_PMU_CFG3  --------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG3_reg_PMU_CFG3
//    <name> reg_PMU_CFG3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010203C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG3 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG3 = (aon1_ctrl_PMU_CFG3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_PMU_CFG3  -------------------------------
// SVD Line: 7415

//  <rtree> SFDITEM_REG__aon1_ctrl_PMU_CFG3
//    <name> PMU_CFG3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010203C) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG3 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG3 = (aon1_ctrl_PMU_CFG3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG3_reg_PMU_CFG3 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: aon1_ctrl  -----------------------------------
// SVD Line: 7183

//  <view> aon1_ctrl
//    <name> aon1_ctrl </name>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg0 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg1 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg4 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_boot </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg5 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_cnt_int </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_dly_ctrl0 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_dly_ctrl1 </item>
//    <item> SFDITEM_REG__aon1_ctrl_pll_ctrl_reg </item>
//    <item> SFDITEM_REG__aon1_ctrl_patch_cfg </item>
//    <item> SFDITEM_REG__aon1_ctrl_PMU_CFG0 </item>
//    <item> SFDITEM_REG__aon1_ctrl_PMU_CFG1 </item>
//    <item> SFDITEM_REG__aon1_ctrl_PMU_CFG2 </item>
//    <item> SFDITEM_REG__aon1_ctrl_PMU_CFG3 </item>
//  </view>
//  


// -----------------  Register Item Address: aon2_ctrl_power_seq_signal_ctrl0  --------------------
// SVD Line: 7445

unsigned int aon2_ctrl_power_seq_signal_ctrl0 __AT (0x40100000);



// ---------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_reg_power_seq_signal_ctrl0  ------------
// SVD Line: 7454

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_reg_power_seq_signal_ctrl0
//    <name> reg_power_seq_signal_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_power_seq_signal_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_signal_ctrl0 = (aon2_ctrl_power_seq_signal_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register RTree: aon2_ctrl_power_seq_signal_ctrl0  ------------------------
// SVD Line: 7445

//  <rtree> SFDITEM_REG__aon2_ctrl_power_seq_signal_ctrl0
//    <name> power_seq_signal_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100000) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_seq_signal_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_signal_ctrl0 = (aon2_ctrl_power_seq_signal_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_reg_power_seq_signal_ctrl0 </item>
//  </rtree>
//  


// -----------------  Register Item Address: aon2_ctrl_power_seq_signal_ctrl1  --------------------
// SVD Line: 7462

unsigned int aon2_ctrl_power_seq_signal_ctrl1 __AT (0x40100004);



// ---------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_reg_power_seq_signal_ctrl1  ------------
// SVD Line: 7471

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_reg_power_seq_signal_ctrl1
//    <name> reg_power_seq_signal_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_power_seq_signal_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_signal_ctrl1 = (aon2_ctrl_power_seq_signal_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register RTree: aon2_ctrl_power_seq_signal_ctrl1  ------------------------
// SVD Line: 7462

//  <rtree> SFDITEM_REG__aon2_ctrl_power_seq_signal_ctrl1
//    <name> power_seq_signal_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100004) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_seq_signal_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_signal_ctrl1 = (aon2_ctrl_power_seq_signal_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_reg_power_seq_signal_ctrl1 </item>
//  </rtree>
//  


// ------------------  Register Item Address: aon2_ctrl_power_seq_dly_ctrl0  ----------------------
// SVD Line: 7479

unsigned int aon2_ctrl_power_seq_dly_ctrl0 __AT (0x40100008);



// ------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_reg_power_seq_dly_ctrl0  ---------------
// SVD Line: 7488

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_reg_power_seq_dly_ctrl0
//    <name> reg_power_seq_dly_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_power_seq_dly_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_power_seq_dly_ctrl0  -------------------------
// SVD Line: 7479

//  <rtree> SFDITEM_REG__aon2_ctrl_power_seq_dly_ctrl0
//    <name> power_seq_dly_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100008) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_seq_dly_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_reg_power_seq_dly_ctrl0 </item>
//  </rtree>
//  


// ------------------  Register Item Address: aon2_ctrl_power_seq_dly_ctrl1  ----------------------
// SVD Line: 7496

unsigned int aon2_ctrl_power_seq_dly_ctrl1 __AT (0x4010000C);



// ------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_reg_power_seq_dly_ctrl1  ---------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_reg_power_seq_dly_ctrl1
//    <name> reg_power_seq_dly_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010000C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_power_seq_dly_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_power_seq_dly_ctrl1  -------------------------
// SVD Line: 7496

//  <rtree> SFDITEM_REG__aon2_ctrl_power_seq_dly_ctrl1
//    <name> power_seq_dly_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010000C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_seq_dly_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_reg_power_seq_dly_ctrl1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_TBCU_CTRL  ---------------------------
// SVD Line: 7513

unsigned int aon2_ctrl_TBCU_CTRL __AT (0x40100010);



// ----------------------  Field Item: aon2_ctrl_TBCU_CTRL_reg_TBCU_CTRL  -------------------------
// SVD Line: 7522

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_reg_TBCU_CTRL
//    <name> reg_TBCU_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_TBCU_CTRL >> 0) & 0xFFFFFFFF), ((aon2_ctrl_TBCU_CTRL = (aon2_ctrl_TBCU_CTRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_TBCU_CTRL  ------------------------------
// SVD Line: 7513

//  <rtree> SFDITEM_REG__aon2_ctrl_TBCU_CTRL
//    <name> TBCU_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100010) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_TBCU_CTRL >> 0) & 0xFFFFFFFF), ((aon2_ctrl_TBCU_CTRL = (aon2_ctrl_TBCU_CTRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_reg_TBCU_CTRL </item>
//  </rtree>
//  


// --------------  Register Item Address: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB  ------------------
// SVD Line: 7530

unsigned int aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB __AT (0x40100014);



// ----  Field Item: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB_reg_LLE_TBCU_LOCK_BASETSCNT_LSB  -------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB_reg_LLE_TBCU_LOCK_BASETSCNT_LSB
//    <name> reg_LLE_TBCU_LOCK_BASETSCNT_LSB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB = (aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Register RTree: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB  ---------------------
// SVD Line: 7530

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB
//    <name> LLE_TBCU_LOCK_BASETSCNT_LSB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100014) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB = (aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB_reg_LLE_TBCU_LOCK_BASETSCNT_LSB </item>
//  </rtree>
//  


// --------------  Register Item Address: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB  ------------------
// SVD Line: 7547

unsigned int aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB __AT (0x40100018);



// ----  Field Item: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB_reg_LLE_TBCU_LOCK_BASETSCNT_HSB  -------
// SVD Line: 7556

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB_reg_LLE_TBCU_LOCK_BASETSCNT_HSB
//    <name> reg_LLE_TBCU_LOCK_BASETSCNT_HSB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB = (aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Register RTree: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB  ---------------------
// SVD Line: 7547

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB
//    <name> LLE_TBCU_LOCK_BASETSCNT_HSB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100018) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB = (aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB_reg_LLE_TBCU_LOCK_BASETSCNT_HSB </item>
//  </rtree>
//  


// -----------------  Register Item Address: aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT  --------------------
// SVD Line: 7564

unsigned int aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT __AT (0x4010001C);



// ---------  Field Item: aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT_reg_LLE_TBCU_LOCK_SUBTSCNT  ------------
// SVD Line: 7573

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT_reg_LLE_TBCU_LOCK_SUBTSCNT
//    <name> reg_LLE_TBCU_LOCK_SUBTSCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010001C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT = (aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register RTree: aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT  ------------------------
// SVD Line: 7564

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT
//    <name> LLE_TBCU_LOCK_SUBTSCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010001C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT = (aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT_reg_LLE_TBCU_LOCK_SUBTSCNT </item>
//  </rtree>
//  


// ------------------  Register Item Address: aon2_ctrl_LLE_TBCU_SHORT_TIME  ----------------------
// SVD Line: 7581

unsigned int aon2_ctrl_LLE_TBCU_SHORT_TIME __AT (0x40100020);



// ------------  Field Item: aon2_ctrl_LLE_TBCU_SHORT_TIME_reg_LLE_TBCU_SHORT_TIME  ---------------
// SVD Line: 7590

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_SHORT_TIME_reg_LLE_TBCU_SHORT_TIME
//    <name> reg_LLE_TBCU_SHORT_TIME </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_SHORT_TIME >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_SHORT_TIME = (aon2_ctrl_LLE_TBCU_SHORT_TIME & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_LLE_TBCU_SHORT_TIME  -------------------------
// SVD Line: 7581

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_SHORT_TIME
//    <name> LLE_TBCU_SHORT_TIME </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100020) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_SHORT_TIME >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_SHORT_TIME = (aon2_ctrl_LLE_TBCU_SHORT_TIME & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_SHORT_TIME_reg_LLE_TBCU_SHORT_TIME </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_LLE_TBCU_US_TIME_L  ----------------------
// SVD Line: 7598

unsigned int aon2_ctrl_LLE_TBCU_US_TIME_L __AT (0x40100024);



// -------------  Field Item: aon2_ctrl_LLE_TBCU_US_TIME_L_reg_LLE_TBCU_US_TIME_L  ----------------
// SVD Line: 7607

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_L_reg_LLE_TBCU_US_TIME_L
//    <name> reg_LLE_TBCU_US_TIME_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_US_TIME_L >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_US_TIME_L = (aon2_ctrl_LLE_TBCU_US_TIME_L & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_LLE_TBCU_US_TIME_L  --------------------------
// SVD Line: 7598

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_US_TIME_L
//    <name> LLE_TBCU_US_TIME_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100024) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_US_TIME_L >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_US_TIME_L = (aon2_ctrl_LLE_TBCU_US_TIME_L & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_L_reg_LLE_TBCU_US_TIME_L </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_LLE_TBCU_US_TIME_H  ----------------------
// SVD Line: 7615

unsigned int aon2_ctrl_LLE_TBCU_US_TIME_H __AT (0x40100028);



// -------------  Field Item: aon2_ctrl_LLE_TBCU_US_TIME_H_reg_LLE_TBCU_US_TIME_H  ----------------
// SVD Line: 7624

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_H_reg_LLE_TBCU_US_TIME_H
//    <name> reg_LLE_TBCU_US_TIME_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_US_TIME_H >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_US_TIME_H = (aon2_ctrl_LLE_TBCU_US_TIME_H & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_LLE_TBCU_US_TIME_H  --------------------------
// SVD Line: 7615

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_US_TIME_H
//    <name> LLE_TBCU_US_TIME_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100028) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_US_TIME_H >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_US_TIME_H = (aon2_ctrl_LLE_TBCU_US_TIME_H & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_H_reg_LLE_TBCU_US_TIME_H </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_pwr_ctrl0  ---------------------------
// SVD Line: 7632

unsigned int aon2_ctrl_pwr_ctrl0 __AT (0x4010002C);



// ----------------------  Field Item: aon2_ctrl_pwr_ctrl0_reg_pwr_ctrl0  -------------------------
// SVD Line: 7641

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl0_reg_pwr_ctrl0
//    <name> reg_pwr_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010002C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_pwr_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_pwr_ctrl0 = (aon2_ctrl_pwr_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_pwr_ctrl0  ------------------------------
// SVD Line: 7632

//  <rtree> SFDITEM_REG__aon2_ctrl_pwr_ctrl0
//    <name> pwr_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010002C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_pwr_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_pwr_ctrl0 = (aon2_ctrl_pwr_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl0_reg_pwr_ctrl0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg4  ---------------------------
// SVD Line: 7649

unsigned int aon2_ctrl_aon1_reg4 __AT (0x40100030);



// ----------------------  Field Item: aon2_ctrl_aon1_reg4_reg_aon1_reg4  -------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg4_reg_aon1_reg4
//    <name> reg_aon1_reg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg4 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg4 = (aon2_ctrl_aon1_reg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_aon1_reg4  ------------------------------
// SVD Line: 7649

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg4
//    <name> aon1_reg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100030) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg4 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg4 = (aon2_ctrl_aon1_reg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg4_reg_aon1_reg4 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg6  ---------------------------
// SVD Line: 7666

unsigned int aon2_ctrl_aon1_reg6 __AT (0x40100034);



// ----------------------  Field Item: aon2_ctrl_aon1_reg6_reg_aon1_reg6  -------------------------
// SVD Line: 7675

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg6_reg_aon1_reg6
//    <name> reg_aon1_reg6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg6 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg6 = (aon2_ctrl_aon1_reg6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_aon1_reg6  ------------------------------
// SVD Line: 7666

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg6
//    <name> aon1_reg6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100034) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg6 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg6 = (aon2_ctrl_aon1_reg6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg6_reg_aon1_reg6 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg7  ---------------------------
// SVD Line: 7683

unsigned int aon2_ctrl_aon1_reg7 __AT (0x40100038);



// ----------------------  Field Item: aon2_ctrl_aon1_reg7_reg_aon1_reg7  -------------------------
// SVD Line: 7692

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg7_reg_aon1_reg7
//    <name> reg_aon1_reg7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg7 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg7 = (aon2_ctrl_aon1_reg7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_aon1_reg7  ------------------------------
// SVD Line: 7683

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg7
//    <name> aon1_reg7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100038) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg7 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg7 = (aon2_ctrl_aon1_reg7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg7_reg_aon1_reg7 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg8  ---------------------------
// SVD Line: 7700

unsigned int aon2_ctrl_aon1_reg8 __AT (0x4010003C);



// ----------------------  Field Item: aon2_ctrl_aon1_reg8_reg_aon1_reg8  -------------------------
// SVD Line: 7709

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg8_reg_aon1_reg8
//    <name> reg_aon1_reg8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010003C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg8 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg8 = (aon2_ctrl_aon1_reg8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_aon1_reg8  ------------------------------
// SVD Line: 7700

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg8
//    <name> aon1_reg8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010003C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg8 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg8 = (aon2_ctrl_aon1_reg8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg8_reg_aon1_reg8 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg9  ---------------------------
// SVD Line: 7717

unsigned int aon2_ctrl_aon1_reg9 __AT (0x40100040);



// ----------------------  Field Item: aon2_ctrl_aon1_reg9_reg_aon1_reg9  -------------------------
// SVD Line: 7726

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg9_reg_aon1_reg9
//    <name> reg_aon1_reg9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg9 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg9 = (aon2_ctrl_aon1_reg9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_aon1_reg9  ------------------------------
// SVD Line: 7717

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg9
//    <name> aon1_reg9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100040) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg9 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg9 = (aon2_ctrl_aon1_reg9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg9_reg_aon1_reg9 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg10  --------------------------
// SVD Line: 7734

unsigned int aon2_ctrl_aon1_reg10 __AT (0x40100044);



// ---------------------  Field Item: aon2_ctrl_aon1_reg10_reg_aon1_reg10  ------------------------
// SVD Line: 7743

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg10_reg_aon1_reg10
//    <name> reg_aon1_reg10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg10 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg10 = (aon2_ctrl_aon1_reg10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: aon2_ctrl_aon1_reg10  ------------------------------
// SVD Line: 7734

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg10
//    <name> aon1_reg10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100044) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg10 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg10 = (aon2_ctrl_aon1_reg10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg10_reg_aon1_reg10 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon1_reg_rd11  -------------------------
// SVD Line: 7751

unsigned int aon2_ctrl_aon1_reg_rd11 __AT (0x40100048);



// ------------------  Field Item: aon2_ctrl_aon1_reg_rd11_reg_aon1_reg_rd11  ---------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd11_reg_aon1_reg_rd11
//    <name> reg_aon1_reg_rd11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd11 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd11 = (aon2_ctrl_aon1_reg_rd11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon1_reg_rd11  ----------------------------
// SVD Line: 7751

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg_rd11
//    <name> aon1_reg_rd11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100048) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd11 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd11 = (aon2_ctrl_aon1_reg_rd11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd11_reg_aon1_reg_rd11 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon1_reg_rd12  -------------------------
// SVD Line: 7768

unsigned int aon2_ctrl_aon1_reg_rd12 __AT (0x4010004C);



// ------------------  Field Item: aon2_ctrl_aon1_reg_rd12_reg_aon1_reg_rd12  ---------------------
// SVD Line: 7777

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd12_reg_aon1_reg_rd12
//    <name> reg_aon1_reg_rd12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010004C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd12 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd12 = (aon2_ctrl_aon1_reg_rd12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon1_reg_rd12  ----------------------------
// SVD Line: 7768

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg_rd12
//    <name> aon1_reg_rd12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010004C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd12 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd12 = (aon2_ctrl_aon1_reg_rd12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd12_reg_aon1_reg_rd12 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon1_reg_rd13  -------------------------
// SVD Line: 7785

unsigned int aon2_ctrl_aon1_reg_rd13 __AT (0x40100050);



// ------------------  Field Item: aon2_ctrl_aon1_reg_rd13_reg_aon1_reg_rd13  ---------------------
// SVD Line: 7794

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd13_reg_aon1_reg_rd13
//    <name> reg_aon1_reg_rd13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd13 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd13 = (aon2_ctrl_aon1_reg_rd13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon1_reg_rd13  ----------------------------
// SVD Line: 7785

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg_rd13
//    <name> aon1_reg_rd13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100050) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd13 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd13 = (aon2_ctrl_aon1_reg_rd13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd13_reg_aon1_reg_rd13 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_pwr_ctrl_status0  -----------------------
// SVD Line: 7802

unsigned int aon2_ctrl_pwr_ctrl_status0 __AT (0x40100054);



// ---------------  Field Item: aon2_ctrl_pwr_ctrl_status0_reg_pwr_ctrl_status0  ------------------
// SVD Line: 7811

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_reg_pwr_ctrl_status0
//    <name> reg_pwr_ctrl_status0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_pwr_ctrl_status0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_pwr_ctrl_status0 = (aon2_ctrl_pwr_ctrl_status0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_pwr_ctrl_status0  ---------------------------
// SVD Line: 7802

//  <rtree> SFDITEM_REG__aon2_ctrl_pwr_ctrl_status0
//    <name> pwr_ctrl_status0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100054) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_pwr_ctrl_status0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_pwr_ctrl_status0 = (aon2_ctrl_pwr_ctrl_status0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_reg_pwr_ctrl_status0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_pol0  ------------------------
// SVD Line: 7819

unsigned int aon2_ctrl_sys_wakeup_pol0 __AT (0x40100058);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_pol0_reg_sys_wakeup_pol0  -------------------
// SVD Line: 7828

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol0_reg_sys_wakeup_pol0
//    <name> reg_sys_wakeup_pol0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_pol0 = (aon2_ctrl_sys_wakeup_pol0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_pol0  ---------------------------
// SVD Line: 7819

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol0
//    <name> sys_wakeup_pol0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100058) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_pol0 = (aon2_ctrl_sys_wakeup_pol0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol0_reg_sys_wakeup_pol0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_pol1  ------------------------
// SVD Line: 7836

unsigned int aon2_ctrl_sys_wakeup_pol1 __AT (0x4010005C);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_pol1_reg_sys_wakeup_pol1  -------------------
// SVD Line: 7845

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol1_reg_sys_wakeup_pol1
//    <name> reg_sys_wakeup_pol1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010005C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_pol1 = (aon2_ctrl_sys_wakeup_pol1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_pol1  ---------------------------
// SVD Line: 7836

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol1
//    <name> sys_wakeup_pol1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010005C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_pol1 = (aon2_ctrl_sys_wakeup_pol1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol1_reg_sys_wakeup_pol1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_sys_wakeup_en0  ------------------------
// SVD Line: 7853

unsigned int aon2_ctrl_sys_wakeup_en0 __AT (0x40100060);



// -----------------  Field Item: aon2_ctrl_sys_wakeup_en0_reg_sys_wakeup_en0  --------------------
// SVD Line: 7862

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en0_reg_sys_wakeup_en0
//    <name> reg_sys_wakeup_en0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100060) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_en0 = (aon2_ctrl_sys_wakeup_en0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_en0  ----------------------------
// SVD Line: 7853

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_en0
//    <name> sys_wakeup_en0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100060) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_en0 = (aon2_ctrl_sys_wakeup_en0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en0_reg_sys_wakeup_en0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_sys_wakeup_en1  ------------------------
// SVD Line: 7870

unsigned int aon2_ctrl_sys_wakeup_en1 __AT (0x40100064);



// -----------------  Field Item: aon2_ctrl_sys_wakeup_en1_reg_sys_wakeup_en1  --------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en1_reg_sys_wakeup_en1
//    <name> reg_sys_wakeup_en1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_en1 = (aon2_ctrl_sys_wakeup_en1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_en1  ----------------------------
// SVD Line: 7870

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_en1
//    <name> sys_wakeup_en1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100064) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_en1 = (aon2_ctrl_sys_wakeup_en1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en1_reg_sys_wakeup_en1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_mode0  -----------------------
// SVD Line: 7887

unsigned int aon2_ctrl_sys_wakeup_mode0 __AT (0x40100068);



// ---------------  Field Item: aon2_ctrl_sys_wakeup_mode0_reg_sys_wakeup_mode0  ------------------
// SVD Line: 7896

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode0_reg_sys_wakeup_mode0
//    <name> reg_sys_wakeup_mode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100068) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode0 = (aon2_ctrl_sys_wakeup_mode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_sys_wakeup_mode0  ---------------------------
// SVD Line: 7887

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode0
//    <name> sys_wakeup_mode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100068) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode0 = (aon2_ctrl_sys_wakeup_mode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode0_reg_sys_wakeup_mode0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_mode1  -----------------------
// SVD Line: 7904

unsigned int aon2_ctrl_sys_wakeup_mode1 __AT (0x4010006C);



// ---------------  Field Item: aon2_ctrl_sys_wakeup_mode1_reg_sys_wakeup_mode1  ------------------
// SVD Line: 7913

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode1_reg_sys_wakeup_mode1
//    <name> reg_sys_wakeup_mode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010006C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode1 = (aon2_ctrl_sys_wakeup_mode1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_sys_wakeup_mode1  ---------------------------
// SVD Line: 7904

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode1
//    <name> sys_wakeup_mode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010006C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode1 = (aon2_ctrl_sys_wakeup_mode1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode1_reg_sys_wakeup_mode1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_mode2  -----------------------
// SVD Line: 7921

unsigned int aon2_ctrl_sys_wakeup_mode2 __AT (0x40100070);



// ---------------  Field Item: aon2_ctrl_sys_wakeup_mode2_reg_sys_wakeup_mode2  ------------------
// SVD Line: 7930

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode2_reg_sys_wakeup_mode2
//    <name> reg_sys_wakeup_mode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100070) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode2 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode2 = (aon2_ctrl_sys_wakeup_mode2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_sys_wakeup_mode2  ---------------------------
// SVD Line: 7921

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode2
//    <name> sys_wakeup_mode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100070) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode2 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode2 = (aon2_ctrl_sys_wakeup_mode2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode2_reg_sys_wakeup_mode2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon2_wk_source  ------------------------
// SVD Line: 7938

unsigned int aon2_ctrl_aon2_wk_source __AT (0x40100074);



// -----------------  Field Item: aon2_ctrl_aon2_wk_source_reg_aon2_wk_source  --------------------
// SVD Line: 7947

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_reg_aon2_wk_source
//    <name> reg_aon2_wk_source </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100074) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon2_wk_source >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_wk_source = (aon2_ctrl_aon2_wk_source & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_aon2_wk_source  ----------------------------
// SVD Line: 7938

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_wk_source
//    <name> aon2_wk_source </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100074) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_wk_source >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_wk_source = (aon2_ctrl_aon2_wk_source & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_reg_aon2_wk_source </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_io_aon_i_low  -----------------------
// SVD Line: 7955

unsigned int aon2_ctrl_aon2_io_aon_i_low __AT (0x40100078);



// --------------  Field Item: aon2_ctrl_aon2_io_aon_i_low_reg_aon2_io_aon_i_low  -----------------
// SVD Line: 7964

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_low_reg_aon2_io_aon_i_low
//    <name> reg_aon2_io_aon_i_low </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100078) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_low >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_low = (aon2_ctrl_aon2_io_aon_i_low & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_aon2_io_aon_i_low  --------------------------
// SVD Line: 7955

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_low
//    <name> aon2_io_aon_i_low </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100078) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_low >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_low = (aon2_ctrl_aon2_io_aon_i_low & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_low_reg_aon2_io_aon_i_low </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_io_aon_i_high  ----------------------
// SVD Line: 7972

unsigned int aon2_ctrl_aon2_io_aon_i_high __AT (0x4010007C);



// -------------  Field Item: aon2_ctrl_aon2_io_aon_i_high_reg_aon2_io_aon_i_high  ----------------
// SVD Line: 7981

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_high_reg_aon2_io_aon_i_high
//    <name> reg_aon2_io_aon_i_high </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010007C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_high >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_high = (aon2_ctrl_aon2_io_aon_i_high & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_aon2_io_aon_i_high  --------------------------
// SVD Line: 7972

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_high
//    <name> aon2_io_aon_i_high </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010007C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_high >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_high = (aon2_ctrl_aon2_io_aon_i_high & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_high_reg_aon2_io_aon_i_high </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_sleep_ctrl_1  -----------------------
// SVD Line: 7989

unsigned int aon2_ctrl_aon2_sleep_ctrl_1 __AT (0x40100084);



// --------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_reg_aon2_sleep_ctrl_1  -----------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_reg_aon2_sleep_ctrl_1
//    <name> reg_aon2_sleep_ctrl_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100084) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_ctrl_1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_ctrl_1 = (aon2_ctrl_aon2_sleep_ctrl_1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_aon2_sleep_ctrl_1  --------------------------
// SVD Line: 7989

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_sleep_ctrl_1
//    <name> aon2_sleep_ctrl_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100084) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_ctrl_1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_ctrl_1 = (aon2_ctrl_aon2_sleep_ctrl_1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_reg_aon2_sleep_ctrl_1 </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_sleep_cnt_rd  -----------------------
// SVD Line: 8006

unsigned int aon2_ctrl_aon2_sleep_cnt_rd __AT (0x40100088);



// --------------  Field Item: aon2_ctrl_aon2_sleep_cnt_rd_reg_aon2_sleep_cnt_rd  -----------------
// SVD Line: 8015

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_cnt_rd_reg_aon2_sleep_cnt_rd
//    <name> reg_aon2_sleep_cnt_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100088) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_cnt_rd >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_cnt_rd = (aon2_ctrl_aon2_sleep_cnt_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_aon2_sleep_cnt_rd  --------------------------
// SVD Line: 8006

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_sleep_cnt_rd
//    <name> aon2_sleep_cnt_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100088) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_cnt_rd >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_cnt_rd = (aon2_ctrl_aon2_sleep_cnt_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_cnt_rd_reg_aon2_sleep_cnt_rd </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: aon2_ctrl  -----------------------------------
// SVD Line: 7434

//  <view> aon2_ctrl
//    <name> aon2_ctrl </name>
//    <item> SFDITEM_REG__aon2_ctrl_power_seq_signal_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_power_seq_signal_ctrl1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_power_seq_dly_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_power_seq_dly_ctrl1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_TBCU_CTRL </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_SHORT_TIME </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_US_TIME_L </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_US_TIME_H </item>
//    <item> SFDITEM_REG__aon2_ctrl_pwr_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg4 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg6 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg7 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg8 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg9 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg10 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg_rd11 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg_rd12 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg_rd13 </item>
//    <item> SFDITEM_REG__aon2_ctrl_pwr_ctrl_status0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_en0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_en1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode2 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_wk_source </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_low </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_high </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_sleep_ctrl_1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_sleep_cnt_rd </item>
//  </view>
//  


// ------------------------  Register Item Address: qdec_channel0_ctrl  ---------------------------
// SVD Line: 8036

unsigned int qdec_channel0_ctrl __AT (0x40009000);



// --------------------  Field Item: qdec_channel0_ctrl_reg_channel0_ctrl  ------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__qdec_channel0_ctrl_reg_channel0_ctrl
//    <name> reg_channel0_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel0_ctrl = (qdec_channel0_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0_ctrl  -------------------------------
// SVD Line: 8036

//  <rtree> SFDITEM_REG__qdec_channel0_ctrl
//    <name> channel0_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009000) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel0_ctrl = (qdec_channel0_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_ctrl_reg_channel0_ctrl </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel0_mode  ---------------------------
// SVD Line: 8053

unsigned int qdec_channel0_mode __AT (0x40009004);



// --------------------  Field Item: qdec_channel0_mode_reg_channel0_mode  ------------------------
// SVD Line: 8062

//  <item> SFDITEM_FIELD__qdec_channel0_mode_reg_channel0_mode
//    <name> reg_channel0_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0_mode >> 0) & 0xFFFFFFFF), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0_mode  -------------------------------
// SVD Line: 8053

//  <rtree> SFDITEM_REG__qdec_channel0_mode
//    <name> channel0_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009004) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_mode >> 0) & 0xFFFFFFFF), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_reg_channel0_mode </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel0_step  ---------------------------
// SVD Line: 8070

unsigned int qdec_channel0_step __AT (0x40009008);



// --------------------  Field Item: qdec_channel0_step_reg_channel0_step  ------------------------
// SVD Line: 8079

//  <item> SFDITEM_FIELD__qdec_channel0_step_reg_channel0_step
//    <name> reg_channel0_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0_step >> 0) & 0xFFFFFFFF), ((qdec_channel0_step = (qdec_channel0_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0_step  -------------------------------
// SVD Line: 8070

//  <rtree> SFDITEM_REG__qdec_channel0_step
//    <name> channel0_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009008) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_step >> 0) & 0xFFFFFFFF), ((qdec_channel0_step = (qdec_channel0_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_step_reg_channel0_step </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel0_read_rab  -------------------------
// SVD Line: 8087

unsigned int qdec_channel0_read_rab __AT (0x4000900C);



// ----------------  Field Item: qdec_channel0_read_rab_reg_channel0_read_rab  --------------------
// SVD Line: 8096

//  <item> SFDITEM_FIELD__qdec_channel0_read_rab_reg_channel0_read_rab
//    <name> reg_channel0_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000900C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel0_read_rab = (qdec_channel0_read_rab & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: qdec_channel0_read_rab  -----------------------------
// SVD Line: 8087

//  <rtree> SFDITEM_REG__qdec_channel0_read_rab
//    <name> channel0_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000900C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel0_read_rab = (qdec_channel0_read_rab & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_read_rab_reg_channel0_read_rab </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel0_read_tc  --------------------------
// SVD Line: 8104

unsigned int qdec_channel0_read_tc __AT (0x40009010);



// -----------------  Field Item: qdec_channel0_read_tc_reg_channel0_read_tc  ---------------------
// SVD Line: 8113

//  <item> SFDITEM_FIELD__qdec_channel0_read_tc_reg_channel0_read_tc
//    <name> reg_channel0_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel0_read_tc = (qdec_channel0_read_tc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0_read_tc  -----------------------------
// SVD Line: 8104

//  <rtree> SFDITEM_REG__qdec_channel0_read_tc
//    <name> channel0_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009010) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel0_read_tc = (qdec_channel0_read_tc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_read_tc_reg_channel0_read_tc </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0write_a  --------------------------
// SVD Line: 8121

unsigned int qdec_channel0write_a __AT (0x40009014);



// ------------------  Field Item: qdec_channel0write_a_reg_channel0write_a  ----------------------
// SVD Line: 8130

//  <item> SFDITEM_FIELD__qdec_channel0write_a_reg_channel0write_a
//    <name> reg_channel0write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0write_a >> 0) & 0xFFFFFFFF), ((qdec_channel0write_a = (qdec_channel0write_a & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0write_a  ------------------------------
// SVD Line: 8121

//  <rtree> SFDITEM_REG__qdec_channel0write_a
//    <name> channel0write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009014) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0write_a >> 0) & 0xFFFFFFFF), ((qdec_channel0write_a = (qdec_channel0write_a & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0write_a_reg_channel0write_a </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0write_b  --------------------------
// SVD Line: 8138

unsigned int qdec_channel0write_b __AT (0x40009018);



// ------------------  Field Item: qdec_channel0write_b_reg_channel0write_b  ----------------------
// SVD Line: 8147

//  <item> SFDITEM_FIELD__qdec_channel0write_b_reg_channel0write_b
//    <name> reg_channel0write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0write_b >> 0) & 0xFFFFFFFF), ((qdec_channel0write_b = (qdec_channel0write_b & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0write_b  ------------------------------
// SVD Line: 8138

//  <rtree> SFDITEM_REG__qdec_channel0write_b
//    <name> channel0write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009018) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0write_b >> 0) & 0xFFFFFFFF), ((qdec_channel0write_b = (qdec_channel0write_b & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0write_b_reg_channel0write_b </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0write_c  --------------------------
// SVD Line: 8155

unsigned int qdec_channel0write_c __AT (0x4000901C);



// ------------------  Field Item: qdec_channel0write_c_reg_channel0write_c  ----------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__qdec_channel0write_c_reg_channel0write_c
//    <name> reg_channel0write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000901C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0write_c >> 0) & 0xFFFFFFFF), ((qdec_channel0write_c = (qdec_channel0write_c & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0write_c  ------------------------------
// SVD Line: 8155

//  <rtree> SFDITEM_REG__qdec_channel0write_c
//    <name> channel0write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000901C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0write_c >> 0) & 0xFFFFFFFF), ((qdec_channel0write_c = (qdec_channel0write_c & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0write_c_reg_channel0write_c </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel0tiob0_rd  --------------------------
// SVD Line: 8172

unsigned int qdec_channel0tiob0_rd __AT (0x40009020);



// -----------------  Field Item: qdec_channel0tiob0_rd_reg_channel0tiob0_rd  ---------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__qdec_channel0tiob0_rd_reg_channel0tiob0_rd
//    <name> reg_channel0tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel0tiob0_rd = (qdec_channel0tiob0_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0tiob0_rd  -----------------------------
// SVD Line: 8172

//  <rtree> SFDITEM_REG__qdec_channel0tiob0_rd
//    <name> channel0tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009020) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel0tiob0_rd = (qdec_channel0tiob0_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0tiob0_rd_reg_channel0tiob0_rd </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0int_en  ---------------------------
// SVD Line: 8189

unsigned int qdec_channel0int_en __AT (0x40009024);



// -------------------  Field Item: qdec_channel0int_en_reg_channel0int_en  -----------------------
// SVD Line: 8198

//  <item> SFDITEM_FIELD__qdec_channel0int_en_reg_channel0int_en
//    <name> reg_channel0int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0int_en >> 0) & 0xFFFFFFFF), ((qdec_channel0int_en = (qdec_channel0int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0int_en  ------------------------------
// SVD Line: 8189

//  <rtree> SFDITEM_REG__qdec_channel0int_en
//    <name> channel0int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009024) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0int_en >> 0) & 0xFFFFFFFF), ((qdec_channel0int_en = (qdec_channel0int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0int_en_reg_channel0int_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0int_dis  --------------------------
// SVD Line: 8206

unsigned int qdec_channel0int_dis __AT (0x40009028);



// ------------------  Field Item: qdec_channel0int_dis_reg_channel0int_dis  ----------------------
// SVD Line: 8215

//  <item> SFDITEM_FIELD__qdec_channel0int_dis_reg_channel0int_dis
//    <name> reg_channel0int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel0int_dis = (qdec_channel0int_dis & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0int_dis  ------------------------------
// SVD Line: 8206

//  <rtree> SFDITEM_REG__qdec_channel0int_dis
//    <name> channel0int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009028) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel0int_dis = (qdec_channel0int_dis & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0int_dis_reg_channel0int_dis </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0int_rd  ---------------------------
// SVD Line: 8223

unsigned int qdec_channel0int_rd __AT (0x4000902C);



// -------------------  Field Item: qdec_channel0int_rd_reg_channel0int_rd  -----------------------
// SVD Line: 8232

//  <item> SFDITEM_FIELD__qdec_channel0int_rd_reg_channel0int_rd
//    <name> reg_channel0int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000902C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel0int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel0int_rd = (qdec_channel0int_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0int_rd  ------------------------------
// SVD Line: 8223

//  <rtree> SFDITEM_REG__qdec_channel0int_rd
//    <name> channel0int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000902C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel0int_rd = (qdec_channel0int_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0int_rd_reg_channel0int_rd </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel1_ctrl  ---------------------------
// SVD Line: 8240

unsigned int qdec_channel1_ctrl __AT (0x40009040);



// --------------------  Field Item: qdec_channel1_ctrl_reg_channel1_ctrl  ------------------------
// SVD Line: 8249

//  <item> SFDITEM_FIELD__qdec_channel1_ctrl_reg_channel1_ctrl
//    <name> reg_channel1_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel1_ctrl = (qdec_channel1_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1_ctrl  -------------------------------
// SVD Line: 8240

//  <rtree> SFDITEM_REG__qdec_channel1_ctrl
//    <name> channel1_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009040) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel1_ctrl = (qdec_channel1_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_ctrl_reg_channel1_ctrl </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel1_mode  ---------------------------
// SVD Line: 8257

unsigned int qdec_channel1_mode __AT (0x40009044);



// --------------------  Field Item: qdec_channel1_mode_reg_channel1_mode  ------------------------
// SVD Line: 8266

//  <item> SFDITEM_FIELD__qdec_channel1_mode_reg_channel1_mode
//    <name> reg_channel1_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1_mode >> 0) & 0xFFFFFFFF), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1_mode  -------------------------------
// SVD Line: 8257

//  <rtree> SFDITEM_REG__qdec_channel1_mode
//    <name> channel1_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009044) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_mode >> 0) & 0xFFFFFFFF), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_reg_channel1_mode </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel1_step  ---------------------------
// SVD Line: 8274

unsigned int qdec_channel1_step __AT (0x40009048);



// --------------------  Field Item: qdec_channel1_step_reg_channel1_step  ------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__qdec_channel1_step_reg_channel1_step
//    <name> reg_channel1_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1_step >> 0) & 0xFFFFFFFF), ((qdec_channel1_step = (qdec_channel1_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1_step  -------------------------------
// SVD Line: 8274

//  <rtree> SFDITEM_REG__qdec_channel1_step
//    <name> channel1_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009048) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_step >> 0) & 0xFFFFFFFF), ((qdec_channel1_step = (qdec_channel1_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_step_reg_channel1_step </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel1_read_rab  -------------------------
// SVD Line: 8291

unsigned int qdec_channel1_read_rab __AT (0x4000904C);



// ----------------  Field Item: qdec_channel1_read_rab_reg_channel1_read_rab  --------------------
// SVD Line: 8300

//  <item> SFDITEM_FIELD__qdec_channel1_read_rab_reg_channel1_read_rab
//    <name> reg_channel1_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000904C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel1_read_rab = (qdec_channel1_read_rab & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: qdec_channel1_read_rab  -----------------------------
// SVD Line: 8291

//  <rtree> SFDITEM_REG__qdec_channel1_read_rab
//    <name> channel1_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000904C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel1_read_rab = (qdec_channel1_read_rab & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_read_rab_reg_channel1_read_rab </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel1_read_tc  --------------------------
// SVD Line: 8308

unsigned int qdec_channel1_read_tc __AT (0x40009050);



// -----------------  Field Item: qdec_channel1_read_tc_reg_channel1_read_tc  ---------------------
// SVD Line: 8317

//  <item> SFDITEM_FIELD__qdec_channel1_read_tc_reg_channel1_read_tc
//    <name> reg_channel1_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel1_read_tc = (qdec_channel1_read_tc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1_read_tc  -----------------------------
// SVD Line: 8308

//  <rtree> SFDITEM_REG__qdec_channel1_read_tc
//    <name> channel1_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009050) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel1_read_tc = (qdec_channel1_read_tc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_read_tc_reg_channel1_read_tc </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1write_a  --------------------------
// SVD Line: 8325

unsigned int qdec_channel1write_a __AT (0x40009054);



// ------------------  Field Item: qdec_channel1write_a_reg_channel1write_a  ----------------------
// SVD Line: 8334

//  <item> SFDITEM_FIELD__qdec_channel1write_a_reg_channel1write_a
//    <name> reg_channel1write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1write_a >> 0) & 0xFFFFFFFF), ((qdec_channel1write_a = (qdec_channel1write_a & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1write_a  ------------------------------
// SVD Line: 8325

//  <rtree> SFDITEM_REG__qdec_channel1write_a
//    <name> channel1write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009054) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1write_a >> 0) & 0xFFFFFFFF), ((qdec_channel1write_a = (qdec_channel1write_a & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1write_a_reg_channel1write_a </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1write_b  --------------------------
// SVD Line: 8342

unsigned int qdec_channel1write_b __AT (0x40009058);



// ------------------  Field Item: qdec_channel1write_b_reg_channel1write_b  ----------------------
// SVD Line: 8351

//  <item> SFDITEM_FIELD__qdec_channel1write_b_reg_channel1write_b
//    <name> reg_channel1write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1write_b >> 0) & 0xFFFFFFFF), ((qdec_channel1write_b = (qdec_channel1write_b & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1write_b  ------------------------------
// SVD Line: 8342

//  <rtree> SFDITEM_REG__qdec_channel1write_b
//    <name> channel1write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009058) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1write_b >> 0) & 0xFFFFFFFF), ((qdec_channel1write_b = (qdec_channel1write_b & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1write_b_reg_channel1write_b </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1write_c  --------------------------
// SVD Line: 8359

unsigned int qdec_channel1write_c __AT (0x4000905C);



// ------------------  Field Item: qdec_channel1write_c_reg_channel1write_c  ----------------------
// SVD Line: 8368

//  <item> SFDITEM_FIELD__qdec_channel1write_c_reg_channel1write_c
//    <name> reg_channel1write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000905C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1write_c >> 0) & 0xFFFFFFFF), ((qdec_channel1write_c = (qdec_channel1write_c & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1write_c  ------------------------------
// SVD Line: 8359

//  <rtree> SFDITEM_REG__qdec_channel1write_c
//    <name> channel1write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000905C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1write_c >> 0) & 0xFFFFFFFF), ((qdec_channel1write_c = (qdec_channel1write_c & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1write_c_reg_channel1write_c </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel1tiob0_rd  --------------------------
// SVD Line: 8376

unsigned int qdec_channel1tiob0_rd __AT (0x40009060);



// -----------------  Field Item: qdec_channel1tiob0_rd_reg_channel1tiob0_rd  ---------------------
// SVD Line: 8385

//  <item> SFDITEM_FIELD__qdec_channel1tiob0_rd_reg_channel1tiob0_rd
//    <name> reg_channel1tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009060) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel1tiob0_rd = (qdec_channel1tiob0_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1tiob0_rd  -----------------------------
// SVD Line: 8376

//  <rtree> SFDITEM_REG__qdec_channel1tiob0_rd
//    <name> channel1tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009060) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel1tiob0_rd = (qdec_channel1tiob0_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1tiob0_rd_reg_channel1tiob0_rd </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1int_en  ---------------------------
// SVD Line: 8393

unsigned int qdec_channel1int_en __AT (0x40009064);



// -------------------  Field Item: qdec_channel1int_en_reg_channel1int_en  -----------------------
// SVD Line: 8402

//  <item> SFDITEM_FIELD__qdec_channel1int_en_reg_channel1int_en
//    <name> reg_channel1int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1int_en >> 0) & 0xFFFFFFFF), ((qdec_channel1int_en = (qdec_channel1int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1int_en  ------------------------------
// SVD Line: 8393

//  <rtree> SFDITEM_REG__qdec_channel1int_en
//    <name> channel1int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009064) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1int_en >> 0) & 0xFFFFFFFF), ((qdec_channel1int_en = (qdec_channel1int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1int_en_reg_channel1int_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1int_dis  --------------------------
// SVD Line: 8410

unsigned int qdec_channel1int_dis __AT (0x40009068);



// ------------------  Field Item: qdec_channel1int_dis_reg_channel1int_dis  ----------------------
// SVD Line: 8419

//  <item> SFDITEM_FIELD__qdec_channel1int_dis_reg_channel1int_dis
//    <name> reg_channel1int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009068) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel1int_dis = (qdec_channel1int_dis & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1int_dis  ------------------------------
// SVD Line: 8410

//  <rtree> SFDITEM_REG__qdec_channel1int_dis
//    <name> channel1int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009068) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel1int_dis = (qdec_channel1int_dis & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1int_dis_reg_channel1int_dis </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1int_rd  ---------------------------
// SVD Line: 8427

unsigned int qdec_channel1int_rd __AT (0x4000906C);



// -------------------  Field Item: qdec_channel1int_rd_reg_channel1int_rd  -----------------------
// SVD Line: 8436

//  <item> SFDITEM_FIELD__qdec_channel1int_rd_reg_channel1int_rd
//    <name> reg_channel1int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000906C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel1int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel1int_rd = (qdec_channel1int_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1int_rd  ------------------------------
// SVD Line: 8427

//  <rtree> SFDITEM_REG__qdec_channel1int_rd
//    <name> channel1int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000906C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel1int_rd = (qdec_channel1int_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1int_rd_reg_channel1int_rd </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel2_ctrl  ---------------------------
// SVD Line: 8444

unsigned int qdec_channel2_ctrl __AT (0x40009080);



// --------------------  Field Item: qdec_channel2_ctrl_reg_channel2_ctrl  ------------------------
// SVD Line: 8453

//  <item> SFDITEM_FIELD__qdec_channel2_ctrl_reg_channel2_ctrl
//    <name> reg_channel2_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009080) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel2_ctrl = (qdec_channel2_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2_ctrl  -------------------------------
// SVD Line: 8444

//  <rtree> SFDITEM_REG__qdec_channel2_ctrl
//    <name> channel2_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009080) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel2_ctrl = (qdec_channel2_ctrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_ctrl_reg_channel2_ctrl </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel2_mode  ---------------------------
// SVD Line: 8461

unsigned int qdec_channel2_mode __AT (0x40009084);



// --------------------  Field Item: qdec_channel2_mode_reg_channel2_mode  ------------------------
// SVD Line: 8470

//  <item> SFDITEM_FIELD__qdec_channel2_mode_reg_channel2_mode
//    <name> reg_channel2_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009084) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2_mode >> 0) & 0xFFFFFFFF), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2_mode  -------------------------------
// SVD Line: 8461

//  <rtree> SFDITEM_REG__qdec_channel2_mode
//    <name> channel2_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009084) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_mode >> 0) & 0xFFFFFFFF), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_reg_channel2_mode </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel2_step  ---------------------------
// SVD Line: 8478

unsigned int qdec_channel2_step __AT (0x40009088);



// --------------------  Field Item: qdec_channel2_step_reg_channel2_step  ------------------------
// SVD Line: 8487

//  <item> SFDITEM_FIELD__qdec_channel2_step_reg_channel2_step
//    <name> reg_channel2_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009088) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2_step >> 0) & 0xFFFFFFFF), ((qdec_channel2_step = (qdec_channel2_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2_step  -------------------------------
// SVD Line: 8478

//  <rtree> SFDITEM_REG__qdec_channel2_step
//    <name> channel2_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009088) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_step >> 0) & 0xFFFFFFFF), ((qdec_channel2_step = (qdec_channel2_step & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_step_reg_channel2_step </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel2_read_rab  -------------------------
// SVD Line: 8495

unsigned int qdec_channel2_read_rab __AT (0x4000908C);



// ----------------  Field Item: qdec_channel2_read_rab_reg_channel2_read_rab  --------------------
// SVD Line: 8504

//  <item> SFDITEM_FIELD__qdec_channel2_read_rab_reg_channel2_read_rab
//    <name> reg_channel2_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000908C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel2_read_rab = (qdec_channel2_read_rab & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: qdec_channel2_read_rab  -----------------------------
// SVD Line: 8495

//  <rtree> SFDITEM_REG__qdec_channel2_read_rab
//    <name> channel2_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000908C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel2_read_rab = (qdec_channel2_read_rab & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_read_rab_reg_channel2_read_rab </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel2_read_tc  --------------------------
// SVD Line: 8512

unsigned int qdec_channel2_read_tc __AT (0x40009090);



// -----------------  Field Item: qdec_channel2_read_tc_reg_channel2_read_tc  ---------------------
// SVD Line: 8521

//  <item> SFDITEM_FIELD__qdec_channel2_read_tc_reg_channel2_read_tc
//    <name> reg_channel2_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009090) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel2_read_tc = (qdec_channel2_read_tc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2_read_tc  -----------------------------
// SVD Line: 8512

//  <rtree> SFDITEM_REG__qdec_channel2_read_tc
//    <name> channel2_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009090) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel2_read_tc = (qdec_channel2_read_tc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_read_tc_reg_channel2_read_tc </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2write_a  --------------------------
// SVD Line: 8529

unsigned int qdec_channel2write_a __AT (0x40009094);



// ------------------  Field Item: qdec_channel2write_a_reg_channel2write_a  ----------------------
// SVD Line: 8538

//  <item> SFDITEM_FIELD__qdec_channel2write_a_reg_channel2write_a
//    <name> reg_channel2write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009094) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2write_a >> 0) & 0xFFFFFFFF), ((qdec_channel2write_a = (qdec_channel2write_a & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2write_a  ------------------------------
// SVD Line: 8529

//  <rtree> SFDITEM_REG__qdec_channel2write_a
//    <name> channel2write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009094) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2write_a >> 0) & 0xFFFFFFFF), ((qdec_channel2write_a = (qdec_channel2write_a & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2write_a_reg_channel2write_a </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2write_b  --------------------------
// SVD Line: 8546

unsigned int qdec_channel2write_b __AT (0x40009098);



// ------------------  Field Item: qdec_channel2write_b_reg_channel2write_b  ----------------------
// SVD Line: 8555

//  <item> SFDITEM_FIELD__qdec_channel2write_b_reg_channel2write_b
//    <name> reg_channel2write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009098) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2write_b >> 0) & 0xFFFFFFFF), ((qdec_channel2write_b = (qdec_channel2write_b & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2write_b  ------------------------------
// SVD Line: 8546

//  <rtree> SFDITEM_REG__qdec_channel2write_b
//    <name> channel2write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009098) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2write_b >> 0) & 0xFFFFFFFF), ((qdec_channel2write_b = (qdec_channel2write_b & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2write_b_reg_channel2write_b </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2write_c  --------------------------
// SVD Line: 8563

unsigned int qdec_channel2write_c __AT (0x4000909C);



// ------------------  Field Item: qdec_channel2write_c_reg_channel2write_c  ----------------------
// SVD Line: 8572

//  <item> SFDITEM_FIELD__qdec_channel2write_c_reg_channel2write_c
//    <name> reg_channel2write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000909C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2write_c >> 0) & 0xFFFFFFFF), ((qdec_channel2write_c = (qdec_channel2write_c & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2write_c  ------------------------------
// SVD Line: 8563

//  <rtree> SFDITEM_REG__qdec_channel2write_c
//    <name> channel2write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000909C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2write_c >> 0) & 0xFFFFFFFF), ((qdec_channel2write_c = (qdec_channel2write_c & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2write_c_reg_channel2write_c </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel2tiob0_rd  --------------------------
// SVD Line: 8580

unsigned int qdec_channel2tiob0_rd __AT (0x400090A0);



// -----------------  Field Item: qdec_channel2tiob0_rd_reg_channel2tiob0_rd  ---------------------
// SVD Line: 8589

//  <item> SFDITEM_FIELD__qdec_channel2tiob0_rd_reg_channel2tiob0_rd
//    <name> reg_channel2tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel2tiob0_rd = (qdec_channel2tiob0_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2tiob0_rd  -----------------------------
// SVD Line: 8580

//  <rtree> SFDITEM_REG__qdec_channel2tiob0_rd
//    <name> channel2tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel2tiob0_rd = (qdec_channel2tiob0_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2tiob0_rd_reg_channel2tiob0_rd </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2int_en  ---------------------------
// SVD Line: 8597

unsigned int qdec_channel2int_en __AT (0x400090A4);



// -------------------  Field Item: qdec_channel2int_en_reg_channel2int_en  -----------------------
// SVD Line: 8606

//  <item> SFDITEM_FIELD__qdec_channel2int_en_reg_channel2int_en
//    <name> reg_channel2int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2int_en >> 0) & 0xFFFFFFFF), ((qdec_channel2int_en = (qdec_channel2int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2int_en  ------------------------------
// SVD Line: 8597

//  <rtree> SFDITEM_REG__qdec_channel2int_en
//    <name> channel2int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2int_en >> 0) & 0xFFFFFFFF), ((qdec_channel2int_en = (qdec_channel2int_en & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2int_en_reg_channel2int_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2int_dis  --------------------------
// SVD Line: 8614

unsigned int qdec_channel2int_dis __AT (0x400090A8);



// ------------------  Field Item: qdec_channel2int_dis_reg_channel2int_dis  ----------------------
// SVD Line: 8623

//  <item> SFDITEM_FIELD__qdec_channel2int_dis_reg_channel2int_dis
//    <name> reg_channel2int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel2int_dis = (qdec_channel2int_dis & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2int_dis  ------------------------------
// SVD Line: 8614

//  <rtree> SFDITEM_REG__qdec_channel2int_dis
//    <name> channel2int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel2int_dis = (qdec_channel2int_dis & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2int_dis_reg_channel2int_dis </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2int_rd  ---------------------------
// SVD Line: 8631

unsigned int qdec_channel2int_rd __AT (0x400090AC);



// -------------------  Field Item: qdec_channel2int_rd_reg_channel2int_rd  -----------------------
// SVD Line: 8640

//  <item> SFDITEM_FIELD__qdec_channel2int_rd_reg_channel2int_rd
//    <name> reg_channel2int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090AC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_channel2int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel2int_rd = (qdec_channel2int_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2int_rd  ------------------------------
// SVD Line: 8631

//  <rtree> SFDITEM_REG__qdec_channel2int_rd
//    <name> channel2int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090AC) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel2int_rd = (qdec_channel2int_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2int_rd_reg_channel2int_rd </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: qdec_bcr  --------------------------------
// SVD Line: 8648

unsigned int qdec_bcr __AT (0x400090C0);



// ------------------------------  Field Item: qdec_bcr_reg_bcr  ----------------------------------
// SVD Line: 8657

//  <item> SFDITEM_FIELD__qdec_bcr_reg_bcr
//    <name> reg_bcr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_bcr >> 0) & 0xFFFFFFFF), ((qdec_bcr = (qdec_bcr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: qdec_bcr  ------------------------------------
// SVD Line: 8648

//  <rtree> SFDITEM_REG__qdec_bcr
//    <name> bcr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_bcr >> 0) & 0xFFFFFFFF), ((qdec_bcr = (qdec_bcr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_bcr_reg_bcr </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: qdec_bmr  --------------------------------
// SVD Line: 8665

unsigned int qdec_bmr __AT (0x400090C4);



// ------------------------------  Field Item: qdec_bmr_reg_bmr  ----------------------------------
// SVD Line: 8674

//  <item> SFDITEM_FIELD__qdec_bmr_reg_bmr
//    <name> reg_bmr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_bmr >> 0) & 0xFFFFFFFF), ((qdec_bmr = (qdec_bmr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: qdec_bmr  ------------------------------------
// SVD Line: 8665

//  <rtree> SFDITEM_REG__qdec_bmr
//    <name> bmr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_bmr >> 0) & 0xFFFFFFFF), ((qdec_bmr = (qdec_bmr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_bmr_reg_bmr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: qdec_qdec_inten  -----------------------------
// SVD Line: 8682

unsigned int qdec_qdec_inten __AT (0x400090C8);



// -----------------------  Field Item: qdec_qdec_inten_reg_qdec_inten  ---------------------------
// SVD Line: 8691

//  <item> SFDITEM_FIELD__qdec_qdec_inten_reg_qdec_inten
//    <name> reg_qdec_inten </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_qdec_inten >> 0) & 0xFFFFFFFF), ((qdec_qdec_inten = (qdec_qdec_inten & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: qdec_qdec_inten  --------------------------------
// SVD Line: 8682

//  <rtree> SFDITEM_REG__qdec_qdec_inten
//    <name> qdec_inten </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_inten >> 0) & 0xFFFFFFFF), ((qdec_qdec_inten = (qdec_qdec_inten & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_inten_reg_qdec_inten </item>
//  </rtree>
//  


// -------------------------  Register Item Address: qdec_qdec_intdis  ----------------------------
// SVD Line: 8699

unsigned int qdec_qdec_intdis __AT (0x400090CC);



// ----------------------  Field Item: qdec_qdec_intdis_reg_qdec_intdis  --------------------------
// SVD Line: 8708

//  <item> SFDITEM_FIELD__qdec_qdec_intdis_reg_qdec_intdis
//    <name> reg_qdec_intdis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090CC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_qdec_intdis >> 0) & 0xFFFFFFFF), ((qdec_qdec_intdis = (qdec_qdec_intdis & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: qdec_qdec_intdis  --------------------------------
// SVD Line: 8699

//  <rtree> SFDITEM_REG__qdec_qdec_intdis
//    <name> qdec_intdis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090CC) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_intdis >> 0) & 0xFFFFFFFF), ((qdec_qdec_intdis = (qdec_qdec_intdis & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_intdis_reg_qdec_intdis </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_qdec_inten_rd  ---------------------------
// SVD Line: 8716

unsigned int qdec_qdec_inten_rd __AT (0x400090D0);



// --------------------  Field Item: qdec_qdec_inten_rd_reg_qdec_inten_rd  ------------------------
// SVD Line: 8725

//  <item> SFDITEM_FIELD__qdec_qdec_inten_rd_reg_qdec_inten_rd
//    <name> reg_qdec_inten_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_qdec_inten_rd >> 0) & 0xFFFFFFFF), ((qdec_qdec_inten_rd = (qdec_qdec_inten_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_qdec_inten_rd  -------------------------------
// SVD Line: 8716

//  <rtree> SFDITEM_REG__qdec_qdec_inten_rd
//    <name> qdec_inten_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_inten_rd >> 0) & 0xFFFFFFFF), ((qdec_qdec_inten_rd = (qdec_qdec_inten_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_inten_rd_reg_qdec_inten_rd </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_qdec_status_sel  --------------------------
// SVD Line: 8733

unsigned int qdec_qdec_status_sel __AT (0x400090D4);



// ------------------  Field Item: qdec_qdec_status_sel_reg_qdec_status_sel  ----------------------
// SVD Line: 8742

//  <item> SFDITEM_FIELD__qdec_qdec_status_sel_reg_qdec_status_sel
//    <name> reg_qdec_status_sel </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_qdec_status_sel >> 0) & 0xFFFFFFFF), ((qdec_qdec_status_sel = (qdec_qdec_status_sel & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_qdec_status_sel  ------------------------------
// SVD Line: 8733

//  <rtree> SFDITEM_REG__qdec_qdec_status_sel
//    <name> qdec_status_sel </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_status_sel >> 0) & 0xFFFFFFFF), ((qdec_qdec_status_sel = (qdec_qdec_status_sel & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_status_sel_reg_qdec_status_sel </item>
//  </rtree>
//  


// --------------------------  Register Item Address: qdec_pwm_fault  -----------------------------
// SVD Line: 8750

unsigned int qdec_pwm_fault __AT (0x400090D8);



// ------------------------  Field Item: qdec_pwm_fault_reg_pwm_fault  ----------------------------
// SVD Line: 8759

//  <item> SFDITEM_FIELD__qdec_pwm_fault_reg_pwm_fault
//    <name> reg_pwm_fault </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_pwm_fault >> 0) & 0xFFFFFFFF), ((qdec_pwm_fault = (qdec_pwm_fault & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: qdec_pwm_fault  ---------------------------------
// SVD Line: 8750

//  <rtree> SFDITEM_REG__qdec_pwm_fault
//    <name> pwm_fault </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_pwm_fault >> 0) & 0xFFFFFFFF), ((qdec_pwm_fault = (qdec_pwm_fault & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_pwm_fault_reg_pwm_fault </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: qdec_dummy  -------------------------------
// SVD Line: 8767

unsigned int qdec_dummy __AT (0x400090E0);



// ----------------------------  Field Item: qdec_dummy_reg_dummy  --------------------------------
// SVD Line: 8776

//  <item> SFDITEM_FIELD__qdec_dummy_reg_dummy
//    <name> reg_dummy </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_dummy >> 0) & 0xFFFFFFFF), ((qdec_dummy = (qdec_dummy & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_dummy  -----------------------------------
// SVD Line: 8767

//  <rtree> SFDITEM_REG__qdec_dummy
//    <name> dummy </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_dummy >> 0) & 0xFFFFFFFF), ((qdec_dummy = (qdec_dummy & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_dummy_reg_dummy </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: qdec_wpmode  -------------------------------
// SVD Line: 8784

unsigned int qdec_wpmode __AT (0x400090E4);



// ---------------------------  Field Item: qdec_wpmode_reg_wpmode  -------------------------------
// SVD Line: 8793

//  <item> SFDITEM_FIELD__qdec_wpmode_reg_wpmode
//    <name> reg_wpmode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_wpmode >> 0) & 0xFFFFFFFF), ((qdec_wpmode = (qdec_wpmode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_wpmode  ----------------------------------
// SVD Line: 8784

//  <rtree> SFDITEM_REG__qdec_wpmode
//    <name> wpmode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_wpmode >> 0) & 0xFFFFFFFF), ((qdec_wpmode = (qdec_wpmode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_wpmode_reg_wpmode </item>
//  </rtree>
//  


// --------------------------  Register Item Address: qdec_addrsize  ------------------------------
// SVD Line: 8801

unsigned int qdec_addrsize __AT (0x400090EC);



// -------------------------  Field Item: qdec_addrsize_reg_addrsize  -----------------------------
// SVD Line: 8810

//  <item> SFDITEM_FIELD__qdec_addrsize_reg_addrsize
//    <name> reg_addrsize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090EC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_addrsize >> 0) & 0xFFFFFFFF), ((qdec_addrsize = (qdec_addrsize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: qdec_addrsize  ---------------------------------
// SVD Line: 8801

//  <rtree> SFDITEM_REG__qdec_addrsize
//    <name> addrsize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090EC) reg description: </i>
//    <loc> ( (unsigned int)((qdec_addrsize >> 0) & 0xFFFFFFFF), ((qdec_addrsize = (qdec_addrsize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_addrsize_reg_addrsize </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: qdec_name1  -------------------------------
// SVD Line: 8818

unsigned int qdec_name1 __AT (0x400090F0);



// ----------------------------  Field Item: qdec_name1_reg_name1  --------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__qdec_name1_reg_name1
//    <name> reg_name1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_name1 >> 0) & 0xFFFFFFFF), ((qdec_name1 = (qdec_name1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_name1  -----------------------------------
// SVD Line: 8818

//  <rtree> SFDITEM_REG__qdec_name1
//    <name> name1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_name1 >> 0) & 0xFFFFFFFF), ((qdec_name1 = (qdec_name1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_name1_reg_name1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: qdec_name2  -------------------------------
// SVD Line: 8835

unsigned int qdec_name2 __AT (0x400090F4);



// ----------------------------  Field Item: qdec_name2_reg_name2  --------------------------------
// SVD Line: 8844

//  <item> SFDITEM_FIELD__qdec_name2_reg_name2
//    <name> reg_name2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_name2 >> 0) & 0xFFFFFFFF), ((qdec_name2 = (qdec_name2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_name2  -----------------------------------
// SVD Line: 8835

//  <rtree> SFDITEM_REG__qdec_name2
//    <name> name2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_name2 >> 0) & 0xFFFFFFFF), ((qdec_name2 = (qdec_name2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_name2_reg_name2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: qdec_FEATURES  ------------------------------
// SVD Line: 8852

unsigned int qdec_FEATURES __AT (0x400090F8);



// -------------------------  Field Item: qdec_FEATURES_reg_FEATURES  -----------------------------
// SVD Line: 8861

//  <item> SFDITEM_FIELD__qdec_FEATURES_reg_FEATURES
//    <name> reg_FEATURES </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_FEATURES >> 0) & 0xFFFFFFFF), ((qdec_FEATURES = (qdec_FEATURES & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: qdec_FEATURES  ---------------------------------
// SVD Line: 8852

//  <rtree> SFDITEM_REG__qdec_FEATURES
//    <name> FEATURES </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_FEATURES >> 0) & 0xFFFFFFFF), ((qdec_FEATURES = (qdec_FEATURES & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_FEATURES_reg_FEATURES </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: qdec  -------------------------------------
// SVD Line: 8025

//  <view> qdec
//    <name> qdec </name>
//    <item> SFDITEM_REG__qdec_channel0_ctrl </item>
//    <item> SFDITEM_REG__qdec_channel0_mode </item>
//    <item> SFDITEM_REG__qdec_channel0_step </item>
//    <item> SFDITEM_REG__qdec_channel0_read_rab </item>
//    <item> SFDITEM_REG__qdec_channel0_read_tc </item>
//    <item> SFDITEM_REG__qdec_channel0write_a </item>
//    <item> SFDITEM_REG__qdec_channel0write_b </item>
//    <item> SFDITEM_REG__qdec_channel0write_c </item>
//    <item> SFDITEM_REG__qdec_channel0tiob0_rd </item>
//    <item> SFDITEM_REG__qdec_channel0int_en </item>
//    <item> SFDITEM_REG__qdec_channel0int_dis </item>
//    <item> SFDITEM_REG__qdec_channel0int_rd </item>
//    <item> SFDITEM_REG__qdec_channel1_ctrl </item>
//    <item> SFDITEM_REG__qdec_channel1_mode </item>
//    <item> SFDITEM_REG__qdec_channel1_step </item>
//    <item> SFDITEM_REG__qdec_channel1_read_rab </item>
//    <item> SFDITEM_REG__qdec_channel1_read_tc </item>
//    <item> SFDITEM_REG__qdec_channel1write_a </item>
//    <item> SFDITEM_REG__qdec_channel1write_b </item>
//    <item> SFDITEM_REG__qdec_channel1write_c </item>
//    <item> SFDITEM_REG__qdec_channel1tiob0_rd </item>
//    <item> SFDITEM_REG__qdec_channel1int_en </item>
//    <item> SFDITEM_REG__qdec_channel1int_dis </item>
//    <item> SFDITEM_REG__qdec_channel1int_rd </item>
//    <item> SFDITEM_REG__qdec_channel2_ctrl </item>
//    <item> SFDITEM_REG__qdec_channel2_mode </item>
//    <item> SFDITEM_REG__qdec_channel2_step </item>
//    <item> SFDITEM_REG__qdec_channel2_read_rab </item>
//    <item> SFDITEM_REG__qdec_channel2_read_tc </item>
//    <item> SFDITEM_REG__qdec_channel2write_a </item>
//    <item> SFDITEM_REG__qdec_channel2write_b </item>
//    <item> SFDITEM_REG__qdec_channel2write_c </item>
//    <item> SFDITEM_REG__qdec_channel2tiob0_rd </item>
//    <item> SFDITEM_REG__qdec_channel2int_en </item>
//    <item> SFDITEM_REG__qdec_channel2int_dis </item>
//    <item> SFDITEM_REG__qdec_channel2int_rd </item>
//    <item> SFDITEM_REG__qdec_bcr </item>
//    <item> SFDITEM_REG__qdec_bmr </item>
//    <item> SFDITEM_REG__qdec_qdec_inten </item>
//    <item> SFDITEM_REG__qdec_qdec_intdis </item>
//    <item> SFDITEM_REG__qdec_qdec_inten_rd </item>
//    <item> SFDITEM_REG__qdec_qdec_status_sel </item>
//    <item> SFDITEM_REG__qdec_pwm_fault </item>
//    <item> SFDITEM_REG__qdec_dummy </item>
//    <item> SFDITEM_REG__qdec_wpmode </item>
//    <item> SFDITEM_REG__qdec_addrsize </item>
//    <item> SFDITEM_REG__qdec_name1 </item>
//    <item> SFDITEM_REG__qdec_name2 </item>
//    <item> SFDITEM_REG__qdec_FEATURES </item>
//  </view>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK0  --------------------------
// SVD Line: 8882

unsigned int pte_bus_REG_P1_TASK0 __AT (0x40018000);



// --------------------  Field Item: pte_bus_REG_P1_TASK0_reg_REG_P1_TASK0  -----------------------
// SVD Line: 8891

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK0_reg_REG_P1_TASK0
//    <name> reg_REG_P1_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK0 = (pte_bus_REG_P1_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK0  ------------------------------
// SVD Line: 8882

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK0
//    <name> REG_P1_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018000) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK0 = (pte_bus_REG_P1_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK0_reg_REG_P1_TASK0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK1  --------------------------
// SVD Line: 8899

unsigned int pte_bus_REG_P1_TASK1 __AT (0x40018004);



// --------------------  Field Item: pte_bus_REG_P1_TASK1_reg_REG_P1_TASK1  -----------------------
// SVD Line: 8908

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK1_reg_REG_P1_TASK1
//    <name> reg_REG_P1_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK1 = (pte_bus_REG_P1_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK1  ------------------------------
// SVD Line: 8899

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK1
//    <name> REG_P1_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018004) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK1 = (pte_bus_REG_P1_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK1_reg_REG_P1_TASK1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK2  --------------------------
// SVD Line: 8916

unsigned int pte_bus_REG_P1_TASK2 __AT (0x40018008);



// --------------------  Field Item: pte_bus_REG_P1_TASK2_reg_REG_P1_TASK2  -----------------------
// SVD Line: 8925

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK2_reg_REG_P1_TASK2
//    <name> reg_REG_P1_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK2 = (pte_bus_REG_P1_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK2  ------------------------------
// SVD Line: 8916

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK2
//    <name> REG_P1_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018008) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK2 = (pte_bus_REG_P1_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK2_reg_REG_P1_TASK2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK3  --------------------------
// SVD Line: 8933

unsigned int pte_bus_REG_P1_TASK3 __AT (0x4001800C);



// --------------------  Field Item: pte_bus_REG_P1_TASK3_reg_REG_P1_TASK3  -----------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK3_reg_REG_P1_TASK3
//    <name> reg_REG_P1_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001800C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK3 = (pte_bus_REG_P1_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK3  ------------------------------
// SVD Line: 8933

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK3
//    <name> REG_P1_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001800C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK3 = (pte_bus_REG_P1_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK3_reg_REG_P1_TASK3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK4  --------------------------
// SVD Line: 8950

unsigned int pte_bus_REG_P1_TASK4 __AT (0x40018010);



// --------------------  Field Item: pte_bus_REG_P1_TASK4_reg_REG_P1_TASK4  -----------------------
// SVD Line: 8959

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK4_reg_REG_P1_TASK4
//    <name> reg_REG_P1_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK4 = (pte_bus_REG_P1_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK4  ------------------------------
// SVD Line: 8950

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK4
//    <name> REG_P1_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018010) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK4 = (pte_bus_REG_P1_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK4_reg_REG_P1_TASK4 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK5  --------------------------
// SVD Line: 8967

unsigned int pte_bus_REG_P1_TASK5 __AT (0x40018014);



// --------------------  Field Item: pte_bus_REG_P1_TASK5_reg_REG_P1_TASK5  -----------------------
// SVD Line: 8976

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK5_reg_REG_P1_TASK5
//    <name> reg_REG_P1_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK5 = (pte_bus_REG_P1_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK5  ------------------------------
// SVD Line: 8967

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK5
//    <name> REG_P1_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018014) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK5 = (pte_bus_REG_P1_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK5_reg_REG_P1_TASK5 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK0  ------------------------
// SVD Line: 8984

unsigned int pte_bus_REG_P1_SUB_TASK0 __AT (0x40018020);



// ----------------  Field Item: pte_bus_REG_P1_SUB_TASK0_reg_REG_P1_SUB_TASK0  -------------------
// SVD Line: 8993

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK0_reg_REG_P1_SUB_TASK0
//    <name> reg_REG_P1_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK0 = (pte_bus_REG_P1_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK0  ----------------------------
// SVD Line: 8984

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK0
//    <name> REG_P1_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018020) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK0 = (pte_bus_REG_P1_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK0_reg_REG_P1_SUB_TASK0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK1  ------------------------
// SVD Line: 9001

unsigned int pte_bus_REG_P1_SUB_TASK1 __AT (0x40018024);



// ----------------  Field Item: pte_bus_REG_P1_SUB_TASK1_reg_REG_P1_SUB_TASK1  -------------------
// SVD Line: 9010

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK1_reg_REG_P1_SUB_TASK1
//    <name> reg_REG_P1_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK1 = (pte_bus_REG_P1_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK1  ----------------------------
// SVD Line: 9001

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK1
//    <name> REG_P1_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018024) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK1 = (pte_bus_REG_P1_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK1_reg_REG_P1_SUB_TASK1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK2  ------------------------
// SVD Line: 9018

unsigned int pte_bus_REG_P1_SUB_TASK2 __AT (0x40018028);



// ----------------  Field Item: pte_bus_REG_P1_SUB_TASK2_reg_REG_P1_SUB_TASK2  -------------------
// SVD Line: 9027

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK2_reg_REG_P1_SUB_TASK2
//    <name> reg_REG_P1_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK2 = (pte_bus_REG_P1_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK2  ----------------------------
// SVD Line: 9018

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK2
//    <name> REG_P1_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018028) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK2 = (pte_bus_REG_P1_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK2_reg_REG_P1_SUB_TASK2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK3  ------------------------
// SVD Line: 9035

unsigned int pte_bus_REG_P1_SUB_TASK3 __AT (0x4001802C);



// ----------------  Field Item: pte_bus_REG_P1_SUB_TASK3_reg_REG_P1_SUB_TASK3  -------------------
// SVD Line: 9044

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK3_reg_REG_P1_SUB_TASK3
//    <name> reg_REG_P1_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001802C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK3 = (pte_bus_REG_P1_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK3  ----------------------------
// SVD Line: 9035

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK3
//    <name> REG_P1_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001802C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK3 = (pte_bus_REG_P1_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK3_reg_REG_P1_SUB_TASK3 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK4  ------------------------
// SVD Line: 9052

unsigned int pte_bus_REG_P1_SUB_TASK4 __AT (0x40018030);



// ----------------  Field Item: pte_bus_REG_P1_SUB_TASK4_reg_REG_P1_SUB_TASK4  -------------------
// SVD Line: 9061

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK4_reg_REG_P1_SUB_TASK4
//    <name> reg_REG_P1_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK4 = (pte_bus_REG_P1_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK4  ----------------------------
// SVD Line: 9052

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK4
//    <name> REG_P1_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018030) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK4 = (pte_bus_REG_P1_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK4_reg_REG_P1_SUB_TASK4 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK5  ------------------------
// SVD Line: 9069

unsigned int pte_bus_REG_P1_SUB_TASK5 __AT (0x40018034);



// ----------------  Field Item: pte_bus_REG_P1_SUB_TASK5_reg_REG_P1_SUB_TASK5  -------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK5_reg_REG_P1_SUB_TASK5
//    <name> reg_REG_P1_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK5 = (pte_bus_REG_P1_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK5  ----------------------------
// SVD Line: 9069

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK5
//    <name> REG_P1_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018034) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK5 = (pte_bus_REG_P1_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK5_reg_REG_P1_SUB_TASK5 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_EVENT  --------------------------
// SVD Line: 9086

unsigned int pte_bus_REG_P1_EVENT __AT (0x40018040);



// --------------------  Field Item: pte_bus_REG_P1_EVENT_reg_REG_P1_EVENT  -----------------------
// SVD Line: 9095

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_EVENT_reg_REG_P1_EVENT
//    <name> reg_REG_P1_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_EVENT = (pte_bus_REG_P1_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_EVENT  ------------------------------
// SVD Line: 9086

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_EVENT
//    <name> REG_P1_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018040) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_EVENT = (pte_bus_REG_P1_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_EVENT_reg_REG_P1_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P1_PUB_EVENT0  ------------------------
// SVD Line: 9103

unsigned int pte_bus_REG_P1_PUB_EVENT0 __AT (0x40018044);



// ---------------  Field Item: pte_bus_REG_P1_PUB_EVENT0_reg_REG_P1_PUB_EVENT0  ------------------
// SVD Line: 9112

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT0_reg_REG_P1_PUB_EVENT0
//    <name> reg_REG_P1_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_PUB_EVENT0 = (pte_bus_REG_P1_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_PUB_EVENT0  ---------------------------
// SVD Line: 9103

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT0
//    <name> REG_P1_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018044) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_PUB_EVENT0 = (pte_bus_REG_P1_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT0_reg_REG_P1_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P1_PUB_EVENT1  ------------------------
// SVD Line: 9120

unsigned int pte_bus_REG_P1_PUB_EVENT1 __AT (0x40018048);



// ---------------  Field Item: pte_bus_REG_P1_PUB_EVENT1_reg_REG_P1_PUB_EVENT1  ------------------
// SVD Line: 9129

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT1_reg_REG_P1_PUB_EVENT1
//    <name> reg_REG_P1_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_PUB_EVENT1 = (pte_bus_REG_P1_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_PUB_EVENT1  ---------------------------
// SVD Line: 9120

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT1
//    <name> REG_P1_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018048) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_PUB_EVENT1 = (pte_bus_REG_P1_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT1_reg_REG_P1_PUB_EVENT1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P1_PUB_EVENT2  ------------------------
// SVD Line: 9137

unsigned int pte_bus_REG_P1_PUB_EVENT2 __AT (0x4001804C);



// ---------------  Field Item: pte_bus_REG_P1_PUB_EVENT2_reg_REG_P1_PUB_EVENT2  ------------------
// SVD Line: 9146

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT2_reg_REG_P1_PUB_EVENT2
//    <name> reg_REG_P1_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001804C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P1_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_PUB_EVENT2 = (pte_bus_REG_P1_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_PUB_EVENT2  ---------------------------
// SVD Line: 9137

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT2
//    <name> REG_P1_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001804C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_PUB_EVENT2 = (pte_bus_REG_P1_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT2_reg_REG_P1_PUB_EVENT2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P2_EVENT  --------------------------
// SVD Line: 9154

unsigned int pte_bus_REG_P2_EVENT __AT (0x40018050);



// --------------------  Field Item: pte_bus_REG_P2_EVENT_reg_REG_P2_EVENT  -----------------------
// SVD Line: 9163

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_reg_REG_P2_EVENT
//    <name> reg_REG_P2_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018050) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P2_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_EVENT = (pte_bus_REG_P2_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P2_EVENT  ------------------------------
// SVD Line: 9154

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_EVENT
//    <name> REG_P2_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018050) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_EVENT = (pte_bus_REG_P2_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_reg_REG_P2_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT0  ------------------------
// SVD Line: 9171

unsigned int pte_bus_REG_P2_PUB_EVENT0 __AT (0x40018054);



// ---------------  Field Item: pte_bus_REG_P2_PUB_EVENT0_reg_REG_P2_PUB_EVENT0  ------------------
// SVD Line: 9180

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT0_reg_REG_P2_PUB_EVENT0
//    <name> reg_REG_P2_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018054) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT0 = (pte_bus_REG_P2_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT0  ---------------------------
// SVD Line: 9171

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT0
//    <name> REG_P2_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018054) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT0 = (pte_bus_REG_P2_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT0_reg_REG_P2_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT1  ------------------------
// SVD Line: 9188

unsigned int pte_bus_REG_P2_PUB_EVENT1 __AT (0x40018058);



// ---------------  Field Item: pte_bus_REG_P2_PUB_EVENT1_reg_REG_P2_PUB_EVENT1  ------------------
// SVD Line: 9197

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT1_reg_REG_P2_PUB_EVENT1
//    <name> reg_REG_P2_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018058) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT1 = (pte_bus_REG_P2_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT1  ---------------------------
// SVD Line: 9188

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT1
//    <name> REG_P2_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018058) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT1 = (pte_bus_REG_P2_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT1_reg_REG_P2_PUB_EVENT1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT2  ------------------------
// SVD Line: 9205

unsigned int pte_bus_REG_P2_PUB_EVENT2 __AT (0x4001805C);



// ---------------  Field Item: pte_bus_REG_P2_PUB_EVENT2_reg_REG_P2_PUB_EVENT2  ------------------
// SVD Line: 9214

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT2_reg_REG_P2_PUB_EVENT2
//    <name> reg_REG_P2_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001805C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT2 = (pte_bus_REG_P2_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT2  ---------------------------
// SVD Line: 9205

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT2
//    <name> REG_P2_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001805C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT2 = (pte_bus_REG_P2_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT2_reg_REG_P2_PUB_EVENT2 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT3  ------------------------
// SVD Line: 9222

unsigned int pte_bus_REG_P2_PUB_EVENT3 __AT (0x40018060);



// ---------------  Field Item: pte_bus_REG_P2_PUB_EVENT3_reg_REG_P2_PUB_EVENT3  ------------------
// SVD Line: 9231

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT3_reg_REG_P2_PUB_EVENT3
//    <name> reg_REG_P2_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018060) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT3 = (pte_bus_REG_P2_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT3  ---------------------------
// SVD Line: 9222

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT3
//    <name> REG_P2_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018060) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT3 = (pte_bus_REG_P2_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT3_reg_REG_P2_PUB_EVENT3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT4  ------------------------
// SVD Line: 9239

unsigned int pte_bus_REG_P2_PUB_EVENT4 __AT (0x40018064);



// ---------------  Field Item: pte_bus_REG_P2_PUB_EVENT4_reg_REG_P2_PUB_EVENT4  ------------------
// SVD Line: 9248

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT4_reg_REG_P2_PUB_EVENT4
//    <name> reg_REG_P2_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018064) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT4 = (pte_bus_REG_P2_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT4  ---------------------------
// SVD Line: 9239

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT4
//    <name> REG_P2_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018064) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT4 = (pte_bus_REG_P2_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT4_reg_REG_P2_PUB_EVENT4 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT5  ------------------------
// SVD Line: 9256

unsigned int pte_bus_REG_P2_PUB_EVENT5 __AT (0x40018068);



// ---------------  Field Item: pte_bus_REG_P2_PUB_EVENT5_reg_REG_P2_PUB_EVENT5  ------------------
// SVD Line: 9265

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT5_reg_REG_P2_PUB_EVENT5
//    <name> reg_REG_P2_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018068) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT5 = (pte_bus_REG_P2_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT5  ---------------------------
// SVD Line: 9256

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT5
//    <name> REG_P2_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018068) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT5 = (pte_bus_REG_P2_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT5_reg_REG_P2_PUB_EVENT5 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT6  ------------------------
// SVD Line: 9273

unsigned int pte_bus_REG_P2_PUB_EVENT6 __AT (0x4001806C);



// ---------------  Field Item: pte_bus_REG_P2_PUB_EVENT6_reg_REG_P2_PUB_EVENT6  ------------------
// SVD Line: 9282

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT6_reg_REG_P2_PUB_EVENT6
//    <name> reg_REG_P2_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001806C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT6 = (pte_bus_REG_P2_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT6  ---------------------------
// SVD Line: 9273

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT6
//    <name> REG_P2_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001806C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT6 = (pte_bus_REG_P2_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT6_reg_REG_P2_PUB_EVENT6 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT7  ------------------------
// SVD Line: 9290

unsigned int pte_bus_REG_P2_PUB_EVENT7 __AT (0x40018070);



// ---------------  Field Item: pte_bus_REG_P2_PUB_EVENT7_reg_REG_P2_PUB_EVENT7  ------------------
// SVD Line: 9299

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT7_reg_REG_P2_PUB_EVENT7
//    <name> reg_REG_P2_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018070) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT7 = (pte_bus_REG_P2_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT7  ---------------------------
// SVD Line: 9290

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT7
//    <name> REG_P2_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018070) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT7 = (pte_bus_REG_P2_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT7_reg_REG_P2_PUB_EVENT7 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK0  --------------------------
// SVD Line: 9307

unsigned int pte_bus_REG_P3_TASK0 __AT (0x40018080);



// --------------------  Field Item: pte_bus_REG_P3_TASK0_reg_REG_P3_TASK0  -----------------------
// SVD Line: 9316

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK0_reg_REG_P3_TASK0
//    <name> reg_REG_P3_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018080) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK0 = (pte_bus_REG_P3_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK0  ------------------------------
// SVD Line: 9307

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK0
//    <name> REG_P3_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018080) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK0 = (pte_bus_REG_P3_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK0_reg_REG_P3_TASK0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK1  --------------------------
// SVD Line: 9324

unsigned int pte_bus_REG_P3_TASK1 __AT (0x40018084);



// --------------------  Field Item: pte_bus_REG_P3_TASK1_reg_REG_P3_TASK1  -----------------------
// SVD Line: 9333

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK1_reg_REG_P3_TASK1
//    <name> reg_REG_P3_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018084) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK1 = (pte_bus_REG_P3_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK1  ------------------------------
// SVD Line: 9324

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK1
//    <name> REG_P3_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018084) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK1 = (pte_bus_REG_P3_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK1_reg_REG_P3_TASK1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK2  --------------------------
// SVD Line: 9341

unsigned int pte_bus_REG_P3_TASK2 __AT (0x40018088);



// --------------------  Field Item: pte_bus_REG_P3_TASK2_reg_REG_P3_TASK2  -----------------------
// SVD Line: 9350

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK2_reg_REG_P3_TASK2
//    <name> reg_REG_P3_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018088) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK2 = (pte_bus_REG_P3_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK2  ------------------------------
// SVD Line: 9341

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK2
//    <name> REG_P3_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018088) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK2 = (pte_bus_REG_P3_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK2_reg_REG_P3_TASK2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK3  --------------------------
// SVD Line: 9358

unsigned int pte_bus_REG_P3_TASK3 __AT (0x4001808C);



// --------------------  Field Item: pte_bus_REG_P3_TASK3_reg_REG_P3_TASK3  -----------------------
// SVD Line: 9367

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK3_reg_REG_P3_TASK3
//    <name> reg_REG_P3_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001808C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK3 = (pte_bus_REG_P3_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK3  ------------------------------
// SVD Line: 9358

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK3
//    <name> REG_P3_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001808C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK3 = (pte_bus_REG_P3_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK3_reg_REG_P3_TASK3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK4  --------------------------
// SVD Line: 9375

unsigned int pte_bus_REG_P3_TASK4 __AT (0x40018090);



// --------------------  Field Item: pte_bus_REG_P3_TASK4_reg_REG_P3_TASK4  -----------------------
// SVD Line: 9384

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK4_reg_REG_P3_TASK4
//    <name> reg_REG_P3_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018090) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK4 = (pte_bus_REG_P3_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK4  ------------------------------
// SVD Line: 9375

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK4
//    <name> REG_P3_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018090) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK4 = (pte_bus_REG_P3_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK4_reg_REG_P3_TASK4 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK5  --------------------------
// SVD Line: 9392

unsigned int pte_bus_REG_P3_TASK5 __AT (0x40018094);



// --------------------  Field Item: pte_bus_REG_P3_TASK5_reg_REG_P3_TASK5  -----------------------
// SVD Line: 9401

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK5_reg_REG_P3_TASK5
//    <name> reg_REG_P3_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018094) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK5 = (pte_bus_REG_P3_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK5  ------------------------------
// SVD Line: 9392

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK5
//    <name> REG_P3_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018094) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK5 = (pte_bus_REG_P3_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK5_reg_REG_P3_TASK5 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK6  --------------------------
// SVD Line: 9409

unsigned int pte_bus_REG_P3_TASK6 __AT (0x40018098);



// --------------------  Field Item: pte_bus_REG_P3_TASK6_reg_REG_P3_TASK6  -----------------------
// SVD Line: 9418

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK6_reg_REG_P3_TASK6
//    <name> reg_REG_P3_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018098) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK6 = (pte_bus_REG_P3_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK6  ------------------------------
// SVD Line: 9409

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK6
//    <name> REG_P3_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018098) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK6 = (pte_bus_REG_P3_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK6_reg_REG_P3_TASK6 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK7  --------------------------
// SVD Line: 9426

unsigned int pte_bus_REG_P3_TASK7 __AT (0x4001809C);



// --------------------  Field Item: pte_bus_REG_P3_TASK7_reg_REG_P3_TASK7  -----------------------
// SVD Line: 9435

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK7_reg_REG_P3_TASK7
//    <name> reg_REG_P3_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001809C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK7 = (pte_bus_REG_P3_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK7  ------------------------------
// SVD Line: 9426

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK7
//    <name> REG_P3_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001809C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK7 = (pte_bus_REG_P3_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK7_reg_REG_P3_TASK7 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK8  --------------------------
// SVD Line: 9443

unsigned int pte_bus_REG_P3_TASK8 __AT (0x400180A0);



// --------------------  Field Item: pte_bus_REG_P3_TASK8_reg_REG_P3_TASK8  -----------------------
// SVD Line: 9452

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK8_reg_REG_P3_TASK8
//    <name> reg_REG_P3_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180A0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK8 = (pte_bus_REG_P3_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK8  ------------------------------
// SVD Line: 9443

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK8
//    <name> REG_P3_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK8 = (pte_bus_REG_P3_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK8_reg_REG_P3_TASK8 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK9  --------------------------
// SVD Line: 9460

unsigned int pte_bus_REG_P3_TASK9 __AT (0x400180A4);



// --------------------  Field Item: pte_bus_REG_P3_TASK9_reg_REG_P3_TASK9  -----------------------
// SVD Line: 9469

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK9_reg_REG_P3_TASK9
//    <name> reg_REG_P3_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180A4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK9 = (pte_bus_REG_P3_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK9  ------------------------------
// SVD Line: 9460

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK9
//    <name> REG_P3_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK9 = (pte_bus_REG_P3_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK9_reg_REG_P3_TASK9 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK10  --------------------------
// SVD Line: 9477

unsigned int pte_bus_REG_P3_TASK10 __AT (0x400180A8);



// -------------------  Field Item: pte_bus_REG_P3_TASK10_reg_REG_P3_TASK10  ----------------------
// SVD Line: 9486

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK10_reg_REG_P3_TASK10
//    <name> reg_REG_P3_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180A8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK10 = (pte_bus_REG_P3_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK10  -----------------------------
// SVD Line: 9477

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK10
//    <name> REG_P3_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK10 = (pte_bus_REG_P3_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK10_reg_REG_P3_TASK10 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK11  --------------------------
// SVD Line: 9494

unsigned int pte_bus_REG_P3_TASK11 __AT (0x400180AC);



// -------------------  Field Item: pte_bus_REG_P3_TASK11_reg_REG_P3_TASK11  ----------------------
// SVD Line: 9503

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK11_reg_REG_P3_TASK11
//    <name> reg_REG_P3_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180AC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK11 = (pte_bus_REG_P3_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK11  -----------------------------
// SVD Line: 9494

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK11
//    <name> REG_P3_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180AC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK11 = (pte_bus_REG_P3_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK11_reg_REG_P3_TASK11 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK12  --------------------------
// SVD Line: 9511

unsigned int pte_bus_REG_P3_TASK12 __AT (0x400180B0);



// -------------------  Field Item: pte_bus_REG_P3_TASK12_reg_REG_P3_TASK12  ----------------------
// SVD Line: 9520

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK12_reg_REG_P3_TASK12
//    <name> reg_REG_P3_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180B0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK12 = (pte_bus_REG_P3_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK12  -----------------------------
// SVD Line: 9511

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK12
//    <name> REG_P3_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK12 = (pte_bus_REG_P3_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK12_reg_REG_P3_TASK12 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK13  --------------------------
// SVD Line: 9528

unsigned int pte_bus_REG_P3_TASK13 __AT (0x400180B4);



// -------------------  Field Item: pte_bus_REG_P3_TASK13_reg_REG_P3_TASK13  ----------------------
// SVD Line: 9537

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK13_reg_REG_P3_TASK13
//    <name> reg_REG_P3_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180B4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK13 = (pte_bus_REG_P3_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK13  -----------------------------
// SVD Line: 9528

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK13
//    <name> REG_P3_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180B4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK13 = (pte_bus_REG_P3_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK13_reg_REG_P3_TASK13 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK14  --------------------------
// SVD Line: 9545

unsigned int pte_bus_REG_P3_TASK14 __AT (0x400180B8);



// -------------------  Field Item: pte_bus_REG_P3_TASK14_reg_REG_P3_TASK14  ----------------------
// SVD Line: 9554

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK14_reg_REG_P3_TASK14
//    <name> reg_REG_P3_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180B8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK14 = (pte_bus_REG_P3_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK14  -----------------------------
// SVD Line: 9545

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK14
//    <name> REG_P3_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180B8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK14 = (pte_bus_REG_P3_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK14_reg_REG_P3_TASK14 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK15  --------------------------
// SVD Line: 9562

unsigned int pte_bus_REG_P3_TASK15 __AT (0x400180BC);



// -------------------  Field Item: pte_bus_REG_P3_TASK15_reg_REG_P3_TASK15  ----------------------
// SVD Line: 9571

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK15_reg_REG_P3_TASK15
//    <name> reg_REG_P3_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180BC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK15 = (pte_bus_REG_P3_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK15  -----------------------------
// SVD Line: 9562

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK15
//    <name> REG_P3_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180BC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK15 = (pte_bus_REG_P3_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK15_reg_REG_P3_TASK15 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK16  --------------------------
// SVD Line: 9579

unsigned int pte_bus_REG_P3_TASK16 __AT (0x400180C0);



// -------------------  Field Item: pte_bus_REG_P3_TASK16_reg_REG_P3_TASK16  ----------------------
// SVD Line: 9588

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK16_reg_REG_P3_TASK16
//    <name> reg_REG_P3_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180C0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK16 = (pte_bus_REG_P3_TASK16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK16  -----------------------------
// SVD Line: 9579

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK16
//    <name> REG_P3_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK16 = (pte_bus_REG_P3_TASK16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK16_reg_REG_P3_TASK16 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK17  --------------------------
// SVD Line: 9596

unsigned int pte_bus_REG_P3_TASK17 __AT (0x400180C4);



// -------------------  Field Item: pte_bus_REG_P3_TASK17_reg_REG_P3_TASK17  ----------------------
// SVD Line: 9605

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK17_reg_REG_P3_TASK17
//    <name> reg_REG_P3_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180C4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK17 = (pte_bus_REG_P3_TASK17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK17  -----------------------------
// SVD Line: 9596

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK17
//    <name> REG_P3_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK17 = (pte_bus_REG_P3_TASK17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK17_reg_REG_P3_TASK17 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK18  --------------------------
// SVD Line: 9613

unsigned int pte_bus_REG_P3_TASK18 __AT (0x400180C8);



// -------------------  Field Item: pte_bus_REG_P3_TASK18_reg_REG_P3_TASK18  ----------------------
// SVD Line: 9622

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK18_reg_REG_P3_TASK18
//    <name> reg_REG_P3_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180C8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK18 = (pte_bus_REG_P3_TASK18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK18  -----------------------------
// SVD Line: 9613

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK18
//    <name> REG_P3_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK18 = (pte_bus_REG_P3_TASK18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK18_reg_REG_P3_TASK18 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK19  --------------------------
// SVD Line: 9630

unsigned int pte_bus_REG_P3_TASK19 __AT (0x400180CC);



// -------------------  Field Item: pte_bus_REG_P3_TASK19_reg_REG_P3_TASK19  ----------------------
// SVD Line: 9639

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK19_reg_REG_P3_TASK19
//    <name> reg_REG_P3_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180CC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK19 = (pte_bus_REG_P3_TASK19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK19  -----------------------------
// SVD Line: 9630

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK19
//    <name> REG_P3_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK19 = (pte_bus_REG_P3_TASK19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK19_reg_REG_P3_TASK19 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK20  --------------------------
// SVD Line: 9647

unsigned int pte_bus_REG_P3_TASK20 __AT (0x400180D0);



// -------------------  Field Item: pte_bus_REG_P3_TASK20_reg_REG_P3_TASK20  ----------------------
// SVD Line: 9656

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK20_reg_REG_P3_TASK20
//    <name> reg_REG_P3_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180D0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK20 = (pte_bus_REG_P3_TASK20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK20  -----------------------------
// SVD Line: 9647

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK20
//    <name> REG_P3_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180D0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK20 = (pte_bus_REG_P3_TASK20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK20_reg_REG_P3_TASK20 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK21  --------------------------
// SVD Line: 9664

unsigned int pte_bus_REG_P3_TASK21 __AT (0x400180D4);



// -------------------  Field Item: pte_bus_REG_P3_TASK21_reg_REG_P3_TASK21  ----------------------
// SVD Line: 9673

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK21_reg_REG_P3_TASK21
//    <name> reg_REG_P3_TASK21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180D4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK21 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK21 = (pte_bus_REG_P3_TASK21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK21  -----------------------------
// SVD Line: 9664

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK21
//    <name> REG_P3_TASK21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180D4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK21 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK21 = (pte_bus_REG_P3_TASK21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK21_reg_REG_P3_TASK21 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK22  --------------------------
// SVD Line: 9681

unsigned int pte_bus_REG_P3_TASK22 __AT (0x400180D8);



// -------------------  Field Item: pte_bus_REG_P3_TASK22_reg_REG_P3_TASK22  ----------------------
// SVD Line: 9690

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK22_reg_REG_P3_TASK22
//    <name> reg_REG_P3_TASK22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180D8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK22 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK22 = (pte_bus_REG_P3_TASK22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK22  -----------------------------
// SVD Line: 9681

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK22
//    <name> REG_P3_TASK22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180D8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK22 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK22 = (pte_bus_REG_P3_TASK22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK22_reg_REG_P3_TASK22 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK23  --------------------------
// SVD Line: 9698

unsigned int pte_bus_REG_P3_TASK23 __AT (0x400180DC);



// -------------------  Field Item: pte_bus_REG_P3_TASK23_reg_REG_P3_TASK23  ----------------------
// SVD Line: 9707

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK23_reg_REG_P3_TASK23
//    <name> reg_REG_P3_TASK23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180DC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_TASK23 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK23 = (pte_bus_REG_P3_TASK23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK23  -----------------------------
// SVD Line: 9698

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK23
//    <name> REG_P3_TASK23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180DC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK23 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK23 = (pte_bus_REG_P3_TASK23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK23_reg_REG_P3_TASK23 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK0  ------------------------
// SVD Line: 9715

unsigned int pte_bus_REG_P3_SUB_TASK0 __AT (0x400180E0);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK0_reg_REG_P3_SUB_TASK0  -------------------
// SVD Line: 9724

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK0_reg_REG_P3_SUB_TASK0
//    <name> reg_REG_P3_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180E0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK0 = (pte_bus_REG_P3_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK0  ----------------------------
// SVD Line: 9715

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK0
//    <name> REG_P3_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180E0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK0 = (pte_bus_REG_P3_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK0_reg_REG_P3_SUB_TASK0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK1  ------------------------
// SVD Line: 9732

unsigned int pte_bus_REG_P3_SUB_TASK1 __AT (0x400180E4);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK1_reg_REG_P3_SUB_TASK1  -------------------
// SVD Line: 9741

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK1_reg_REG_P3_SUB_TASK1
//    <name> reg_REG_P3_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180E4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK1 = (pte_bus_REG_P3_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK1  ----------------------------
// SVD Line: 9732

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK1
//    <name> REG_P3_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180E4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK1 = (pte_bus_REG_P3_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK1_reg_REG_P3_SUB_TASK1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK2  ------------------------
// SVD Line: 9749

unsigned int pte_bus_REG_P3_SUB_TASK2 __AT (0x400180E8);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK2_reg_REG_P3_SUB_TASK2  -------------------
// SVD Line: 9758

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK2_reg_REG_P3_SUB_TASK2
//    <name> reg_REG_P3_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180E8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK2 = (pte_bus_REG_P3_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK2  ----------------------------
// SVD Line: 9749

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK2
//    <name> REG_P3_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180E8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK2 = (pte_bus_REG_P3_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK2_reg_REG_P3_SUB_TASK2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK3  ------------------------
// SVD Line: 9766

unsigned int pte_bus_REG_P3_SUB_TASK3 __AT (0x400180EC);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK3_reg_REG_P3_SUB_TASK3  -------------------
// SVD Line: 9775

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK3_reg_REG_P3_SUB_TASK3
//    <name> reg_REG_P3_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180EC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK3 = (pte_bus_REG_P3_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK3  ----------------------------
// SVD Line: 9766

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK3
//    <name> REG_P3_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180EC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK3 = (pte_bus_REG_P3_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK3_reg_REG_P3_SUB_TASK3 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK4  ------------------------
// SVD Line: 9783

unsigned int pte_bus_REG_P3_SUB_TASK4 __AT (0x400180F0);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK4_reg_REG_P3_SUB_TASK4  -------------------
// SVD Line: 9792

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK4_reg_REG_P3_SUB_TASK4
//    <name> reg_REG_P3_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180F0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK4 = (pte_bus_REG_P3_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK4  ----------------------------
// SVD Line: 9783

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK4
//    <name> REG_P3_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK4 = (pte_bus_REG_P3_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK4_reg_REG_P3_SUB_TASK4 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK5  ------------------------
// SVD Line: 9800

unsigned int pte_bus_REG_P3_SUB_TASK5 __AT (0x400180F4);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK5_reg_REG_P3_SUB_TASK5  -------------------
// SVD Line: 9809

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK5_reg_REG_P3_SUB_TASK5
//    <name> reg_REG_P3_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180F4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK5 = (pte_bus_REG_P3_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK5  ----------------------------
// SVD Line: 9800

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK5
//    <name> REG_P3_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK5 = (pte_bus_REG_P3_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK5_reg_REG_P3_SUB_TASK5 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK6  ------------------------
// SVD Line: 9817

unsigned int pte_bus_REG_P3_SUB_TASK6 __AT (0x400180F8);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK6_reg_REG_P3_SUB_TASK6  -------------------
// SVD Line: 9826

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK6_reg_REG_P3_SUB_TASK6
//    <name> reg_REG_P3_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180F8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK6 = (pte_bus_REG_P3_SUB_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK6  ----------------------------
// SVD Line: 9817

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK6
//    <name> REG_P3_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180F8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK6 = (pte_bus_REG_P3_SUB_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK6_reg_REG_P3_SUB_TASK6 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK7  ------------------------
// SVD Line: 9834

unsigned int pte_bus_REG_P3_SUB_TASK7 __AT (0x400180FC);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK7_reg_REG_P3_SUB_TASK7  -------------------
// SVD Line: 9843

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK7_reg_REG_P3_SUB_TASK7
//    <name> reg_REG_P3_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180FC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK7 = (pte_bus_REG_P3_SUB_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK7  ----------------------------
// SVD Line: 9834

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK7
//    <name> REG_P3_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180FC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK7 = (pte_bus_REG_P3_SUB_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK7_reg_REG_P3_SUB_TASK7 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK8  ------------------------
// SVD Line: 9851

unsigned int pte_bus_REG_P3_SUB_TASK8 __AT (0x40018100);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK8_reg_REG_P3_SUB_TASK8  -------------------
// SVD Line: 9860

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK8_reg_REG_P3_SUB_TASK8
//    <name> reg_REG_P3_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018100) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK8 = (pte_bus_REG_P3_SUB_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK8  ----------------------------
// SVD Line: 9851

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK8
//    <name> REG_P3_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018100) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK8 = (pte_bus_REG_P3_SUB_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK8_reg_REG_P3_SUB_TASK8 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK9  ------------------------
// SVD Line: 9868

unsigned int pte_bus_REG_P3_SUB_TASK9 __AT (0x40018104);



// ----------------  Field Item: pte_bus_REG_P3_SUB_TASK9_reg_REG_P3_SUB_TASK9  -------------------
// SVD Line: 9877

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK9_reg_REG_P3_SUB_TASK9
//    <name> reg_REG_P3_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018104) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK9 = (pte_bus_REG_P3_SUB_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK9  ----------------------------
// SVD Line: 9868

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK9
//    <name> REG_P3_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018104) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK9 = (pte_bus_REG_P3_SUB_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK9_reg_REG_P3_SUB_TASK9 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK10  ------------------------
// SVD Line: 9885

unsigned int pte_bus_REG_P3_SUB_TASK10 __AT (0x40018108);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK10_reg_REG_P3_SUB_TASK10  ------------------
// SVD Line: 9894

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK10_reg_REG_P3_SUB_TASK10
//    <name> reg_REG_P3_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018108) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK10 = (pte_bus_REG_P3_SUB_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK10  ---------------------------
// SVD Line: 9885

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK10
//    <name> REG_P3_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018108) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK10 = (pte_bus_REG_P3_SUB_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK10_reg_REG_P3_SUB_TASK10 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK11  ------------------------
// SVD Line: 9902

unsigned int pte_bus_REG_P3_SUB_TASK11 __AT (0x4001810C);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK11_reg_REG_P3_SUB_TASK11  ------------------
// SVD Line: 9911

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK11_reg_REG_P3_SUB_TASK11
//    <name> reg_REG_P3_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001810C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK11 = (pte_bus_REG_P3_SUB_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK11  ---------------------------
// SVD Line: 9902

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK11
//    <name> REG_P3_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001810C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK11 = (pte_bus_REG_P3_SUB_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK11_reg_REG_P3_SUB_TASK11 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK12  ------------------------
// SVD Line: 9919

unsigned int pte_bus_REG_P3_SUB_TASK12 __AT (0x40018110);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK12_reg_REG_P3_SUB_TASK12  ------------------
// SVD Line: 9928

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK12_reg_REG_P3_SUB_TASK12
//    <name> reg_REG_P3_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018110) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK12 = (pte_bus_REG_P3_SUB_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK12  ---------------------------
// SVD Line: 9919

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK12
//    <name> REG_P3_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018110) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK12 = (pte_bus_REG_P3_SUB_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK12_reg_REG_P3_SUB_TASK12 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK13  ------------------------
// SVD Line: 9936

unsigned int pte_bus_REG_P3_SUB_TASK13 __AT (0x40018114);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK13_reg_REG_P3_SUB_TASK13  ------------------
// SVD Line: 9945

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK13_reg_REG_P3_SUB_TASK13
//    <name> reg_REG_P3_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018114) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK13 = (pte_bus_REG_P3_SUB_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK13  ---------------------------
// SVD Line: 9936

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK13
//    <name> REG_P3_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018114) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK13 = (pte_bus_REG_P3_SUB_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK13_reg_REG_P3_SUB_TASK13 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK14  ------------------------
// SVD Line: 9953

unsigned int pte_bus_REG_P3_SUB_TASK14 __AT (0x40018118);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK14_reg_REG_P3_SUB_TASK14  ------------------
// SVD Line: 9962

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK14_reg_REG_P3_SUB_TASK14
//    <name> reg_REG_P3_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018118) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK14 = (pte_bus_REG_P3_SUB_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK14  ---------------------------
// SVD Line: 9953

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK14
//    <name> REG_P3_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018118) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK14 = (pte_bus_REG_P3_SUB_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK14_reg_REG_P3_SUB_TASK14 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK15  ------------------------
// SVD Line: 9970

unsigned int pte_bus_REG_P3_SUB_TASK15 __AT (0x4001811C);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK15_reg_REG_P3_SUB_TASK15  ------------------
// SVD Line: 9979

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK15_reg_REG_P3_SUB_TASK15
//    <name> reg_REG_P3_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001811C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK15 = (pte_bus_REG_P3_SUB_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK15  ---------------------------
// SVD Line: 9970

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK15
//    <name> REG_P3_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001811C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK15 = (pte_bus_REG_P3_SUB_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK15_reg_REG_P3_SUB_TASK15 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK16  ------------------------
// SVD Line: 9987

unsigned int pte_bus_REG_P3_SUB_TASK16 __AT (0x40018120);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK16_reg_REG_P3_SUB_TASK16  ------------------
// SVD Line: 9996

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK16_reg_REG_P3_SUB_TASK16
//    <name> reg_REG_P3_SUB_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018120) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK16 = (pte_bus_REG_P3_SUB_TASK16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK16  ---------------------------
// SVD Line: 9987

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK16
//    <name> REG_P3_SUB_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018120) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK16 = (pte_bus_REG_P3_SUB_TASK16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK16_reg_REG_P3_SUB_TASK16 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK17  ------------------------
// SVD Line: 10004

unsigned int pte_bus_REG_P3_SUB_TASK17 __AT (0x40018124);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK17_reg_REG_P3_SUB_TASK17  ------------------
// SVD Line: 10013

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK17_reg_REG_P3_SUB_TASK17
//    <name> reg_REG_P3_SUB_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018124) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK17 = (pte_bus_REG_P3_SUB_TASK17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK17  ---------------------------
// SVD Line: 10004

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK17
//    <name> REG_P3_SUB_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018124) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK17 = (pte_bus_REG_P3_SUB_TASK17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK17_reg_REG_P3_SUB_TASK17 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK18  ------------------------
// SVD Line: 10021

unsigned int pte_bus_REG_P3_SUB_TASK18 __AT (0x40018128);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK18_reg_REG_P3_SUB_TASK18  ------------------
// SVD Line: 10030

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK18_reg_REG_P3_SUB_TASK18
//    <name> reg_REG_P3_SUB_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018128) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK18 = (pte_bus_REG_P3_SUB_TASK18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK18  ---------------------------
// SVD Line: 10021

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK18
//    <name> REG_P3_SUB_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018128) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK18 = (pte_bus_REG_P3_SUB_TASK18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK18_reg_REG_P3_SUB_TASK18 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK19  ------------------------
// SVD Line: 10038

unsigned int pte_bus_REG_P3_SUB_TASK19 __AT (0x4001812C);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK19_reg_REG_P3_SUB_TASK19  ------------------
// SVD Line: 10047

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK19_reg_REG_P3_SUB_TASK19
//    <name> reg_REG_P3_SUB_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001812C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK19 = (pte_bus_REG_P3_SUB_TASK19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK19  ---------------------------
// SVD Line: 10038

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK19
//    <name> REG_P3_SUB_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001812C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK19 = (pte_bus_REG_P3_SUB_TASK19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK19_reg_REG_P3_SUB_TASK19 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK20  ------------------------
// SVD Line: 10055

unsigned int pte_bus_REG_P3_SUB_TASK20 __AT (0x40018130);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK20_reg_REG_P3_SUB_TASK20  ------------------
// SVD Line: 10064

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK20_reg_REG_P3_SUB_TASK20
//    <name> reg_REG_P3_SUB_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018130) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK20 = (pte_bus_REG_P3_SUB_TASK20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK20  ---------------------------
// SVD Line: 10055

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK20
//    <name> REG_P3_SUB_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018130) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK20 = (pte_bus_REG_P3_SUB_TASK20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK20_reg_REG_P3_SUB_TASK20 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK21  ------------------------
// SVD Line: 10072

unsigned int pte_bus_REG_P3_SUB_TASK21 __AT (0x40018134);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK21_reg_REG_P3_SUB_TASK21  ------------------
// SVD Line: 10081

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK21_reg_REG_P3_SUB_TASK21
//    <name> reg_REG_P3_SUB_TASK21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018134) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK21 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK21 = (pte_bus_REG_P3_SUB_TASK21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK21  ---------------------------
// SVD Line: 10072

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK21
//    <name> REG_P3_SUB_TASK21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018134) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK21 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK21 = (pte_bus_REG_P3_SUB_TASK21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK21_reg_REG_P3_SUB_TASK21 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK22  ------------------------
// SVD Line: 10089

unsigned int pte_bus_REG_P3_SUB_TASK22 __AT (0x40018138);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK22_reg_REG_P3_SUB_TASK22  ------------------
// SVD Line: 10098

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK22_reg_REG_P3_SUB_TASK22
//    <name> reg_REG_P3_SUB_TASK22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018138) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK22 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK22 = (pte_bus_REG_P3_SUB_TASK22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK22  ---------------------------
// SVD Line: 10089

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK22
//    <name> REG_P3_SUB_TASK22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018138) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK22 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK22 = (pte_bus_REG_P3_SUB_TASK22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK22_reg_REG_P3_SUB_TASK22 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK23  ------------------------
// SVD Line: 10106

unsigned int pte_bus_REG_P3_SUB_TASK23 __AT (0x4001813C);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK23_reg_REG_P3_SUB_TASK23  ------------------
// SVD Line: 10115

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK23_reg_REG_P3_SUB_TASK23
//    <name> reg_REG_P3_SUB_TASK23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001813C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK23 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK23 = (pte_bus_REG_P3_SUB_TASK23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK23  ---------------------------
// SVD Line: 10106

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK23
//    <name> REG_P3_SUB_TASK23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001813C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK23 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK23 = (pte_bus_REG_P3_SUB_TASK23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK23_reg_REG_P3_SUB_TASK23 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_EVENT  --------------------------
// SVD Line: 10123

unsigned int pte_bus_REG_P3_EVENT __AT (0x40018140);



// --------------------  Field Item: pte_bus_REG_P3_EVENT_reg_REG_P3_EVENT  -----------------------
// SVD Line: 10132

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_reg_REG_P3_EVENT
//    <name> reg_REG_P3_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018140) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_EVENT = (pte_bus_REG_P3_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_EVENT  ------------------------------
// SVD Line: 10123

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_EVENT
//    <name> REG_P3_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018140) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_EVENT = (pte_bus_REG_P3_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_reg_REG_P3_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT0  ------------------------
// SVD Line: 10140

unsigned int pte_bus_REG_P3_PUB_EVENT0 __AT (0x40018144);



// ---------------  Field Item: pte_bus_REG_P3_PUB_EVENT0_reg_REG_P3_PUB_EVENT0  ------------------
// SVD Line: 10149

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT0_reg_REG_P3_PUB_EVENT0
//    <name> reg_REG_P3_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018144) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT0 = (pte_bus_REG_P3_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT0  ---------------------------
// SVD Line: 10140

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT0
//    <name> REG_P3_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018144) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT0 = (pte_bus_REG_P3_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT0_reg_REG_P3_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT1  ------------------------
// SVD Line: 10157

unsigned int pte_bus_REG_P3_PUB_EVENT1 __AT (0x40018148);



// ---------------  Field Item: pte_bus_REG_P3_PUB_EVENT1_reg_REG_P3_PUB_EVENT1  ------------------
// SVD Line: 10166

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT1_reg_REG_P3_PUB_EVENT1
//    <name> reg_REG_P3_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018148) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT1 = (pte_bus_REG_P3_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT1  ---------------------------
// SVD Line: 10157

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT1
//    <name> REG_P3_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018148) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT1 = (pte_bus_REG_P3_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT1_reg_REG_P3_PUB_EVENT1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT2  ------------------------
// SVD Line: 10174

unsigned int pte_bus_REG_P3_PUB_EVENT2 __AT (0x4001814C);



// ---------------  Field Item: pte_bus_REG_P3_PUB_EVENT2_reg_REG_P3_PUB_EVENT2  ------------------
// SVD Line: 10183

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT2_reg_REG_P3_PUB_EVENT2
//    <name> reg_REG_P3_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001814C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT2 = (pte_bus_REG_P3_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT2  ---------------------------
// SVD Line: 10174

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT2
//    <name> REG_P3_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001814C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT2 = (pte_bus_REG_P3_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT2_reg_REG_P3_PUB_EVENT2 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT3  ------------------------
// SVD Line: 10191

unsigned int pte_bus_REG_P3_PUB_EVENT3 __AT (0x40018150);



// ---------------  Field Item: pte_bus_REG_P3_PUB_EVENT3_reg_REG_P3_PUB_EVENT3  ------------------
// SVD Line: 10200

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT3_reg_REG_P3_PUB_EVENT3
//    <name> reg_REG_P3_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018150) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT3 = (pte_bus_REG_P3_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT3  ---------------------------
// SVD Line: 10191

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT3
//    <name> REG_P3_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018150) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT3 = (pte_bus_REG_P3_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT3_reg_REG_P3_PUB_EVENT3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT4  ------------------------
// SVD Line: 10208

unsigned int pte_bus_REG_P3_PUB_EVENT4 __AT (0x40018154);



// ---------------  Field Item: pte_bus_REG_P3_PUB_EVENT4_reg_REG_P3_PUB_EVENT4  ------------------
// SVD Line: 10217

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT4_reg_REG_P3_PUB_EVENT4
//    <name> reg_REG_P3_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018154) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT4 = (pte_bus_REG_P3_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT4  ---------------------------
// SVD Line: 10208

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT4
//    <name> REG_P3_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018154) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT4 = (pte_bus_REG_P3_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT4_reg_REG_P3_PUB_EVENT4 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT5  ------------------------
// SVD Line: 10225

unsigned int pte_bus_REG_P3_PUB_EVENT5 __AT (0x40018158);



// ---------------  Field Item: pte_bus_REG_P3_PUB_EVENT5_reg_REG_P3_PUB_EVENT5  ------------------
// SVD Line: 10234

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT5_reg_REG_P3_PUB_EVENT5
//    <name> reg_REG_P3_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018158) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT5 = (pte_bus_REG_P3_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT5  ---------------------------
// SVD Line: 10225

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT5
//    <name> REG_P3_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018158) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT5 = (pte_bus_REG_P3_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT5_reg_REG_P3_PUB_EVENT5 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT6  ------------------------
// SVD Line: 10242

unsigned int pte_bus_REG_P3_PUB_EVENT6 __AT (0x4001815C);



// ---------------  Field Item: pte_bus_REG_P3_PUB_EVENT6_reg_REG_P3_PUB_EVENT6  ------------------
// SVD Line: 10251

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT6_reg_REG_P3_PUB_EVENT6
//    <name> reg_REG_P3_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001815C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT6 = (pte_bus_REG_P3_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT6  ---------------------------
// SVD Line: 10242

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT6
//    <name> REG_P3_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001815C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT6 = (pte_bus_REG_P3_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT6_reg_REG_P3_PUB_EVENT6 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT7  ------------------------
// SVD Line: 10259

unsigned int pte_bus_REG_P3_PUB_EVENT7 __AT (0x40018160);



// ---------------  Field Item: pte_bus_REG_P3_PUB_EVENT7_reg_REG_P3_PUB_EVENT7  ------------------
// SVD Line: 10268

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT7_reg_REG_P3_PUB_EVENT7
//    <name> reg_REG_P3_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018160) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT7 = (pte_bus_REG_P3_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT7  ---------------------------
// SVD Line: 10259

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT7
//    <name> REG_P3_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018160) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT7 = (pte_bus_REG_P3_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT7_reg_REG_P3_PUB_EVENT7 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK0  --------------------------
// SVD Line: 10276

unsigned int pte_bus_REG_P4_TASK0 __AT (0x40018170);



// --------------------  Field Item: pte_bus_REG_P4_TASK0_reg_REG_P4_TASK0  -----------------------
// SVD Line: 10285

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK0_reg_REG_P4_TASK0
//    <name> reg_REG_P4_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018170) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK0 = (pte_bus_REG_P4_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK0  ------------------------------
// SVD Line: 10276

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK0
//    <name> REG_P4_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018170) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK0 = (pte_bus_REG_P4_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK0_reg_REG_P4_TASK0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK1  --------------------------
// SVD Line: 10293

unsigned int pte_bus_REG_P4_TASK1 __AT (0x40018174);



// --------------------  Field Item: pte_bus_REG_P4_TASK1_reg_REG_P4_TASK1  -----------------------
// SVD Line: 10302

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK1_reg_REG_P4_TASK1
//    <name> reg_REG_P4_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018174) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK1 = (pte_bus_REG_P4_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK1  ------------------------------
// SVD Line: 10293

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK1
//    <name> REG_P4_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018174) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK1 = (pte_bus_REG_P4_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK1_reg_REG_P4_TASK1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK2  --------------------------
// SVD Line: 10310

unsigned int pte_bus_REG_P4_TASK2 __AT (0x40018178);



// --------------------  Field Item: pte_bus_REG_P4_TASK2_reg_REG_P4_TASK2  -----------------------
// SVD Line: 10319

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK2_reg_REG_P4_TASK2
//    <name> reg_REG_P4_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018178) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK2 = (pte_bus_REG_P4_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK2  ------------------------------
// SVD Line: 10310

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK2
//    <name> REG_P4_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018178) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK2 = (pte_bus_REG_P4_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK2_reg_REG_P4_TASK2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK3  --------------------------
// SVD Line: 10327

unsigned int pte_bus_REG_P4_TASK3 __AT (0x4001817C);



// --------------------  Field Item: pte_bus_REG_P4_TASK3_reg_REG_P4_TASK3  -----------------------
// SVD Line: 10336

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK3_reg_REG_P4_TASK3
//    <name> reg_REG_P4_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001817C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK3 = (pte_bus_REG_P4_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK3  ------------------------------
// SVD Line: 10327

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK3
//    <name> REG_P4_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001817C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK3 = (pte_bus_REG_P4_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK3_reg_REG_P4_TASK3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK4  --------------------------
// SVD Line: 10344

unsigned int pte_bus_REG_P4_TASK4 __AT (0x40018180);



// --------------------  Field Item: pte_bus_REG_P4_TASK4_reg_REG_P4_TASK4  -----------------------
// SVD Line: 10353

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK4_reg_REG_P4_TASK4
//    <name> reg_REG_P4_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018180) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK4 = (pte_bus_REG_P4_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK4  ------------------------------
// SVD Line: 10344

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK4
//    <name> REG_P4_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018180) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK4 = (pte_bus_REG_P4_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK4_reg_REG_P4_TASK4 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK5  --------------------------
// SVD Line: 10361

unsigned int pte_bus_REG_P4_TASK5 __AT (0x40018184);



// --------------------  Field Item: pte_bus_REG_P4_TASK5_reg_REG_P4_TASK5  -----------------------
// SVD Line: 10370

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK5_reg_REG_P4_TASK5
//    <name> reg_REG_P4_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018184) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK5 = (pte_bus_REG_P4_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK5  ------------------------------
// SVD Line: 10361

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK5
//    <name> REG_P4_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018184) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK5 = (pte_bus_REG_P4_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK5_reg_REG_P4_TASK5 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK6  --------------------------
// SVD Line: 10378

unsigned int pte_bus_REG_P4_TASK6 __AT (0x40018188);



// --------------------  Field Item: pte_bus_REG_P4_TASK6_reg_REG_P4_TASK6  -----------------------
// SVD Line: 10387

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK6_reg_REG_P4_TASK6
//    <name> reg_REG_P4_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018188) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK6 = (pte_bus_REG_P4_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK6  ------------------------------
// SVD Line: 10378

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK6
//    <name> REG_P4_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018188) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK6 = (pte_bus_REG_P4_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK6_reg_REG_P4_TASK6 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK7  --------------------------
// SVD Line: 10395

unsigned int pte_bus_REG_P4_TASK7 __AT (0x4001818C);



// --------------------  Field Item: pte_bus_REG_P4_TASK7_reg_REG_P4_TASK7  -----------------------
// SVD Line: 10404

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK7_reg_REG_P4_TASK7
//    <name> reg_REG_P4_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001818C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK7 = (pte_bus_REG_P4_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK7  ------------------------------
// SVD Line: 10395

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK7
//    <name> REG_P4_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001818C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK7 = (pte_bus_REG_P4_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK7_reg_REG_P4_TASK7 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK8  --------------------------
// SVD Line: 10412

unsigned int pte_bus_REG_P4_TASK8 __AT (0x40018190);



// --------------------  Field Item: pte_bus_REG_P4_TASK8_reg_REG_P4_TASK8  -----------------------
// SVD Line: 10421

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK8_reg_REG_P4_TASK8
//    <name> reg_REG_P4_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018190) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK8 = (pte_bus_REG_P4_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK8  ------------------------------
// SVD Line: 10412

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK8
//    <name> REG_P4_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018190) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK8 = (pte_bus_REG_P4_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK8_reg_REG_P4_TASK8 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK9  --------------------------
// SVD Line: 10429

unsigned int pte_bus_REG_P4_TASK9 __AT (0x40018194);



// --------------------  Field Item: pte_bus_REG_P4_TASK9_reg_REG_P4_TASK9  -----------------------
// SVD Line: 10438

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK9_reg_REG_P4_TASK9
//    <name> reg_REG_P4_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018194) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK9 = (pte_bus_REG_P4_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK9  ------------------------------
// SVD Line: 10429

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK9
//    <name> REG_P4_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018194) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK9 = (pte_bus_REG_P4_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK9_reg_REG_P4_TASK9 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK10  --------------------------
// SVD Line: 10446

unsigned int pte_bus_REG_P4_TASK10 __AT (0x40018198);



// -------------------  Field Item: pte_bus_REG_P4_TASK10_reg_REG_P4_TASK10  ----------------------
// SVD Line: 10455

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK10_reg_REG_P4_TASK10
//    <name> reg_REG_P4_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018198) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK10 = (pte_bus_REG_P4_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK10  -----------------------------
// SVD Line: 10446

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK10
//    <name> REG_P4_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018198) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK10 = (pte_bus_REG_P4_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK10_reg_REG_P4_TASK10 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK11  --------------------------
// SVD Line: 10463

unsigned int pte_bus_REG_P4_TASK11 __AT (0x4001819C);



// -------------------  Field Item: pte_bus_REG_P4_TASK11_reg_REG_P4_TASK11  ----------------------
// SVD Line: 10472

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK11_reg_REG_P4_TASK11
//    <name> reg_REG_P4_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001819C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK11 = (pte_bus_REG_P4_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK11  -----------------------------
// SVD Line: 10463

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK11
//    <name> REG_P4_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001819C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK11 = (pte_bus_REG_P4_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK11_reg_REG_P4_TASK11 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK12  --------------------------
// SVD Line: 10480

unsigned int pte_bus_REG_P4_TASK12 __AT (0x400181A0);



// -------------------  Field Item: pte_bus_REG_P4_TASK12_reg_REG_P4_TASK12  ----------------------
// SVD Line: 10489

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK12_reg_REG_P4_TASK12
//    <name> reg_REG_P4_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181A0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK12 = (pte_bus_REG_P4_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK12  -----------------------------
// SVD Line: 10480

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK12
//    <name> REG_P4_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK12 = (pte_bus_REG_P4_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK12_reg_REG_P4_TASK12 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK13  --------------------------
// SVD Line: 10497

unsigned int pte_bus_REG_P4_TASK13 __AT (0x400181A4);



// -------------------  Field Item: pte_bus_REG_P4_TASK13_reg_REG_P4_TASK13  ----------------------
// SVD Line: 10506

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK13_reg_REG_P4_TASK13
//    <name> reg_REG_P4_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181A4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK13 = (pte_bus_REG_P4_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK13  -----------------------------
// SVD Line: 10497

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK13
//    <name> REG_P4_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK13 = (pte_bus_REG_P4_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK13_reg_REG_P4_TASK13 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK14  --------------------------
// SVD Line: 10514

unsigned int pte_bus_REG_P4_TASK14 __AT (0x400181A8);



// -------------------  Field Item: pte_bus_REG_P4_TASK14_reg_REG_P4_TASK14  ----------------------
// SVD Line: 10523

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK14_reg_REG_P4_TASK14
//    <name> reg_REG_P4_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181A8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK14 = (pte_bus_REG_P4_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK14  -----------------------------
// SVD Line: 10514

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK14
//    <name> REG_P4_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK14 = (pte_bus_REG_P4_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK14_reg_REG_P4_TASK14 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK15  --------------------------
// SVD Line: 10531

unsigned int pte_bus_REG_P4_TASK15 __AT (0x400181AC);



// -------------------  Field Item: pte_bus_REG_P4_TASK15_reg_REG_P4_TASK15  ----------------------
// SVD Line: 10540

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK15_reg_REG_P4_TASK15
//    <name> reg_REG_P4_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181AC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK15 = (pte_bus_REG_P4_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK15  -----------------------------
// SVD Line: 10531

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK15
//    <name> REG_P4_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181AC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK15 = (pte_bus_REG_P4_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK15_reg_REG_P4_TASK15 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK0  ------------------------
// SVD Line: 10548

unsigned int pte_bus_REG_P4_SUB_TASK0 __AT (0x400181B0);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK0_reg_REG_P4_SUB_TASK0  -------------------
// SVD Line: 10557

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK0_reg_REG_P4_SUB_TASK0
//    <name> reg_REG_P4_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181B0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK0 = (pte_bus_REG_P4_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK0  ----------------------------
// SVD Line: 10548

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK0
//    <name> REG_P4_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK0 = (pte_bus_REG_P4_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK0_reg_REG_P4_SUB_TASK0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK1  ------------------------
// SVD Line: 10565

unsigned int pte_bus_REG_P4_SUB_TASK1 __AT (0x400181B4);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK1_reg_REG_P4_SUB_TASK1  -------------------
// SVD Line: 10574

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK1_reg_REG_P4_SUB_TASK1
//    <name> reg_REG_P4_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181B4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK1 = (pte_bus_REG_P4_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK1  ----------------------------
// SVD Line: 10565

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK1
//    <name> REG_P4_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181B4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK1 = (pte_bus_REG_P4_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK1_reg_REG_P4_SUB_TASK1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK2  ------------------------
// SVD Line: 10582

unsigned int pte_bus_REG_P4_SUB_TASK2 __AT (0x400181B8);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK2_reg_REG_P4_SUB_TASK2  -------------------
// SVD Line: 10591

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK2_reg_REG_P4_SUB_TASK2
//    <name> reg_REG_P4_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181B8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK2 = (pte_bus_REG_P4_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK2  ----------------------------
// SVD Line: 10582

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK2
//    <name> REG_P4_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181B8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK2 = (pte_bus_REG_P4_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK2_reg_REG_P4_SUB_TASK2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK3  ------------------------
// SVD Line: 10599

unsigned int pte_bus_REG_P4_SUB_TASK3 __AT (0x400181BC);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK3_reg_REG_P4_SUB_TASK3  -------------------
// SVD Line: 10608

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK3_reg_REG_P4_SUB_TASK3
//    <name> reg_REG_P4_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181BC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK3 = (pte_bus_REG_P4_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK3  ----------------------------
// SVD Line: 10599

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK3
//    <name> REG_P4_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181BC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK3 = (pte_bus_REG_P4_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK3_reg_REG_P4_SUB_TASK3 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK4  ------------------------
// SVD Line: 10616

unsigned int pte_bus_REG_P4_SUB_TASK4 __AT (0x400181C0);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK4_reg_REG_P4_SUB_TASK4  -------------------
// SVD Line: 10625

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK4_reg_REG_P4_SUB_TASK4
//    <name> reg_REG_P4_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181C0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK4 = (pte_bus_REG_P4_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK4  ----------------------------
// SVD Line: 10616

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK4
//    <name> REG_P4_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK4 = (pte_bus_REG_P4_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK4_reg_REG_P4_SUB_TASK4 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK5  ------------------------
// SVD Line: 10633

unsigned int pte_bus_REG_P4_SUB_TASK5 __AT (0x400181C4);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK5_reg_REG_P4_SUB_TASK5  -------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK5_reg_REG_P4_SUB_TASK5
//    <name> reg_REG_P4_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181C4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK5 = (pte_bus_REG_P4_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK5  ----------------------------
// SVD Line: 10633

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK5
//    <name> REG_P4_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK5 = (pte_bus_REG_P4_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK5_reg_REG_P4_SUB_TASK5 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK6  ------------------------
// SVD Line: 10650

unsigned int pte_bus_REG_P4_SUB_TASK6 __AT (0x400181C8);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK6_reg_REG_P4_SUB_TASK6  -------------------
// SVD Line: 10659

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK6_reg_REG_P4_SUB_TASK6
//    <name> reg_REG_P4_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181C8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK6 = (pte_bus_REG_P4_SUB_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK6  ----------------------------
// SVD Line: 10650

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK6
//    <name> REG_P4_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK6 = (pte_bus_REG_P4_SUB_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK6_reg_REG_P4_SUB_TASK6 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK7  ------------------------
// SVD Line: 10667

unsigned int pte_bus_REG_P4_SUB_TASK7 __AT (0x400181CC);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK7_reg_REG_P4_SUB_TASK7  -------------------
// SVD Line: 10676

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK7_reg_REG_P4_SUB_TASK7
//    <name> reg_REG_P4_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181CC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK7 = (pte_bus_REG_P4_SUB_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK7  ----------------------------
// SVD Line: 10667

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK7
//    <name> REG_P4_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK7 = (pte_bus_REG_P4_SUB_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK7_reg_REG_P4_SUB_TASK7 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK8  ------------------------
// SVD Line: 10684

unsigned int pte_bus_REG_P4_SUB_TASK8 __AT (0x400181D0);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK8_reg_REG_P4_SUB_TASK8  -------------------
// SVD Line: 10693

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK8_reg_REG_P4_SUB_TASK8
//    <name> reg_REG_P4_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181D0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK8 = (pte_bus_REG_P4_SUB_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK8  ----------------------------
// SVD Line: 10684

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK8
//    <name> REG_P4_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181D0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK8 = (pte_bus_REG_P4_SUB_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK8_reg_REG_P4_SUB_TASK8 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK9  ------------------------
// SVD Line: 10701

unsigned int pte_bus_REG_P4_SUB_TASK9 __AT (0x400181D4);



// ----------------  Field Item: pte_bus_REG_P4_SUB_TASK9_reg_REG_P4_SUB_TASK9  -------------------
// SVD Line: 10710

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK9_reg_REG_P4_SUB_TASK9
//    <name> reg_REG_P4_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181D4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK9 = (pte_bus_REG_P4_SUB_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK9  ----------------------------
// SVD Line: 10701

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK9
//    <name> REG_P4_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181D4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK9 = (pte_bus_REG_P4_SUB_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK9_reg_REG_P4_SUB_TASK9 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK10  ------------------------
// SVD Line: 10718

unsigned int pte_bus_REG_P4_SUB_TASK10 __AT (0x400181D8);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK10_reg_REG_P4_SUB_TASK10  ------------------
// SVD Line: 10727

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK10_reg_REG_P4_SUB_TASK10
//    <name> reg_REG_P4_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181D8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK10 = (pte_bus_REG_P4_SUB_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK10  ---------------------------
// SVD Line: 10718

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK10
//    <name> REG_P4_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181D8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK10 = (pte_bus_REG_P4_SUB_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK10_reg_REG_P4_SUB_TASK10 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK11  ------------------------
// SVD Line: 10735

unsigned int pte_bus_REG_P4_SUB_TASK11 __AT (0x400181DC);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK11_reg_REG_P4_SUB_TASK11  ------------------
// SVD Line: 10744

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK11_reg_REG_P4_SUB_TASK11
//    <name> reg_REG_P4_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181DC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK11 = (pte_bus_REG_P4_SUB_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK11  ---------------------------
// SVD Line: 10735

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK11
//    <name> REG_P4_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181DC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK11 = (pte_bus_REG_P4_SUB_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK11_reg_REG_P4_SUB_TASK11 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK12  ------------------------
// SVD Line: 10752

unsigned int pte_bus_REG_P4_SUB_TASK12 __AT (0x400181E0);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK12_reg_REG_P4_SUB_TASK12  ------------------
// SVD Line: 10761

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK12_reg_REG_P4_SUB_TASK12
//    <name> reg_REG_P4_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181E0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK12 = (pte_bus_REG_P4_SUB_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK12  ---------------------------
// SVD Line: 10752

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK12
//    <name> REG_P4_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181E0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK12 = (pte_bus_REG_P4_SUB_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK12_reg_REG_P4_SUB_TASK12 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK13  ------------------------
// SVD Line: 10769

unsigned int pte_bus_REG_P4_SUB_TASK13 __AT (0x400181E4);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK13_reg_REG_P4_SUB_TASK13  ------------------
// SVD Line: 10778

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK13_reg_REG_P4_SUB_TASK13
//    <name> reg_REG_P4_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181E4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK13 = (pte_bus_REG_P4_SUB_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK13  ---------------------------
// SVD Line: 10769

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK13
//    <name> REG_P4_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181E4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK13 = (pte_bus_REG_P4_SUB_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK13_reg_REG_P4_SUB_TASK13 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK14  ------------------------
// SVD Line: 10786

unsigned int pte_bus_REG_P4_SUB_TASK14 __AT (0x400181E8);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK14_reg_REG_P4_SUB_TASK14  ------------------
// SVD Line: 10795

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK14_reg_REG_P4_SUB_TASK14
//    <name> reg_REG_P4_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181E8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK14 = (pte_bus_REG_P4_SUB_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK14  ---------------------------
// SVD Line: 10786

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK14
//    <name> REG_P4_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181E8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK14 = (pte_bus_REG_P4_SUB_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK14_reg_REG_P4_SUB_TASK14 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK15  ------------------------
// SVD Line: 10803

unsigned int pte_bus_REG_P4_SUB_TASK15 __AT (0x400181EC);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK15_reg_REG_P4_SUB_TASK15  ------------------
// SVD Line: 10812

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK15_reg_REG_P4_SUB_TASK15
//    <name> reg_REG_P4_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181EC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK15 = (pte_bus_REG_P4_SUB_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK15  ---------------------------
// SVD Line: 10803

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK15
//    <name> REG_P4_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181EC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK15 = (pte_bus_REG_P4_SUB_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK15_reg_REG_P4_SUB_TASK15 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_EVENT  --------------------------
// SVD Line: 10820

unsigned int pte_bus_REG_P4_EVENT __AT (0x400181F0);



// --------------------  Field Item: pte_bus_REG_P4_EVENT_reg_REG_P4_EVENT  -----------------------
// SVD Line: 10829

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_reg_REG_P4_EVENT
//    <name> reg_REG_P4_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181F0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_EVENT = (pte_bus_REG_P4_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_EVENT  ------------------------------
// SVD Line: 10820

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_EVENT
//    <name> REG_P4_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_EVENT = (pte_bus_REG_P4_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_reg_REG_P4_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT0  ------------------------
// SVD Line: 10837

unsigned int pte_bus_REG_P4_PUB_EVENT0 __AT (0x400181F4);



// ---------------  Field Item: pte_bus_REG_P4_PUB_EVENT0_reg_REG_P4_PUB_EVENT0  ------------------
// SVD Line: 10846

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT0_reg_REG_P4_PUB_EVENT0
//    <name> reg_REG_P4_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181F4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT0 = (pte_bus_REG_P4_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT0  ---------------------------
// SVD Line: 10837

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT0
//    <name> REG_P4_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT0 = (pte_bus_REG_P4_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT0_reg_REG_P4_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT1  ------------------------
// SVD Line: 10854

unsigned int pte_bus_REG_P4_PUB_EVENT1 __AT (0x400181F8);



// ---------------  Field Item: pte_bus_REG_P4_PUB_EVENT1_reg_REG_P4_PUB_EVENT1  ------------------
// SVD Line: 10863

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT1_reg_REG_P4_PUB_EVENT1
//    <name> reg_REG_P4_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181F8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT1 = (pte_bus_REG_P4_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT1  ---------------------------
// SVD Line: 10854

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT1
//    <name> REG_P4_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181F8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT1 = (pte_bus_REG_P4_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT1_reg_REG_P4_PUB_EVENT1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT2  ------------------------
// SVD Line: 10871

unsigned int pte_bus_REG_P4_PUB_EVENT2 __AT (0x400181FC);



// ---------------  Field Item: pte_bus_REG_P4_PUB_EVENT2_reg_REG_P4_PUB_EVENT2  ------------------
// SVD Line: 10880

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT2_reg_REG_P4_PUB_EVENT2
//    <name> reg_REG_P4_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181FC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT2 = (pte_bus_REG_P4_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT2  ---------------------------
// SVD Line: 10871

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT2
//    <name> REG_P4_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181FC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT2 = (pte_bus_REG_P4_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT2_reg_REG_P4_PUB_EVENT2 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT3  ------------------------
// SVD Line: 10888

unsigned int pte_bus_REG_P4_PUB_EVENT3 __AT (0x40018200);



// ---------------  Field Item: pte_bus_REG_P4_PUB_EVENT3_reg_REG_P4_PUB_EVENT3  ------------------
// SVD Line: 10897

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT3_reg_REG_P4_PUB_EVENT3
//    <name> reg_REG_P4_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018200) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT3 = (pte_bus_REG_P4_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT3  ---------------------------
// SVD Line: 10888

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT3
//    <name> REG_P4_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018200) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT3 = (pte_bus_REG_P4_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT3_reg_REG_P4_PUB_EVENT3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT4  ------------------------
// SVD Line: 10905

unsigned int pte_bus_REG_P4_PUB_EVENT4 __AT (0x40018204);



// ---------------  Field Item: pte_bus_REG_P4_PUB_EVENT4_reg_REG_P4_PUB_EVENT4  ------------------
// SVD Line: 10914

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT4_reg_REG_P4_PUB_EVENT4
//    <name> reg_REG_P4_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018204) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT4 = (pte_bus_REG_P4_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT4  ---------------------------
// SVD Line: 10905

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT4
//    <name> REG_P4_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018204) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT4 = (pte_bus_REG_P4_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT4_reg_REG_P4_PUB_EVENT4 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT5  ------------------------
// SVD Line: 10922

unsigned int pte_bus_REG_P4_PUB_EVENT5 __AT (0x40018208);



// ---------------  Field Item: pte_bus_REG_P4_PUB_EVENT5_reg_REG_P4_PUB_EVENT5  ------------------
// SVD Line: 10931

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT5_reg_REG_P4_PUB_EVENT5
//    <name> reg_REG_P4_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018208) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT5 = (pte_bus_REG_P4_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT5  ---------------------------
// SVD Line: 10922

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT5
//    <name> REG_P4_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018208) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT5 = (pte_bus_REG_P4_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT5_reg_REG_P4_PUB_EVENT5 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT6  ------------------------
// SVD Line: 10939

unsigned int pte_bus_REG_P4_PUB_EVENT6 __AT (0x4001820C);



// ---------------  Field Item: pte_bus_REG_P4_PUB_EVENT6_reg_REG_P4_PUB_EVENT6  ------------------
// SVD Line: 10948

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT6_reg_REG_P4_PUB_EVENT6
//    <name> reg_REG_P4_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001820C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT6 = (pte_bus_REG_P4_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT6  ---------------------------
// SVD Line: 10939

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT6
//    <name> REG_P4_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001820C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT6 = (pte_bus_REG_P4_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT6_reg_REG_P4_PUB_EVENT6 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT7  ------------------------
// SVD Line: 10956

unsigned int pte_bus_REG_P4_PUB_EVENT7 __AT (0x40018210);



// ---------------  Field Item: pte_bus_REG_P4_PUB_EVENT7_reg_REG_P4_PUB_EVENT7  ------------------
// SVD Line: 10965

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT7_reg_REG_P4_PUB_EVENT7
//    <name> reg_REG_P4_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018210) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT7 = (pte_bus_REG_P4_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT7  ---------------------------
// SVD Line: 10956

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT7
//    <name> REG_P4_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018210) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT7 = (pte_bus_REG_P4_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT7_reg_REG_P4_PUB_EVENT7 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P5_TASK0  --------------------------
// SVD Line: 10973

unsigned int pte_bus_REG_P5_TASK0 __AT (0x40018220);



// --------------------  Field Item: pte_bus_REG_P5_TASK0_reg_REG_P5_TASK0  -----------------------
// SVD Line: 10982

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_TASK0_reg_REG_P5_TASK0
//    <name> reg_REG_P5_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018220) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P5_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_TASK0 = (pte_bus_REG_P5_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P5_TASK0  ------------------------------
// SVD Line: 10973

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_TASK0
//    <name> REG_P5_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018220) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_TASK0 = (pte_bus_REG_P5_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_TASK0_reg_REG_P5_TASK0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P5_TASK1  --------------------------
// SVD Line: 10990

unsigned int pte_bus_REG_P5_TASK1 __AT (0x40018224);



// --------------------  Field Item: pte_bus_REG_P5_TASK1_reg_REG_P5_TASK1  -----------------------
// SVD Line: 10999

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_TASK1_reg_REG_P5_TASK1
//    <name> reg_REG_P5_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018224) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P5_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_TASK1 = (pte_bus_REG_P5_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P5_TASK1  ------------------------------
// SVD Line: 10990

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_TASK1
//    <name> REG_P5_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018224) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_TASK1 = (pte_bus_REG_P5_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_TASK1_reg_REG_P5_TASK1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P5_SUB_TASK0  ------------------------
// SVD Line: 11007

unsigned int pte_bus_REG_P5_SUB_TASK0 __AT (0x40018228);



// ----------------  Field Item: pte_bus_REG_P5_SUB_TASK0_reg_REG_P5_SUB_TASK0  -------------------
// SVD Line: 11016

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_SUB_TASK0_reg_REG_P5_SUB_TASK0
//    <name> reg_REG_P5_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018228) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P5_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_SUB_TASK0 = (pte_bus_REG_P5_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P5_SUB_TASK0  ----------------------------
// SVD Line: 11007

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_SUB_TASK0
//    <name> REG_P5_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018228) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_SUB_TASK0 = (pte_bus_REG_P5_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_SUB_TASK0_reg_REG_P5_SUB_TASK0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P5_SUB_TASK1  ------------------------
// SVD Line: 11024

unsigned int pte_bus_REG_P5_SUB_TASK1 __AT (0x4001822C);



// ----------------  Field Item: pte_bus_REG_P5_SUB_TASK1_reg_REG_P5_SUB_TASK1  -------------------
// SVD Line: 11033

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_SUB_TASK1_reg_REG_P5_SUB_TASK1
//    <name> reg_REG_P5_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001822C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P5_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_SUB_TASK1 = (pte_bus_REG_P5_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P5_SUB_TASK1  ----------------------------
// SVD Line: 11024

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_SUB_TASK1
//    <name> REG_P5_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001822C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_SUB_TASK1 = (pte_bus_REG_P5_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_SUB_TASK1_reg_REG_P5_SUB_TASK1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P5_EVENT  --------------------------
// SVD Line: 11041

unsigned int pte_bus_REG_P5_EVENT __AT (0x40018230);



// --------------------  Field Item: pte_bus_REG_P5_EVENT_reg_REG_P5_EVENT  -----------------------
// SVD Line: 11050

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_EVENT_reg_REG_P5_EVENT
//    <name> reg_REG_P5_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018230) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P5_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_EVENT = (pte_bus_REG_P5_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P5_EVENT  ------------------------------
// SVD Line: 11041

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_EVENT
//    <name> REG_P5_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018230) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_EVENT = (pte_bus_REG_P5_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_EVENT_reg_REG_P5_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P5_PUB_EVENT0  ------------------------
// SVD Line: 11058

unsigned int pte_bus_REG_P5_PUB_EVENT0 __AT (0x40018234);



// ---------------  Field Item: pte_bus_REG_P5_PUB_EVENT0_reg_REG_P5_PUB_EVENT0  ------------------
// SVD Line: 11067

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_PUB_EVENT0_reg_REG_P5_PUB_EVENT0
//    <name> reg_REG_P5_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018234) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P5_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_PUB_EVENT0 = (pte_bus_REG_P5_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P5_PUB_EVENT0  ---------------------------
// SVD Line: 11058

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_PUB_EVENT0
//    <name> REG_P5_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018234) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_PUB_EVENT0 = (pte_bus_REG_P5_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_PUB_EVENT0_reg_REG_P5_PUB_EVENT0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P6_TASK0  --------------------------
// SVD Line: 11075

unsigned int pte_bus_REG_P6_TASK0 __AT (0x40018240);



// --------------------  Field Item: pte_bus_REG_P6_TASK0_reg_REG_P6_TASK0  -----------------------
// SVD Line: 11084

//  <item> SFDITEM_FIELD__pte_bus_REG_P6_TASK0_reg_REG_P6_TASK0
//    <name> reg_REG_P6_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018240) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P6_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_TASK0 = (pte_bus_REG_P6_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P6_TASK0  ------------------------------
// SVD Line: 11075

//  <rtree> SFDITEM_REG__pte_bus_REG_P6_TASK0
//    <name> REG_P6_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018240) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P6_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_TASK0 = (pte_bus_REG_P6_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P6_TASK0_reg_REG_P6_TASK0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P6_SUB_TASK0  ------------------------
// SVD Line: 11092

unsigned int pte_bus_REG_P6_SUB_TASK0 __AT (0x40018244);



// ----------------  Field Item: pte_bus_REG_P6_SUB_TASK0_reg_REG_P6_SUB_TASK0  -------------------
// SVD Line: 11101

//  <item> SFDITEM_FIELD__pte_bus_REG_P6_SUB_TASK0_reg_REG_P6_SUB_TASK0
//    <name> reg_REG_P6_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018244) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P6_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_SUB_TASK0 = (pte_bus_REG_P6_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P6_SUB_TASK0  ----------------------------
// SVD Line: 11092

//  <rtree> SFDITEM_REG__pte_bus_REG_P6_SUB_TASK0
//    <name> REG_P6_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018244) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P6_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_SUB_TASK0 = (pte_bus_REG_P6_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P6_SUB_TASK0_reg_REG_P6_SUB_TASK0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P6_EVENT  --------------------------
// SVD Line: 11109

unsigned int pte_bus_REG_P6_EVENT __AT (0x40018248);



// --------------------  Field Item: pte_bus_REG_P6_EVENT_reg_REG_P6_EVENT  -----------------------
// SVD Line: 11118

//  <item> SFDITEM_FIELD__pte_bus_REG_P6_EVENT_reg_REG_P6_EVENT
//    <name> reg_REG_P6_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018248) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P6_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_EVENT = (pte_bus_REG_P6_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P6_EVENT  ------------------------------
// SVD Line: 11109

//  <rtree> SFDITEM_REG__pte_bus_REG_P6_EVENT
//    <name> REG_P6_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018248) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P6_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_EVENT = (pte_bus_REG_P6_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P6_EVENT_reg_REG_P6_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P6_PUB_EVENT0  ------------------------
// SVD Line: 11126

unsigned int pte_bus_REG_P6_PUB_EVENT0 __AT (0x4001824C);



// ---------------  Field Item: pte_bus_REG_P6_PUB_EVENT0_reg_REG_P6_PUB_EVENT0  ------------------
// SVD Line: 11135

//  <item> SFDITEM_FIELD__pte_bus_REG_P6_PUB_EVENT0_reg_REG_P6_PUB_EVENT0
//    <name> reg_REG_P6_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001824C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P6_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_PUB_EVENT0 = (pte_bus_REG_P6_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P6_PUB_EVENT0  ---------------------------
// SVD Line: 11126

//  <rtree> SFDITEM_REG__pte_bus_REG_P6_PUB_EVENT0
//    <name> REG_P6_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001824C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P6_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_PUB_EVENT0 = (pte_bus_REG_P6_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P6_PUB_EVENT0_reg_REG_P6_PUB_EVENT0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P7_TASK0  --------------------------
// SVD Line: 11143

unsigned int pte_bus_REG_P7_TASK0 __AT (0x40018250);



// --------------------  Field Item: pte_bus_REG_P7_TASK0_reg_REG_P7_TASK0  -----------------------
// SVD Line: 11152

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK0_reg_REG_P7_TASK0
//    <name> reg_REG_P7_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018250) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P7_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_TASK0 = (pte_bus_REG_P7_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P7_TASK0  ------------------------------
// SVD Line: 11143

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_TASK0
//    <name> REG_P7_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018250) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_TASK0 = (pte_bus_REG_P7_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK0_reg_REG_P7_TASK0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P7_TASK1  --------------------------
// SVD Line: 11160

unsigned int pte_bus_REG_P7_TASK1 __AT (0x40018254);



// --------------------  Field Item: pte_bus_REG_P7_TASK1_reg_REG_P7_TASK1  -----------------------
// SVD Line: 11169

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK1_reg_REG_P7_TASK1
//    <name> reg_REG_P7_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018254) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P7_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_TASK1 = (pte_bus_REG_P7_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P7_TASK1  ------------------------------
// SVD Line: 11160

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_TASK1
//    <name> REG_P7_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018254) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_TASK1 = (pte_bus_REG_P7_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK1_reg_REG_P7_TASK1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P7_TASK2  --------------------------
// SVD Line: 11177

unsigned int pte_bus_REG_P7_TASK2 __AT (0x40018258);



// --------------------  Field Item: pte_bus_REG_P7_TASK2_reg_REG_P7_TASK2  -----------------------
// SVD Line: 11186

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK2_reg_REG_P7_TASK2
//    <name> reg_REG_P7_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018258) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P7_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_TASK2 = (pte_bus_REG_P7_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P7_TASK2  ------------------------------
// SVD Line: 11177

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_TASK2
//    <name> REG_P7_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018258) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_TASK2 = (pte_bus_REG_P7_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK2_reg_REG_P7_TASK2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P7_SUB_TASK0  ------------------------
// SVD Line: 11194

unsigned int pte_bus_REG_P7_SUB_TASK0 __AT (0x40018260);



// ----------------  Field Item: pte_bus_REG_P7_SUB_TASK0_reg_REG_P7_SUB_TASK0  -------------------
// SVD Line: 11203

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK0_reg_REG_P7_SUB_TASK0
//    <name> reg_REG_P7_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018260) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P7_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_SUB_TASK0 = (pte_bus_REG_P7_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_SUB_TASK0  ----------------------------
// SVD Line: 11194

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK0
//    <name> REG_P7_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018260) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_SUB_TASK0 = (pte_bus_REG_P7_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK0_reg_REG_P7_SUB_TASK0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P7_SUB_TASK1  ------------------------
// SVD Line: 11211

unsigned int pte_bus_REG_P7_SUB_TASK1 __AT (0x40018264);



// ----------------  Field Item: pte_bus_REG_P7_SUB_TASK1_reg_REG_P7_SUB_TASK1  -------------------
// SVD Line: 11220

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK1_reg_REG_P7_SUB_TASK1
//    <name> reg_REG_P7_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018264) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P7_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_SUB_TASK1 = (pte_bus_REG_P7_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_SUB_TASK1  ----------------------------
// SVD Line: 11211

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK1
//    <name> REG_P7_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018264) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_SUB_TASK1 = (pte_bus_REG_P7_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK1_reg_REG_P7_SUB_TASK1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P7_SUB_TASK2  ------------------------
// SVD Line: 11228

unsigned int pte_bus_REG_P7_SUB_TASK2 __AT (0x40018268);



// ----------------  Field Item: pte_bus_REG_P7_SUB_TASK2_reg_REG_P7_SUB_TASK2  -------------------
// SVD Line: 11237

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK2_reg_REG_P7_SUB_TASK2
//    <name> reg_REG_P7_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018268) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P7_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_SUB_TASK2 = (pte_bus_REG_P7_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_SUB_TASK2  ----------------------------
// SVD Line: 11228

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK2
//    <name> REG_P7_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018268) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_SUB_TASK2 = (pte_bus_REG_P7_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK2_reg_REG_P7_SUB_TASK2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P7_EVENT  --------------------------
// SVD Line: 11245

unsigned int pte_bus_REG_P7_EVENT __AT (0x40018270);



// --------------------  Field Item: pte_bus_REG_P7_EVENT_reg_REG_P7_EVENT  -----------------------
// SVD Line: 11254

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_EVENT_reg_REG_P7_EVENT
//    <name> reg_REG_P7_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018270) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P7_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_EVENT = (pte_bus_REG_P7_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P7_EVENT  ------------------------------
// SVD Line: 11245

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_EVENT
//    <name> REG_P7_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018270) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_EVENT = (pte_bus_REG_P7_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_EVENT_reg_REG_P7_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P7_PUB_EVENT0  ------------------------
// SVD Line: 11262

unsigned int pte_bus_REG_P7_PUB_EVENT0 __AT (0x40018274);



// ---------------  Field Item: pte_bus_REG_P7_PUB_EVENT0_reg_REG_P7_PUB_EVENT0  ------------------
// SVD Line: 11271

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_PUB_EVENT0_reg_REG_P7_PUB_EVENT0
//    <name> reg_REG_P7_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018274) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P7_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_PUB_EVENT0 = (pte_bus_REG_P7_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_PUB_EVENT0  ---------------------------
// SVD Line: 11262

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_PUB_EVENT0
//    <name> REG_P7_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018274) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_PUB_EVENT0 = (pte_bus_REG_P7_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_PUB_EVENT0_reg_REG_P7_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P7_PUB_EVENT1  ------------------------
// SVD Line: 11279

unsigned int pte_bus_REG_P7_PUB_EVENT1 __AT (0x40018278);



// ---------------  Field Item: pte_bus_REG_P7_PUB_EVENT1_reg_REG_P7_PUB_EVENT1  ------------------
// SVD Line: 11288

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_PUB_EVENT1_reg_REG_P7_PUB_EVENT1
//    <name> reg_REG_P7_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018278) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P7_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_PUB_EVENT1 = (pte_bus_REG_P7_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_PUB_EVENT1  ---------------------------
// SVD Line: 11279

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_PUB_EVENT1
//    <name> REG_P7_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018278) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_PUB_EVENT1 = (pte_bus_REG_P7_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_PUB_EVENT1_reg_REG_P7_PUB_EVENT1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_TASK0  --------------------------
// SVD Line: 11296

unsigned int pte_bus_REG_P8_TASK0 __AT (0x40018280);



// --------------------  Field Item: pte_bus_REG_P8_TASK0_reg_REG_P8_TASK0  -----------------------
// SVD Line: 11305

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK0_reg_REG_P8_TASK0
//    <name> reg_REG_P8_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018280) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK0 = (pte_bus_REG_P8_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_TASK0  ------------------------------
// SVD Line: 11296

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_TASK0
//    <name> REG_P8_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018280) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK0 = (pte_bus_REG_P8_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK0_reg_REG_P8_TASK0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_TASK1  --------------------------
// SVD Line: 11313

unsigned int pte_bus_REG_P8_TASK1 __AT (0x40018284);



// --------------------  Field Item: pte_bus_REG_P8_TASK1_reg_REG_P8_TASK1  -----------------------
// SVD Line: 11322

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK1_reg_REG_P8_TASK1
//    <name> reg_REG_P8_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018284) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK1 = (pte_bus_REG_P8_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_TASK1  ------------------------------
// SVD Line: 11313

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_TASK1
//    <name> REG_P8_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018284) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK1 = (pte_bus_REG_P8_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK1_reg_REG_P8_TASK1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_TASK2  --------------------------
// SVD Line: 11330

unsigned int pte_bus_REG_P8_TASK2 __AT (0x40018288);



// --------------------  Field Item: pte_bus_REG_P8_TASK2_reg_REG_P8_TASK2  -----------------------
// SVD Line: 11339

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK2_reg_REG_P8_TASK2
//    <name> reg_REG_P8_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018288) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK2 = (pte_bus_REG_P8_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_TASK2  ------------------------------
// SVD Line: 11330

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_TASK2
//    <name> REG_P8_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018288) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK2 = (pte_bus_REG_P8_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK2_reg_REG_P8_TASK2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_TASK3  --------------------------
// SVD Line: 11347

unsigned int pte_bus_REG_P8_TASK3 __AT (0x4001828C);



// --------------------  Field Item: pte_bus_REG_P8_TASK3_reg_REG_P8_TASK3  -----------------------
// SVD Line: 11356

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK3_reg_REG_P8_TASK3
//    <name> reg_REG_P8_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001828C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK3 = (pte_bus_REG_P8_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_TASK3  ------------------------------
// SVD Line: 11347

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_TASK3
//    <name> REG_P8_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001828C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK3 = (pte_bus_REG_P8_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK3_reg_REG_P8_TASK3 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P8_SUB_TASK0  ------------------------
// SVD Line: 11364

unsigned int pte_bus_REG_P8_SUB_TASK0 __AT (0x40018290);



// ----------------  Field Item: pte_bus_REG_P8_SUB_TASK0_reg_REG_P8_SUB_TASK0  -------------------
// SVD Line: 11373

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK0_reg_REG_P8_SUB_TASK0
//    <name> reg_REG_P8_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018290) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK0 = (pte_bus_REG_P8_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_SUB_TASK0  ----------------------------
// SVD Line: 11364

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK0
//    <name> REG_P8_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018290) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK0 = (pte_bus_REG_P8_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK0_reg_REG_P8_SUB_TASK0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P8_SUB_TASK1  ------------------------
// SVD Line: 11381

unsigned int pte_bus_REG_P8_SUB_TASK1 __AT (0x40018294);



// ----------------  Field Item: pte_bus_REG_P8_SUB_TASK1_reg_REG_P8_SUB_TASK1  -------------------
// SVD Line: 11390

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK1_reg_REG_P8_SUB_TASK1
//    <name> reg_REG_P8_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018294) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK1 = (pte_bus_REG_P8_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_SUB_TASK1  ----------------------------
// SVD Line: 11381

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK1
//    <name> REG_P8_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018294) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK1 = (pte_bus_REG_P8_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK1_reg_REG_P8_SUB_TASK1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P8_SUB_TASK2  ------------------------
// SVD Line: 11398

unsigned int pte_bus_REG_P8_SUB_TASK2 __AT (0x40018298);



// ----------------  Field Item: pte_bus_REG_P8_SUB_TASK2_reg_REG_P8_SUB_TASK2  -------------------
// SVD Line: 11407

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK2_reg_REG_P8_SUB_TASK2
//    <name> reg_REG_P8_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018298) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK2 = (pte_bus_REG_P8_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_SUB_TASK2  ----------------------------
// SVD Line: 11398

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK2
//    <name> REG_P8_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018298) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK2 = (pte_bus_REG_P8_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK2_reg_REG_P8_SUB_TASK2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P8_SUB_TASK3  ------------------------
// SVD Line: 11415

unsigned int pte_bus_REG_P8_SUB_TASK3 __AT (0x4001829C);



// ----------------  Field Item: pte_bus_REG_P8_SUB_TASK3_reg_REG_P8_SUB_TASK3  -------------------
// SVD Line: 11424

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK3_reg_REG_P8_SUB_TASK3
//    <name> reg_REG_P8_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001829C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK3 = (pte_bus_REG_P8_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_SUB_TASK3  ----------------------------
// SVD Line: 11415

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK3
//    <name> REG_P8_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001829C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK3 = (pte_bus_REG_P8_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK3_reg_REG_P8_SUB_TASK3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_EVENT  --------------------------
// SVD Line: 11432

unsigned int pte_bus_REG_P8_EVENT __AT (0x400182A0);



// --------------------  Field Item: pte_bus_REG_P8_EVENT_reg_REG_P8_EVENT  -----------------------
// SVD Line: 11441

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_EVENT_reg_REG_P8_EVENT
//    <name> reg_REG_P8_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182A0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_EVENT = (pte_bus_REG_P8_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_EVENT  ------------------------------
// SVD Line: 11432

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_EVENT
//    <name> REG_P8_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_EVENT = (pte_bus_REG_P8_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_EVENT_reg_REG_P8_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P8_PUB_EVENT0  ------------------------
// SVD Line: 11449

unsigned int pte_bus_REG_P8_PUB_EVENT0 __AT (0x400182A4);



// ---------------  Field Item: pte_bus_REG_P8_PUB_EVENT0_reg_REG_P8_PUB_EVENT0  ------------------
// SVD Line: 11458

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_PUB_EVENT0_reg_REG_P8_PUB_EVENT0
//    <name> reg_REG_P8_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182A4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_PUB_EVENT0 = (pte_bus_REG_P8_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_PUB_EVENT0  ---------------------------
// SVD Line: 11449

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_PUB_EVENT0
//    <name> REG_P8_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_PUB_EVENT0 = (pte_bus_REG_P8_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_PUB_EVENT0_reg_REG_P8_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P8_PUB_EVENT1  ------------------------
// SVD Line: 11466

unsigned int pte_bus_REG_P8_PUB_EVENT1 __AT (0x400182A8);



// ---------------  Field Item: pte_bus_REG_P8_PUB_EVENT1_reg_REG_P8_PUB_EVENT1  ------------------
// SVD Line: 11475

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_PUB_EVENT1_reg_REG_P8_PUB_EVENT1
//    <name> reg_REG_P8_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182A8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P8_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_PUB_EVENT1 = (pte_bus_REG_P8_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_PUB_EVENT1  ---------------------------
// SVD Line: 11466

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_PUB_EVENT1
//    <name> REG_P8_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_PUB_EVENT1 = (pte_bus_REG_P8_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_PUB_EVENT1_reg_REG_P8_PUB_EVENT1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_TASK0  --------------------------
// SVD Line: 11483

unsigned int pte_bus_REG_P9_TASK0 __AT (0x400182B0);



// --------------------  Field Item: pte_bus_REG_P9_TASK0_reg_REG_P9_TASK0  -----------------------
// SVD Line: 11492

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK0_reg_REG_P9_TASK0
//    <name> reg_REG_P9_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182B0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK0 = (pte_bus_REG_P9_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_TASK0  ------------------------------
// SVD Line: 11483

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_TASK0
//    <name> REG_P9_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK0 = (pte_bus_REG_P9_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK0_reg_REG_P9_TASK0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_TASK1  --------------------------
// SVD Line: 11500

unsigned int pte_bus_REG_P9_TASK1 __AT (0x400182B4);



// --------------------  Field Item: pte_bus_REG_P9_TASK1_reg_REG_P9_TASK1  -----------------------
// SVD Line: 11509

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK1_reg_REG_P9_TASK1
//    <name> reg_REG_P9_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182B4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK1 = (pte_bus_REG_P9_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_TASK1  ------------------------------
// SVD Line: 11500

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_TASK1
//    <name> REG_P9_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182B4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK1 = (pte_bus_REG_P9_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK1_reg_REG_P9_TASK1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_TASK2  --------------------------
// SVD Line: 11517

unsigned int pte_bus_REG_P9_TASK2 __AT (0x400182B8);



// --------------------  Field Item: pte_bus_REG_P9_TASK2_reg_REG_P9_TASK2  -----------------------
// SVD Line: 11526

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK2_reg_REG_P9_TASK2
//    <name> reg_REG_P9_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182B8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK2 = (pte_bus_REG_P9_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_TASK2  ------------------------------
// SVD Line: 11517

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_TASK2
//    <name> REG_P9_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182B8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK2 = (pte_bus_REG_P9_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK2_reg_REG_P9_TASK2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_TASK3  --------------------------
// SVD Line: 11534

unsigned int pte_bus_REG_P9_TASK3 __AT (0x400182BC);



// --------------------  Field Item: pte_bus_REG_P9_TASK3_reg_REG_P9_TASK3  -----------------------
// SVD Line: 11543

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK3_reg_REG_P9_TASK3
//    <name> reg_REG_P9_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182BC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK3 = (pte_bus_REG_P9_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_TASK3  ------------------------------
// SVD Line: 11534

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_TASK3
//    <name> REG_P9_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182BC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK3 = (pte_bus_REG_P9_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK3_reg_REG_P9_TASK3 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P9_SUB_TASK0  ------------------------
// SVD Line: 11551

unsigned int pte_bus_REG_P9_SUB_TASK0 __AT (0x400182C0);



// ----------------  Field Item: pte_bus_REG_P9_SUB_TASK0_reg_REG_P9_SUB_TASK0  -------------------
// SVD Line: 11560

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK0_reg_REG_P9_SUB_TASK0
//    <name> reg_REG_P9_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182C0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK0 = (pte_bus_REG_P9_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_SUB_TASK0  ----------------------------
// SVD Line: 11551

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK0
//    <name> REG_P9_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK0 = (pte_bus_REG_P9_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK0_reg_REG_P9_SUB_TASK0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P9_SUB_TASK1  ------------------------
// SVD Line: 11568

unsigned int pte_bus_REG_P9_SUB_TASK1 __AT (0x400182C4);



// ----------------  Field Item: pte_bus_REG_P9_SUB_TASK1_reg_REG_P9_SUB_TASK1  -------------------
// SVD Line: 11577

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK1_reg_REG_P9_SUB_TASK1
//    <name> reg_REG_P9_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182C4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK1 = (pte_bus_REG_P9_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_SUB_TASK1  ----------------------------
// SVD Line: 11568

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK1
//    <name> REG_P9_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK1 = (pte_bus_REG_P9_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK1_reg_REG_P9_SUB_TASK1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P9_SUB_TASK2  ------------------------
// SVD Line: 11585

unsigned int pte_bus_REG_P9_SUB_TASK2 __AT (0x400182C8);



// ----------------  Field Item: pte_bus_REG_P9_SUB_TASK2_reg_REG_P9_SUB_TASK2  -------------------
// SVD Line: 11594

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK2_reg_REG_P9_SUB_TASK2
//    <name> reg_REG_P9_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182C8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK2 = (pte_bus_REG_P9_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_SUB_TASK2  ----------------------------
// SVD Line: 11585

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK2
//    <name> REG_P9_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK2 = (pte_bus_REG_P9_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK2_reg_REG_P9_SUB_TASK2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P9_SUB_TASK3  ------------------------
// SVD Line: 11602

unsigned int pte_bus_REG_P9_SUB_TASK3 __AT (0x400182CC);



// ----------------  Field Item: pte_bus_REG_P9_SUB_TASK3_reg_REG_P9_SUB_TASK3  -------------------
// SVD Line: 11611

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK3_reg_REG_P9_SUB_TASK3
//    <name> reg_REG_P9_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182CC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK3 = (pte_bus_REG_P9_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_SUB_TASK3  ----------------------------
// SVD Line: 11602

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK3
//    <name> REG_P9_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK3 = (pte_bus_REG_P9_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK3_reg_REG_P9_SUB_TASK3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_EVENT  --------------------------
// SVD Line: 11619

unsigned int pte_bus_REG_P9_EVENT __AT (0x400182D0);



// --------------------  Field Item: pte_bus_REG_P9_EVENT_reg_REG_P9_EVENT  -----------------------
// SVD Line: 11628

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_EVENT_reg_REG_P9_EVENT
//    <name> reg_REG_P9_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182D0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_EVENT = (pte_bus_REG_P9_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_EVENT  ------------------------------
// SVD Line: 11619

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_EVENT
//    <name> REG_P9_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182D0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_EVENT = (pte_bus_REG_P9_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_EVENT_reg_REG_P9_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P9_PUB_EVENT0  ------------------------
// SVD Line: 11636

unsigned int pte_bus_REG_P9_PUB_EVENT0 __AT (0x400182D4);



// ---------------  Field Item: pte_bus_REG_P9_PUB_EVENT0_reg_REG_P9_PUB_EVENT0  ------------------
// SVD Line: 11645

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_PUB_EVENT0_reg_REG_P9_PUB_EVENT0
//    <name> reg_REG_P9_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182D4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_PUB_EVENT0 = (pte_bus_REG_P9_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_PUB_EVENT0  ---------------------------
// SVD Line: 11636

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_PUB_EVENT0
//    <name> REG_P9_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182D4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_PUB_EVENT0 = (pte_bus_REG_P9_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_PUB_EVENT0_reg_REG_P9_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P9_PUB_EVENT1  ------------------------
// SVD Line: 11653

unsigned int pte_bus_REG_P9_PUB_EVENT1 __AT (0x400182D8);



// ---------------  Field Item: pte_bus_REG_P9_PUB_EVENT1_reg_REG_P9_PUB_EVENT1  ------------------
// SVD Line: 11662

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_PUB_EVENT1_reg_REG_P9_PUB_EVENT1
//    <name> reg_REG_P9_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182D8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P9_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_PUB_EVENT1 = (pte_bus_REG_P9_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_PUB_EVENT1  ---------------------------
// SVD Line: 11653

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_PUB_EVENT1
//    <name> REG_P9_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182D8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_PUB_EVENT1 = (pte_bus_REG_P9_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_PUB_EVENT1_reg_REG_P9_PUB_EVENT1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P10_TASK0  --------------------------
// SVD Line: 11670

unsigned int pte_bus_REG_P10_TASK0 __AT (0x400182E0);



// -------------------  Field Item: pte_bus_REG_P10_TASK0_reg_REG_P10_TASK0  ----------------------
// SVD Line: 11679

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_TASK0_reg_REG_P10_TASK0
//    <name> reg_REG_P10_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182E0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P10_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_TASK0 = (pte_bus_REG_P10_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P10_TASK0  -----------------------------
// SVD Line: 11670

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_TASK0
//    <name> REG_P10_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182E0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_TASK0 = (pte_bus_REG_P10_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_TASK0_reg_REG_P10_TASK0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P10_TASK1  --------------------------
// SVD Line: 11687

unsigned int pte_bus_REG_P10_TASK1 __AT (0x400182E4);



// -------------------  Field Item: pte_bus_REG_P10_TASK1_reg_REG_P10_TASK1  ----------------------
// SVD Line: 11696

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_TASK1_reg_REG_P10_TASK1
//    <name> reg_REG_P10_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182E4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P10_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_TASK1 = (pte_bus_REG_P10_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P10_TASK1  -----------------------------
// SVD Line: 11687

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_TASK1
//    <name> REG_P10_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182E4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_TASK1 = (pte_bus_REG_P10_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_TASK1_reg_REG_P10_TASK1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P10_SUB_TASK0  ------------------------
// SVD Line: 11704

unsigned int pte_bus_REG_P10_SUB_TASK0 __AT (0x400182E8);



// ---------------  Field Item: pte_bus_REG_P10_SUB_TASK0_reg_REG_P10_SUB_TASK0  ------------------
// SVD Line: 11713

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_SUB_TASK0_reg_REG_P10_SUB_TASK0
//    <name> reg_REG_P10_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182E8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P10_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_SUB_TASK0 = (pte_bus_REG_P10_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P10_SUB_TASK0  ---------------------------
// SVD Line: 11704

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_SUB_TASK0
//    <name> REG_P10_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182E8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_SUB_TASK0 = (pte_bus_REG_P10_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_SUB_TASK0_reg_REG_P10_SUB_TASK0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P10_SUB_TASK1  ------------------------
// SVD Line: 11721

unsigned int pte_bus_REG_P10_SUB_TASK1 __AT (0x400182EC);



// ---------------  Field Item: pte_bus_REG_P10_SUB_TASK1_reg_REG_P10_SUB_TASK1  ------------------
// SVD Line: 11730

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_SUB_TASK1_reg_REG_P10_SUB_TASK1
//    <name> reg_REG_P10_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182EC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P10_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_SUB_TASK1 = (pte_bus_REG_P10_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P10_SUB_TASK1  ---------------------------
// SVD Line: 11721

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_SUB_TASK1
//    <name> REG_P10_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182EC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_SUB_TASK1 = (pte_bus_REG_P10_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_SUB_TASK1_reg_REG_P10_SUB_TASK1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P10_EVENT  --------------------------
// SVD Line: 11738

unsigned int pte_bus_REG_P10_EVENT __AT (0x400182F0);



// -------------------  Field Item: pte_bus_REG_P10_EVENT_reg_REG_P10_EVENT  ----------------------
// SVD Line: 11747

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_EVENT_reg_REG_P10_EVENT
//    <name> reg_REG_P10_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182F0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P10_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_EVENT = (pte_bus_REG_P10_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P10_EVENT  -----------------------------
// SVD Line: 11738

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_EVENT
//    <name> REG_P10_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_EVENT = (pte_bus_REG_P10_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_EVENT_reg_REG_P10_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P10_PUB_EVENT0  -----------------------
// SVD Line: 11755

unsigned int pte_bus_REG_P10_PUB_EVENT0 __AT (0x400182F4);



// --------------  Field Item: pte_bus_REG_P10_PUB_EVENT0_reg_REG_P10_PUB_EVENT0  -----------------
// SVD Line: 11764

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_PUB_EVENT0_reg_REG_P10_PUB_EVENT0
//    <name> reg_REG_P10_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182F4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P10_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_PUB_EVENT0 = (pte_bus_REG_P10_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P10_PUB_EVENT0  ---------------------------
// SVD Line: 11755

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_PUB_EVENT0
//    <name> REG_P10_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_PUB_EVENT0 = (pte_bus_REG_P10_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_PUB_EVENT0_reg_REG_P10_PUB_EVENT0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK0  --------------------------
// SVD Line: 11772

unsigned int pte_bus_REG_P11_TASK0 __AT (0x40018300);



// -------------------  Field Item: pte_bus_REG_P11_TASK0_reg_REG_P11_TASK0  ----------------------
// SVD Line: 11781

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK0_reg_REG_P11_TASK0
//    <name> reg_REG_P11_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018300) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK0 = (pte_bus_REG_P11_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK0  -----------------------------
// SVD Line: 11772

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK0
//    <name> REG_P11_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018300) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK0 = (pte_bus_REG_P11_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK0_reg_REG_P11_TASK0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK1  --------------------------
// SVD Line: 11789

unsigned int pte_bus_REG_P11_TASK1 __AT (0x40018304);



// -------------------  Field Item: pte_bus_REG_P11_TASK1_reg_REG_P11_TASK1  ----------------------
// SVD Line: 11798

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK1_reg_REG_P11_TASK1
//    <name> reg_REG_P11_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018304) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK1 = (pte_bus_REG_P11_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK1  -----------------------------
// SVD Line: 11789

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK1
//    <name> REG_P11_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018304) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK1 = (pte_bus_REG_P11_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK1_reg_REG_P11_TASK1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK2  --------------------------
// SVD Line: 11806

unsigned int pte_bus_REG_P11_TASK2 __AT (0x40018308);



// -------------------  Field Item: pte_bus_REG_P11_TASK2_reg_REG_P11_TASK2  ----------------------
// SVD Line: 11815

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK2_reg_REG_P11_TASK2
//    <name> reg_REG_P11_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018308) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK2 = (pte_bus_REG_P11_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK2  -----------------------------
// SVD Line: 11806

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK2
//    <name> REG_P11_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018308) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK2 = (pte_bus_REG_P11_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK2_reg_REG_P11_TASK2 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK3  --------------------------
// SVD Line: 11823

unsigned int pte_bus_REG_P11_TASK3 __AT (0x4001830C);



// -------------------  Field Item: pte_bus_REG_P11_TASK3_reg_REG_P11_TASK3  ----------------------
// SVD Line: 11832

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK3_reg_REG_P11_TASK3
//    <name> reg_REG_P11_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001830C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK3 = (pte_bus_REG_P11_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK3  -----------------------------
// SVD Line: 11823

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK3
//    <name> REG_P11_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001830C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK3 = (pte_bus_REG_P11_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK3_reg_REG_P11_TASK3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK4  --------------------------
// SVD Line: 11840

unsigned int pte_bus_REG_P11_TASK4 __AT (0x40018310);



// -------------------  Field Item: pte_bus_REG_P11_TASK4_reg_REG_P11_TASK4  ----------------------
// SVD Line: 11849

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK4_reg_REG_P11_TASK4
//    <name> reg_REG_P11_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018310) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK4 = (pte_bus_REG_P11_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK4  -----------------------------
// SVD Line: 11840

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK4
//    <name> REG_P11_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018310) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK4 = (pte_bus_REG_P11_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK4_reg_REG_P11_TASK4 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK5  --------------------------
// SVD Line: 11857

unsigned int pte_bus_REG_P11_TASK5 __AT (0x40018314);



// -------------------  Field Item: pte_bus_REG_P11_TASK5_reg_REG_P11_TASK5  ----------------------
// SVD Line: 11866

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK5_reg_REG_P11_TASK5
//    <name> reg_REG_P11_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018314) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK5 = (pte_bus_REG_P11_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK5  -----------------------------
// SVD Line: 11857

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK5
//    <name> REG_P11_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018314) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK5 = (pte_bus_REG_P11_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK5_reg_REG_P11_TASK5 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK6  --------------------------
// SVD Line: 11874

unsigned int pte_bus_REG_P11_TASK6 __AT (0x40018318);



// -------------------  Field Item: pte_bus_REG_P11_TASK6_reg_REG_P11_TASK6  ----------------------
// SVD Line: 11883

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK6_reg_REG_P11_TASK6
//    <name> reg_REG_P11_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018318) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK6 = (pte_bus_REG_P11_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK6  -----------------------------
// SVD Line: 11874

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK6
//    <name> REG_P11_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018318) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK6 = (pte_bus_REG_P11_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK6_reg_REG_P11_TASK6 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK7  --------------------------
// SVD Line: 11891

unsigned int pte_bus_REG_P11_TASK7 __AT (0x4001831C);



// -------------------  Field Item: pte_bus_REG_P11_TASK7_reg_REG_P11_TASK7  ----------------------
// SVD Line: 11900

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK7_reg_REG_P11_TASK7
//    <name> reg_REG_P11_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001831C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK7 = (pte_bus_REG_P11_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK7  -----------------------------
// SVD Line: 11891

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK7
//    <name> REG_P11_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001831C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK7 = (pte_bus_REG_P11_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK7_reg_REG_P11_TASK7 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK8  --------------------------
// SVD Line: 11908

unsigned int pte_bus_REG_P11_TASK8 __AT (0x40018320);



// -------------------  Field Item: pte_bus_REG_P11_TASK8_reg_REG_P11_TASK8  ----------------------
// SVD Line: 11917

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK8_reg_REG_P11_TASK8
//    <name> reg_REG_P11_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018320) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK8 = (pte_bus_REG_P11_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK8  -----------------------------
// SVD Line: 11908

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK8
//    <name> REG_P11_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018320) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK8 = (pte_bus_REG_P11_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK8_reg_REG_P11_TASK8 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK9  --------------------------
// SVD Line: 11925

unsigned int pte_bus_REG_P11_TASK9 __AT (0x40018324);



// -------------------  Field Item: pte_bus_REG_P11_TASK9_reg_REG_P11_TASK9  ----------------------
// SVD Line: 11934

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK9_reg_REG_P11_TASK9
//    <name> reg_REG_P11_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018324) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK9 = (pte_bus_REG_P11_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK9  -----------------------------
// SVD Line: 11925

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK9
//    <name> REG_P11_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018324) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK9 = (pte_bus_REG_P11_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK9_reg_REG_P11_TASK9 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK10  -------------------------
// SVD Line: 11942

unsigned int pte_bus_REG_P11_TASK10 __AT (0x40018328);



// ------------------  Field Item: pte_bus_REG_P11_TASK10_reg_REG_P11_TASK10  ---------------------
// SVD Line: 11951

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK10_reg_REG_P11_TASK10
//    <name> reg_REG_P11_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018328) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK10 = (pte_bus_REG_P11_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK10  -----------------------------
// SVD Line: 11942

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK10
//    <name> REG_P11_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018328) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK10 = (pte_bus_REG_P11_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK10_reg_REG_P11_TASK10 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK11  -------------------------
// SVD Line: 11959

unsigned int pte_bus_REG_P11_TASK11 __AT (0x4001832C);



// ------------------  Field Item: pte_bus_REG_P11_TASK11_reg_REG_P11_TASK11  ---------------------
// SVD Line: 11968

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK11_reg_REG_P11_TASK11
//    <name> reg_REG_P11_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001832C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK11 = (pte_bus_REG_P11_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK11  -----------------------------
// SVD Line: 11959

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK11
//    <name> REG_P11_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001832C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK11 = (pte_bus_REG_P11_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK11_reg_REG_P11_TASK11 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK12  -------------------------
// SVD Line: 11976

unsigned int pte_bus_REG_P11_TASK12 __AT (0x40018330);



// ------------------  Field Item: pte_bus_REG_P11_TASK12_reg_REG_P11_TASK12  ---------------------
// SVD Line: 11985

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK12_reg_REG_P11_TASK12
//    <name> reg_REG_P11_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018330) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK12 = (pte_bus_REG_P11_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK12  -----------------------------
// SVD Line: 11976

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK12
//    <name> REG_P11_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018330) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK12 = (pte_bus_REG_P11_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK12_reg_REG_P11_TASK12 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK13  -------------------------
// SVD Line: 11993

unsigned int pte_bus_REG_P11_TASK13 __AT (0x40018334);



// ------------------  Field Item: pte_bus_REG_P11_TASK13_reg_REG_P11_TASK13  ---------------------
// SVD Line: 12002

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK13_reg_REG_P11_TASK13
//    <name> reg_REG_P11_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018334) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK13 = (pte_bus_REG_P11_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK13  -----------------------------
// SVD Line: 11993

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK13
//    <name> REG_P11_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018334) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK13 = (pte_bus_REG_P11_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK13_reg_REG_P11_TASK13 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK14  -------------------------
// SVD Line: 12010

unsigned int pte_bus_REG_P11_TASK14 __AT (0x40018338);



// ------------------  Field Item: pte_bus_REG_P11_TASK14_reg_REG_P11_TASK14  ---------------------
// SVD Line: 12019

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK14_reg_REG_P11_TASK14
//    <name> reg_REG_P11_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018338) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK14 = (pte_bus_REG_P11_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK14  -----------------------------
// SVD Line: 12010

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK14
//    <name> REG_P11_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018338) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK14 = (pte_bus_REG_P11_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK14_reg_REG_P11_TASK14 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK15  -------------------------
// SVD Line: 12027

unsigned int pte_bus_REG_P11_TASK15 __AT (0x4001833C);



// ------------------  Field Item: pte_bus_REG_P11_TASK15_reg_REG_P11_TASK15  ---------------------
// SVD Line: 12036

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK15_reg_REG_P11_TASK15
//    <name> reg_REG_P11_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001833C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK15 = (pte_bus_REG_P11_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK15  -----------------------------
// SVD Line: 12027

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK15
//    <name> REG_P11_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001833C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK15 = (pte_bus_REG_P11_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK15_reg_REG_P11_TASK15 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK16  -------------------------
// SVD Line: 12044

unsigned int pte_bus_REG_P11_TASK16 __AT (0x40018340);



// ------------------  Field Item: pte_bus_REG_P11_TASK16_reg_REG_P11_TASK16  ---------------------
// SVD Line: 12053

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK16_reg_REG_P11_TASK16
//    <name> reg_REG_P11_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018340) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK16 = (pte_bus_REG_P11_TASK16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK16  -----------------------------
// SVD Line: 12044

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK16
//    <name> REG_P11_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018340) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK16 = (pte_bus_REG_P11_TASK16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK16_reg_REG_P11_TASK16 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK17  -------------------------
// SVD Line: 12061

unsigned int pte_bus_REG_P11_TASK17 __AT (0x40018344);



// ------------------  Field Item: pte_bus_REG_P11_TASK17_reg_REG_P11_TASK17  ---------------------
// SVD Line: 12070

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK17_reg_REG_P11_TASK17
//    <name> reg_REG_P11_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018344) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK17 = (pte_bus_REG_P11_TASK17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK17  -----------------------------
// SVD Line: 12061

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK17
//    <name> REG_P11_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018344) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK17 = (pte_bus_REG_P11_TASK17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK17_reg_REG_P11_TASK17 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK18  -------------------------
// SVD Line: 12078

unsigned int pte_bus_REG_P11_TASK18 __AT (0x40018348);



// ------------------  Field Item: pte_bus_REG_P11_TASK18_reg_REG_P11_TASK18  ---------------------
// SVD Line: 12087

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK18_reg_REG_P11_TASK18
//    <name> reg_REG_P11_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018348) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK18 = (pte_bus_REG_P11_TASK18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK18  -----------------------------
// SVD Line: 12078

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK18
//    <name> REG_P11_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018348) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK18 = (pte_bus_REG_P11_TASK18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK18_reg_REG_P11_TASK18 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK19  -------------------------
// SVD Line: 12095

unsigned int pte_bus_REG_P11_TASK19 __AT (0x4001834C);



// ------------------  Field Item: pte_bus_REG_P11_TASK19_reg_REG_P11_TASK19  ---------------------
// SVD Line: 12104

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK19_reg_REG_P11_TASK19
//    <name> reg_REG_P11_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001834C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK19 = (pte_bus_REG_P11_TASK19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK19  -----------------------------
// SVD Line: 12095

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK19
//    <name> REG_P11_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001834C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK19 = (pte_bus_REG_P11_TASK19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK19_reg_REG_P11_TASK19 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK20  -------------------------
// SVD Line: 12112

unsigned int pte_bus_REG_P11_TASK20 __AT (0x40018350);



// ------------------  Field Item: pte_bus_REG_P11_TASK20_reg_REG_P11_TASK20  ---------------------
// SVD Line: 12121

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK20_reg_REG_P11_TASK20
//    <name> reg_REG_P11_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018350) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK20 = (pte_bus_REG_P11_TASK20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK20  -----------------------------
// SVD Line: 12112

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK20
//    <name> REG_P11_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018350) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK20 = (pte_bus_REG_P11_TASK20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK20_reg_REG_P11_TASK20 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK0  ------------------------
// SVD Line: 12129

unsigned int pte_bus_REG_P11_SUB_TASK0 __AT (0x40018360);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK0_reg_REG_P11_SUB_TASK0  ------------------
// SVD Line: 12138

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK0_reg_REG_P11_SUB_TASK0
//    <name> reg_REG_P11_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018360) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK0 = (pte_bus_REG_P11_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK0  ---------------------------
// SVD Line: 12129

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK0
//    <name> REG_P11_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018360) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK0 = (pte_bus_REG_P11_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK0_reg_REG_P11_SUB_TASK0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK1  ------------------------
// SVD Line: 12146

unsigned int pte_bus_REG_P11_SUB_TASK1 __AT (0x40018364);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK1_reg_REG_P11_SUB_TASK1  ------------------
// SVD Line: 12155

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK1_reg_REG_P11_SUB_TASK1
//    <name> reg_REG_P11_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018364) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK1 = (pte_bus_REG_P11_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK1  ---------------------------
// SVD Line: 12146

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK1
//    <name> REG_P11_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018364) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK1 = (pte_bus_REG_P11_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK1_reg_REG_P11_SUB_TASK1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK2  ------------------------
// SVD Line: 12163

unsigned int pte_bus_REG_P11_SUB_TASK2 __AT (0x40018368);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK2_reg_REG_P11_SUB_TASK2  ------------------
// SVD Line: 12172

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK2_reg_REG_P11_SUB_TASK2
//    <name> reg_REG_P11_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018368) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK2 = (pte_bus_REG_P11_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK2  ---------------------------
// SVD Line: 12163

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK2
//    <name> REG_P11_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018368) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK2 = (pte_bus_REG_P11_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK2_reg_REG_P11_SUB_TASK2 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK3  ------------------------
// SVD Line: 12180

unsigned int pte_bus_REG_P11_SUB_TASK3 __AT (0x4001836C);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK3_reg_REG_P11_SUB_TASK3  ------------------
// SVD Line: 12189

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK3_reg_REG_P11_SUB_TASK3
//    <name> reg_REG_P11_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001836C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK3 = (pte_bus_REG_P11_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK3  ---------------------------
// SVD Line: 12180

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK3
//    <name> REG_P11_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001836C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK3 = (pte_bus_REG_P11_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK3_reg_REG_P11_SUB_TASK3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK4  ------------------------
// SVD Line: 12197

unsigned int pte_bus_REG_P11_SUB_TASK4 __AT (0x40018370);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK4_reg_REG_P11_SUB_TASK4  ------------------
// SVD Line: 12206

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK4_reg_REG_P11_SUB_TASK4
//    <name> reg_REG_P11_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018370) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK4 = (pte_bus_REG_P11_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK4  ---------------------------
// SVD Line: 12197

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK4
//    <name> REG_P11_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018370) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK4 = (pte_bus_REG_P11_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK4_reg_REG_P11_SUB_TASK4 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK5  ------------------------
// SVD Line: 12214

unsigned int pte_bus_REG_P11_SUB_TASK5 __AT (0x40018374);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK5_reg_REG_P11_SUB_TASK5  ------------------
// SVD Line: 12223

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK5_reg_REG_P11_SUB_TASK5
//    <name> reg_REG_P11_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018374) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK5 = (pte_bus_REG_P11_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK5  ---------------------------
// SVD Line: 12214

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK5
//    <name> REG_P11_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018374) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK5 = (pte_bus_REG_P11_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK5_reg_REG_P11_SUB_TASK5 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK6  ------------------------
// SVD Line: 12231

unsigned int pte_bus_REG_P11_SUB_TASK6 __AT (0x40018378);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK6_reg_REG_P11_SUB_TASK6  ------------------
// SVD Line: 12240

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK6_reg_REG_P11_SUB_TASK6
//    <name> reg_REG_P11_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018378) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK6 = (pte_bus_REG_P11_SUB_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK6  ---------------------------
// SVD Line: 12231

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK6
//    <name> REG_P11_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018378) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK6 = (pte_bus_REG_P11_SUB_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK6_reg_REG_P11_SUB_TASK6 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK7  ------------------------
// SVD Line: 12248

unsigned int pte_bus_REG_P11_SUB_TASK7 __AT (0x4001837C);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK7_reg_REG_P11_SUB_TASK7  ------------------
// SVD Line: 12257

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK7_reg_REG_P11_SUB_TASK7
//    <name> reg_REG_P11_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001837C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK7 = (pte_bus_REG_P11_SUB_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK7  ---------------------------
// SVD Line: 12248

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK7
//    <name> REG_P11_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001837C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK7 = (pte_bus_REG_P11_SUB_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK7_reg_REG_P11_SUB_TASK7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK8  ------------------------
// SVD Line: 12265

unsigned int pte_bus_REG_P11_SUB_TASK8 __AT (0x40018380);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK8_reg_REG_P11_SUB_TASK8  ------------------
// SVD Line: 12274

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK8_reg_REG_P11_SUB_TASK8
//    <name> reg_REG_P11_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018380) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK8 = (pte_bus_REG_P11_SUB_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK8  ---------------------------
// SVD Line: 12265

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK8
//    <name> REG_P11_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018380) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK8 = (pte_bus_REG_P11_SUB_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK8_reg_REG_P11_SUB_TASK8 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK9  ------------------------
// SVD Line: 12282

unsigned int pte_bus_REG_P11_SUB_TASK9 __AT (0x40018384);



// ---------------  Field Item: pte_bus_REG_P11_SUB_TASK9_reg_REG_P11_SUB_TASK9  ------------------
// SVD Line: 12291

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK9_reg_REG_P11_SUB_TASK9
//    <name> reg_REG_P11_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018384) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK9 = (pte_bus_REG_P11_SUB_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK9  ---------------------------
// SVD Line: 12282

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK9
//    <name> REG_P11_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018384) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK9 = (pte_bus_REG_P11_SUB_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK9_reg_REG_P11_SUB_TASK9 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK10  -----------------------
// SVD Line: 12299

unsigned int pte_bus_REG_P11_SUB_TASK10 __AT (0x40018388);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK10_reg_REG_P11_SUB_TASK10  -----------------
// SVD Line: 12308

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK10_reg_REG_P11_SUB_TASK10
//    <name> reg_REG_P11_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018388) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK10 = (pte_bus_REG_P11_SUB_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK10  ---------------------------
// SVD Line: 12299

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK10
//    <name> REG_P11_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018388) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK10 = (pte_bus_REG_P11_SUB_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK10_reg_REG_P11_SUB_TASK10 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK11  -----------------------
// SVD Line: 12316

unsigned int pte_bus_REG_P11_SUB_TASK11 __AT (0x4001838C);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK11_reg_REG_P11_SUB_TASK11  -----------------
// SVD Line: 12325

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK11_reg_REG_P11_SUB_TASK11
//    <name> reg_REG_P11_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001838C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK11 = (pte_bus_REG_P11_SUB_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK11  ---------------------------
// SVD Line: 12316

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK11
//    <name> REG_P11_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001838C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK11 = (pte_bus_REG_P11_SUB_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK11_reg_REG_P11_SUB_TASK11 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK12  -----------------------
// SVD Line: 12333

unsigned int pte_bus_REG_P11_SUB_TASK12 __AT (0x40018390);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK12_reg_REG_P11_SUB_TASK12  -----------------
// SVD Line: 12342

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK12_reg_REG_P11_SUB_TASK12
//    <name> reg_REG_P11_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018390) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK12 = (pte_bus_REG_P11_SUB_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK12  ---------------------------
// SVD Line: 12333

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK12
//    <name> REG_P11_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018390) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK12 = (pte_bus_REG_P11_SUB_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK12_reg_REG_P11_SUB_TASK12 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK13  -----------------------
// SVD Line: 12350

unsigned int pte_bus_REG_P11_SUB_TASK13 __AT (0x40018394);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK13_reg_REG_P11_SUB_TASK13  -----------------
// SVD Line: 12359

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK13_reg_REG_P11_SUB_TASK13
//    <name> reg_REG_P11_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018394) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK13 = (pte_bus_REG_P11_SUB_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK13  ---------------------------
// SVD Line: 12350

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK13
//    <name> REG_P11_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018394) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK13 = (pte_bus_REG_P11_SUB_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK13_reg_REG_P11_SUB_TASK13 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK14  -----------------------
// SVD Line: 12367

unsigned int pte_bus_REG_P11_SUB_TASK14 __AT (0x40018398);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK14_reg_REG_P11_SUB_TASK14  -----------------
// SVD Line: 12376

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK14_reg_REG_P11_SUB_TASK14
//    <name> reg_REG_P11_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018398) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK14 = (pte_bus_REG_P11_SUB_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK14  ---------------------------
// SVD Line: 12367

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK14
//    <name> REG_P11_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018398) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK14 = (pte_bus_REG_P11_SUB_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK14_reg_REG_P11_SUB_TASK14 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK15  -----------------------
// SVD Line: 12384

unsigned int pte_bus_REG_P11_SUB_TASK15 __AT (0x4001839C);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK15_reg_REG_P11_SUB_TASK15  -----------------
// SVD Line: 12393

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK15_reg_REG_P11_SUB_TASK15
//    <name> reg_REG_P11_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001839C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK15 = (pte_bus_REG_P11_SUB_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK15  ---------------------------
// SVD Line: 12384

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK15
//    <name> REG_P11_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001839C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK15 = (pte_bus_REG_P11_SUB_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK15_reg_REG_P11_SUB_TASK15 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK16  -----------------------
// SVD Line: 12401

unsigned int pte_bus_REG_P11_SUB_TASK16 __AT (0x400183A0);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK16_reg_REG_P11_SUB_TASK16  -----------------
// SVD Line: 12410

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK16_reg_REG_P11_SUB_TASK16
//    <name> reg_REG_P11_SUB_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183A0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK16 = (pte_bus_REG_P11_SUB_TASK16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK16  ---------------------------
// SVD Line: 12401

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK16
//    <name> REG_P11_SUB_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK16 = (pte_bus_REG_P11_SUB_TASK16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK16_reg_REG_P11_SUB_TASK16 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK17  -----------------------
// SVD Line: 12418

unsigned int pte_bus_REG_P11_SUB_TASK17 __AT (0x400183A4);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK17_reg_REG_P11_SUB_TASK17  -----------------
// SVD Line: 12427

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK17_reg_REG_P11_SUB_TASK17
//    <name> reg_REG_P11_SUB_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183A4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK17 = (pte_bus_REG_P11_SUB_TASK17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK17  ---------------------------
// SVD Line: 12418

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK17
//    <name> REG_P11_SUB_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK17 = (pte_bus_REG_P11_SUB_TASK17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK17_reg_REG_P11_SUB_TASK17 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK18  -----------------------
// SVD Line: 12435

unsigned int pte_bus_REG_P11_SUB_TASK18 __AT (0x400183A8);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK18_reg_REG_P11_SUB_TASK18  -----------------
// SVD Line: 12444

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK18_reg_REG_P11_SUB_TASK18
//    <name> reg_REG_P11_SUB_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183A8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK18 = (pte_bus_REG_P11_SUB_TASK18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK18  ---------------------------
// SVD Line: 12435

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK18
//    <name> REG_P11_SUB_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK18 = (pte_bus_REG_P11_SUB_TASK18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK18_reg_REG_P11_SUB_TASK18 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK19  -----------------------
// SVD Line: 12452

unsigned int pte_bus_REG_P11_SUB_TASK19 __AT (0x400183AC);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK19_reg_REG_P11_SUB_TASK19  -----------------
// SVD Line: 12461

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK19_reg_REG_P11_SUB_TASK19
//    <name> reg_REG_P11_SUB_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183AC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK19 = (pte_bus_REG_P11_SUB_TASK19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK19  ---------------------------
// SVD Line: 12452

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK19
//    <name> REG_P11_SUB_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183AC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK19 = (pte_bus_REG_P11_SUB_TASK19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK19_reg_REG_P11_SUB_TASK19 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK20  -----------------------
// SVD Line: 12469

unsigned int pte_bus_REG_P11_SUB_TASK20 __AT (0x400183B0);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK20_reg_REG_P11_SUB_TASK20  -----------------
// SVD Line: 12478

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK20_reg_REG_P11_SUB_TASK20
//    <name> reg_REG_P11_SUB_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183B0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK20 = (pte_bus_REG_P11_SUB_TASK20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK20  ---------------------------
// SVD Line: 12469

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK20
//    <name> REG_P11_SUB_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK20 = (pte_bus_REG_P11_SUB_TASK20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK20_reg_REG_P11_SUB_TASK20 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_EVENT  --------------------------
// SVD Line: 12486

unsigned int pte_bus_REG_P11_EVENT __AT (0x400183C0);



// -------------------  Field Item: pte_bus_REG_P11_EVENT_reg_REG_P11_EVENT  ----------------------
// SVD Line: 12495

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_reg_REG_P11_EVENT
//    <name> reg_REG_P11_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183C0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_EVENT = (pte_bus_REG_P11_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_EVENT  -----------------------------
// SVD Line: 12486

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_EVENT
//    <name> REG_P11_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_EVENT = (pte_bus_REG_P11_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_reg_REG_P11_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT0  -----------------------
// SVD Line: 12503

unsigned int pte_bus_REG_P11_PUB_EVENT0 __AT (0x400183C4);



// --------------  Field Item: pte_bus_REG_P11_PUB_EVENT0_reg_REG_P11_PUB_EVENT0  -----------------
// SVD Line: 12512

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT0_reg_REG_P11_PUB_EVENT0
//    <name> reg_REG_P11_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183C4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT0 = (pte_bus_REG_P11_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT0  ---------------------------
// SVD Line: 12503

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT0
//    <name> REG_P11_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT0 = (pte_bus_REG_P11_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT0_reg_REG_P11_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT1  -----------------------
// SVD Line: 12520

unsigned int pte_bus_REG_P11_PUB_EVENT1 __AT (0x400183C8);



// --------------  Field Item: pte_bus_REG_P11_PUB_EVENT1_reg_REG_P11_PUB_EVENT1  -----------------
// SVD Line: 12529

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT1_reg_REG_P11_PUB_EVENT1
//    <name> reg_REG_P11_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183C8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT1 = (pte_bus_REG_P11_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT1  ---------------------------
// SVD Line: 12520

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT1
//    <name> REG_P11_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT1 = (pte_bus_REG_P11_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT1_reg_REG_P11_PUB_EVENT1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT2  -----------------------
// SVD Line: 12537

unsigned int pte_bus_REG_P11_PUB_EVENT2 __AT (0x400183CC);



// --------------  Field Item: pte_bus_REG_P11_PUB_EVENT2_reg_REG_P11_PUB_EVENT2  -----------------
// SVD Line: 12546

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT2_reg_REG_P11_PUB_EVENT2
//    <name> reg_REG_P11_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183CC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT2 = (pte_bus_REG_P11_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT2  ---------------------------
// SVD Line: 12537

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT2
//    <name> REG_P11_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT2 = (pte_bus_REG_P11_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT2_reg_REG_P11_PUB_EVENT2 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT3  -----------------------
// SVD Line: 12554

unsigned int pte_bus_REG_P11_PUB_EVENT3 __AT (0x400183D0);



// --------------  Field Item: pte_bus_REG_P11_PUB_EVENT3_reg_REG_P11_PUB_EVENT3  -----------------
// SVD Line: 12563

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT3_reg_REG_P11_PUB_EVENT3
//    <name> reg_REG_P11_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183D0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT3 = (pte_bus_REG_P11_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT3  ---------------------------
// SVD Line: 12554

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT3
//    <name> REG_P11_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183D0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT3 = (pte_bus_REG_P11_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT3_reg_REG_P11_PUB_EVENT3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT4  -----------------------
// SVD Line: 12571

unsigned int pte_bus_REG_P11_PUB_EVENT4 __AT (0x400183D4);



// --------------  Field Item: pte_bus_REG_P11_PUB_EVENT4_reg_REG_P11_PUB_EVENT4  -----------------
// SVD Line: 12580

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT4_reg_REG_P11_PUB_EVENT4
//    <name> reg_REG_P11_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183D4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT4 = (pte_bus_REG_P11_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT4  ---------------------------
// SVD Line: 12571

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT4
//    <name> REG_P11_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183D4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT4 = (pte_bus_REG_P11_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT4_reg_REG_P11_PUB_EVENT4 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT5  -----------------------
// SVD Line: 12588

unsigned int pte_bus_REG_P11_PUB_EVENT5 __AT (0x400183D8);



// --------------  Field Item: pte_bus_REG_P11_PUB_EVENT5_reg_REG_P11_PUB_EVENT5  -----------------
// SVD Line: 12597

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT5_reg_REG_P11_PUB_EVENT5
//    <name> reg_REG_P11_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183D8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT5 = (pte_bus_REG_P11_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT5  ---------------------------
// SVD Line: 12588

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT5
//    <name> REG_P11_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183D8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT5 = (pte_bus_REG_P11_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT5_reg_REG_P11_PUB_EVENT5 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT6  -----------------------
// SVD Line: 12605

unsigned int pte_bus_REG_P11_PUB_EVENT6 __AT (0x400183DC);



// --------------  Field Item: pte_bus_REG_P11_PUB_EVENT6_reg_REG_P11_PUB_EVENT6  -----------------
// SVD Line: 12614

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT6_reg_REG_P11_PUB_EVENT6
//    <name> reg_REG_P11_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183DC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT6 = (pte_bus_REG_P11_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT6  ---------------------------
// SVD Line: 12605

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT6
//    <name> REG_P11_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183DC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT6 = (pte_bus_REG_P11_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT6_reg_REG_P11_PUB_EVENT6 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT7  -----------------------
// SVD Line: 12622

unsigned int pte_bus_REG_P11_PUB_EVENT7 __AT (0x400183E0);



// --------------  Field Item: pte_bus_REG_P11_PUB_EVENT7_reg_REG_P11_PUB_EVENT7  -----------------
// SVD Line: 12631

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT7_reg_REG_P11_PUB_EVENT7
//    <name> reg_REG_P11_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183E0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT7 = (pte_bus_REG_P11_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT7  ---------------------------
// SVD Line: 12622

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT7
//    <name> REG_P11_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183E0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT7 = (pte_bus_REG_P11_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT7_reg_REG_P11_PUB_EVENT7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT8  -----------------------
// SVD Line: 12639

unsigned int pte_bus_REG_P11_PUB_EVENT8 __AT (0x400183E4);



// --------------  Field Item: pte_bus_REG_P11_PUB_EVENT8_reg_REG_P11_PUB_EVENT8  -----------------
// SVD Line: 12648

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT8_reg_REG_P11_PUB_EVENT8
//    <name> reg_REG_P11_PUB_EVENT8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183E4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT8 = (pte_bus_REG_P11_PUB_EVENT8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT8  ---------------------------
// SVD Line: 12639

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT8
//    <name> REG_P11_PUB_EVENT8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183E4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT8 = (pte_bus_REG_P11_PUB_EVENT8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT8_reg_REG_P11_PUB_EVENT8 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK0  --------------------------
// SVD Line: 12656

unsigned int pte_bus_REG_P12_TASK0 __AT (0x400183F0);



// -------------------  Field Item: pte_bus_REG_P12_TASK0_reg_REG_P12_TASK0  ----------------------
// SVD Line: 12665

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK0_reg_REG_P12_TASK0
//    <name> reg_REG_P12_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183F0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK0 = (pte_bus_REG_P12_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK0  -----------------------------
// SVD Line: 12656

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK0
//    <name> REG_P12_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK0 = (pte_bus_REG_P12_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK0_reg_REG_P12_TASK0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK1  --------------------------
// SVD Line: 12673

unsigned int pte_bus_REG_P12_TASK1 __AT (0x400183F4);



// -------------------  Field Item: pte_bus_REG_P12_TASK1_reg_REG_P12_TASK1  ----------------------
// SVD Line: 12682

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK1_reg_REG_P12_TASK1
//    <name> reg_REG_P12_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183F4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK1 = (pte_bus_REG_P12_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK1  -----------------------------
// SVD Line: 12673

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK1
//    <name> REG_P12_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK1 = (pte_bus_REG_P12_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK1_reg_REG_P12_TASK1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK2  --------------------------
// SVD Line: 12690

unsigned int pte_bus_REG_P12_TASK2 __AT (0x400183F8);



// -------------------  Field Item: pte_bus_REG_P12_TASK2_reg_REG_P12_TASK2  ----------------------
// SVD Line: 12699

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK2_reg_REG_P12_TASK2
//    <name> reg_REG_P12_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183F8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK2 = (pte_bus_REG_P12_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK2  -----------------------------
// SVD Line: 12690

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK2
//    <name> REG_P12_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183F8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK2 = (pte_bus_REG_P12_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK2_reg_REG_P12_TASK2 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK3  --------------------------
// SVD Line: 12707

unsigned int pte_bus_REG_P12_TASK3 __AT (0x400183FC);



// -------------------  Field Item: pte_bus_REG_P12_TASK3_reg_REG_P12_TASK3  ----------------------
// SVD Line: 12716

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK3_reg_REG_P12_TASK3
//    <name> reg_REG_P12_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183FC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK3 = (pte_bus_REG_P12_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK3  -----------------------------
// SVD Line: 12707

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK3
//    <name> REG_P12_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183FC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK3 = (pte_bus_REG_P12_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK3_reg_REG_P12_TASK3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK4  --------------------------
// SVD Line: 12724

unsigned int pte_bus_REG_P12_TASK4 __AT (0x40018400);



// -------------------  Field Item: pte_bus_REG_P12_TASK4_reg_REG_P12_TASK4  ----------------------
// SVD Line: 12733

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK4_reg_REG_P12_TASK4
//    <name> reg_REG_P12_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018400) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK4 = (pte_bus_REG_P12_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK4  -----------------------------
// SVD Line: 12724

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK4
//    <name> REG_P12_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018400) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK4 = (pte_bus_REG_P12_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK4_reg_REG_P12_TASK4 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK5  --------------------------
// SVD Line: 12741

unsigned int pte_bus_REG_P12_TASK5 __AT (0x40018404);



// -------------------  Field Item: pte_bus_REG_P12_TASK5_reg_REG_P12_TASK5  ----------------------
// SVD Line: 12750

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK5_reg_REG_P12_TASK5
//    <name> reg_REG_P12_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018404) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK5 = (pte_bus_REG_P12_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK5  -----------------------------
// SVD Line: 12741

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK5
//    <name> REG_P12_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018404) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK5 = (pte_bus_REG_P12_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK5_reg_REG_P12_TASK5 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK6  --------------------------
// SVD Line: 12758

unsigned int pte_bus_REG_P12_TASK6 __AT (0x40018408);



// -------------------  Field Item: pte_bus_REG_P12_TASK6_reg_REG_P12_TASK6  ----------------------
// SVD Line: 12767

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK6_reg_REG_P12_TASK6
//    <name> reg_REG_P12_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018408) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK6 = (pte_bus_REG_P12_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK6  -----------------------------
// SVD Line: 12758

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK6
//    <name> REG_P12_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018408) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK6 = (pte_bus_REG_P12_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK6_reg_REG_P12_TASK6 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK7  --------------------------
// SVD Line: 12775

unsigned int pte_bus_REG_P12_TASK7 __AT (0x4001840C);



// -------------------  Field Item: pte_bus_REG_P12_TASK7_reg_REG_P12_TASK7  ----------------------
// SVD Line: 12784

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK7_reg_REG_P12_TASK7
//    <name> reg_REG_P12_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001840C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK7 = (pte_bus_REG_P12_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK7  -----------------------------
// SVD Line: 12775

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK7
//    <name> REG_P12_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001840C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK7 = (pte_bus_REG_P12_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK7_reg_REG_P12_TASK7 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK8  --------------------------
// SVD Line: 12792

unsigned int pte_bus_REG_P12_TASK8 __AT (0x40018410);



// -------------------  Field Item: pte_bus_REG_P12_TASK8_reg_REG_P12_TASK8  ----------------------
// SVD Line: 12801

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK8_reg_REG_P12_TASK8
//    <name> reg_REG_P12_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018410) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK8 = (pte_bus_REG_P12_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK8  -----------------------------
// SVD Line: 12792

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK8
//    <name> REG_P12_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018410) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK8 = (pte_bus_REG_P12_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK8_reg_REG_P12_TASK8 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK9  --------------------------
// SVD Line: 12809

unsigned int pte_bus_REG_P12_TASK9 __AT (0x40018414);



// -------------------  Field Item: pte_bus_REG_P12_TASK9_reg_REG_P12_TASK9  ----------------------
// SVD Line: 12818

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK9_reg_REG_P12_TASK9
//    <name> reg_REG_P12_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018414) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK9 = (pte_bus_REG_P12_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK9  -----------------------------
// SVD Line: 12809

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK9
//    <name> REG_P12_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018414) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK9 = (pte_bus_REG_P12_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK9_reg_REG_P12_TASK9 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK10  -------------------------
// SVD Line: 12826

unsigned int pte_bus_REG_P12_TASK10 __AT (0x40018418);



// ------------------  Field Item: pte_bus_REG_P12_TASK10_reg_REG_P12_TASK10  ---------------------
// SVD Line: 12835

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK10_reg_REG_P12_TASK10
//    <name> reg_REG_P12_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018418) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK10 = (pte_bus_REG_P12_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK10  -----------------------------
// SVD Line: 12826

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK10
//    <name> REG_P12_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018418) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK10 = (pte_bus_REG_P12_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK10_reg_REG_P12_TASK10 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK11  -------------------------
// SVD Line: 12843

unsigned int pte_bus_REG_P12_TASK11 __AT (0x4001841C);



// ------------------  Field Item: pte_bus_REG_P12_TASK11_reg_REG_P12_TASK11  ---------------------
// SVD Line: 12852

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK11_reg_REG_P12_TASK11
//    <name> reg_REG_P12_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001841C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK11 = (pte_bus_REG_P12_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK11  -----------------------------
// SVD Line: 12843

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK11
//    <name> REG_P12_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001841C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK11 = (pte_bus_REG_P12_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK11_reg_REG_P12_TASK11 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK12  -------------------------
// SVD Line: 12860

unsigned int pte_bus_REG_P12_TASK12 __AT (0x40018420);



// ------------------  Field Item: pte_bus_REG_P12_TASK12_reg_REG_P12_TASK12  ---------------------
// SVD Line: 12869

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK12_reg_REG_P12_TASK12
//    <name> reg_REG_P12_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018420) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK12 = (pte_bus_REG_P12_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK12  -----------------------------
// SVD Line: 12860

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK12
//    <name> REG_P12_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018420) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK12 = (pte_bus_REG_P12_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK12_reg_REG_P12_TASK12 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK13  -------------------------
// SVD Line: 12877

unsigned int pte_bus_REG_P12_TASK13 __AT (0x40018424);



// ------------------  Field Item: pte_bus_REG_P12_TASK13_reg_REG_P12_TASK13  ---------------------
// SVD Line: 12886

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK13_reg_REG_P12_TASK13
//    <name> reg_REG_P12_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018424) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK13 = (pte_bus_REG_P12_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK13  -----------------------------
// SVD Line: 12877

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK13
//    <name> REG_P12_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018424) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK13 = (pte_bus_REG_P12_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK13_reg_REG_P12_TASK13 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK14  -------------------------
// SVD Line: 12894

unsigned int pte_bus_REG_P12_TASK14 __AT (0x40018428);



// ------------------  Field Item: pte_bus_REG_P12_TASK14_reg_REG_P12_TASK14  ---------------------
// SVD Line: 12903

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK14_reg_REG_P12_TASK14
//    <name> reg_REG_P12_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018428) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK14 = (pte_bus_REG_P12_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK14  -----------------------------
// SVD Line: 12894

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK14
//    <name> REG_P12_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018428) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK14 = (pte_bus_REG_P12_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK14_reg_REG_P12_TASK14 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK15  -------------------------
// SVD Line: 12911

unsigned int pte_bus_REG_P12_TASK15 __AT (0x4001842C);



// ------------------  Field Item: pte_bus_REG_P12_TASK15_reg_REG_P12_TASK15  ---------------------
// SVD Line: 12920

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK15_reg_REG_P12_TASK15
//    <name> reg_REG_P12_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001842C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK15 = (pte_bus_REG_P12_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK15  -----------------------------
// SVD Line: 12911

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK15
//    <name> REG_P12_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001842C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK15 = (pte_bus_REG_P12_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK15_reg_REG_P12_TASK15 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK0  ------------------------
// SVD Line: 12928

unsigned int pte_bus_REG_P12_SUB_TASK0 __AT (0x40018430);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK0_reg_REG_P12_SUB_TASK0  ------------------
// SVD Line: 12937

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK0_reg_REG_P12_SUB_TASK0
//    <name> reg_REG_P12_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018430) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK0 = (pte_bus_REG_P12_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK0  ---------------------------
// SVD Line: 12928

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK0
//    <name> REG_P12_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018430) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK0 = (pte_bus_REG_P12_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK0_reg_REG_P12_SUB_TASK0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK1  ------------------------
// SVD Line: 12945

unsigned int pte_bus_REG_P12_SUB_TASK1 __AT (0x40018434);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK1_reg_REG_P12_SUB_TASK1  ------------------
// SVD Line: 12954

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK1_reg_REG_P12_SUB_TASK1
//    <name> reg_REG_P12_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018434) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK1 = (pte_bus_REG_P12_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK1  ---------------------------
// SVD Line: 12945

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK1
//    <name> REG_P12_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018434) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK1 = (pte_bus_REG_P12_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK1_reg_REG_P12_SUB_TASK1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK2  ------------------------
// SVD Line: 12962

unsigned int pte_bus_REG_P12_SUB_TASK2 __AT (0x40018438);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK2_reg_REG_P12_SUB_TASK2  ------------------
// SVD Line: 12971

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK2_reg_REG_P12_SUB_TASK2
//    <name> reg_REG_P12_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018438) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK2 = (pte_bus_REG_P12_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK2  ---------------------------
// SVD Line: 12962

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK2
//    <name> REG_P12_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018438) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK2 = (pte_bus_REG_P12_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK2_reg_REG_P12_SUB_TASK2 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK3  ------------------------
// SVD Line: 12979

unsigned int pte_bus_REG_P12_SUB_TASK3 __AT (0x4001843C);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK3_reg_REG_P12_SUB_TASK3  ------------------
// SVD Line: 12988

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK3_reg_REG_P12_SUB_TASK3
//    <name> reg_REG_P12_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001843C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK3 = (pte_bus_REG_P12_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK3  ---------------------------
// SVD Line: 12979

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK3
//    <name> REG_P12_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001843C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK3 = (pte_bus_REG_P12_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK3_reg_REG_P12_SUB_TASK3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK4  ------------------------
// SVD Line: 12996

unsigned int pte_bus_REG_P12_SUB_TASK4 __AT (0x40018440);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK4_reg_REG_P12_SUB_TASK4  ------------------
// SVD Line: 13005

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK4_reg_REG_P12_SUB_TASK4
//    <name> reg_REG_P12_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018440) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK4 = (pte_bus_REG_P12_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK4  ---------------------------
// SVD Line: 12996

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK4
//    <name> REG_P12_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018440) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK4 = (pte_bus_REG_P12_SUB_TASK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK4_reg_REG_P12_SUB_TASK4 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK5  ------------------------
// SVD Line: 13013

unsigned int pte_bus_REG_P12_SUB_TASK5 __AT (0x40018444);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK5_reg_REG_P12_SUB_TASK5  ------------------
// SVD Line: 13022

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK5_reg_REG_P12_SUB_TASK5
//    <name> reg_REG_P12_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018444) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK5 = (pte_bus_REG_P12_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK5  ---------------------------
// SVD Line: 13013

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK5
//    <name> REG_P12_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018444) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK5 = (pte_bus_REG_P12_SUB_TASK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK5_reg_REG_P12_SUB_TASK5 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK6  ------------------------
// SVD Line: 13030

unsigned int pte_bus_REG_P12_SUB_TASK6 __AT (0x40018448);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK6_reg_REG_P12_SUB_TASK6  ------------------
// SVD Line: 13039

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK6_reg_REG_P12_SUB_TASK6
//    <name> reg_REG_P12_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018448) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK6 = (pte_bus_REG_P12_SUB_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK6  ---------------------------
// SVD Line: 13030

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK6
//    <name> REG_P12_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018448) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK6 = (pte_bus_REG_P12_SUB_TASK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK6_reg_REG_P12_SUB_TASK6 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK7  ------------------------
// SVD Line: 13047

unsigned int pte_bus_REG_P12_SUB_TASK7 __AT (0x4001844C);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK7_reg_REG_P12_SUB_TASK7  ------------------
// SVD Line: 13056

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK7_reg_REG_P12_SUB_TASK7
//    <name> reg_REG_P12_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001844C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK7 = (pte_bus_REG_P12_SUB_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK7  ---------------------------
// SVD Line: 13047

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK7
//    <name> REG_P12_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001844C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK7 = (pte_bus_REG_P12_SUB_TASK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK7_reg_REG_P12_SUB_TASK7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK8  ------------------------
// SVD Line: 13064

unsigned int pte_bus_REG_P12_SUB_TASK8 __AT (0x40018450);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK8_reg_REG_P12_SUB_TASK8  ------------------
// SVD Line: 13073

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK8_reg_REG_P12_SUB_TASK8
//    <name> reg_REG_P12_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018450) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK8 = (pte_bus_REG_P12_SUB_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK8  ---------------------------
// SVD Line: 13064

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK8
//    <name> REG_P12_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018450) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK8 = (pte_bus_REG_P12_SUB_TASK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK8_reg_REG_P12_SUB_TASK8 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK9  ------------------------
// SVD Line: 13081

unsigned int pte_bus_REG_P12_SUB_TASK9 __AT (0x40018454);



// ---------------  Field Item: pte_bus_REG_P12_SUB_TASK9_reg_REG_P12_SUB_TASK9  ------------------
// SVD Line: 13090

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK9_reg_REG_P12_SUB_TASK9
//    <name> reg_REG_P12_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018454) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK9 = (pte_bus_REG_P12_SUB_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK9  ---------------------------
// SVD Line: 13081

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK9
//    <name> REG_P12_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018454) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK9 = (pte_bus_REG_P12_SUB_TASK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK9_reg_REG_P12_SUB_TASK9 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK10  -----------------------
// SVD Line: 13098

unsigned int pte_bus_REG_P12_SUB_TASK10 __AT (0x40018458);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK10_reg_REG_P12_SUB_TASK10  -----------------
// SVD Line: 13107

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK10_reg_REG_P12_SUB_TASK10
//    <name> reg_REG_P12_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018458) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK10 = (pte_bus_REG_P12_SUB_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK10  ---------------------------
// SVD Line: 13098

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK10
//    <name> REG_P12_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018458) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK10 = (pte_bus_REG_P12_SUB_TASK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK10_reg_REG_P12_SUB_TASK10 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK11  -----------------------
// SVD Line: 13115

unsigned int pte_bus_REG_P12_SUB_TASK11 __AT (0x4001845C);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK11_reg_REG_P12_SUB_TASK11  -----------------
// SVD Line: 13124

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK11_reg_REG_P12_SUB_TASK11
//    <name> reg_REG_P12_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001845C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK11 = (pte_bus_REG_P12_SUB_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK11  ---------------------------
// SVD Line: 13115

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK11
//    <name> REG_P12_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001845C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK11 = (pte_bus_REG_P12_SUB_TASK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK11_reg_REG_P12_SUB_TASK11 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK12  -----------------------
// SVD Line: 13132

unsigned int pte_bus_REG_P12_SUB_TASK12 __AT (0x40018460);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK12_reg_REG_P12_SUB_TASK12  -----------------
// SVD Line: 13141

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK12_reg_REG_P12_SUB_TASK12
//    <name> reg_REG_P12_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018460) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK12 = (pte_bus_REG_P12_SUB_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK12  ---------------------------
// SVD Line: 13132

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK12
//    <name> REG_P12_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018460) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK12 = (pte_bus_REG_P12_SUB_TASK12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK12_reg_REG_P12_SUB_TASK12 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK13  -----------------------
// SVD Line: 13149

unsigned int pte_bus_REG_P12_SUB_TASK13 __AT (0x40018464);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK13_reg_REG_P12_SUB_TASK13  -----------------
// SVD Line: 13158

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK13_reg_REG_P12_SUB_TASK13
//    <name> reg_REG_P12_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018464) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK13 = (pte_bus_REG_P12_SUB_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK13  ---------------------------
// SVD Line: 13149

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK13
//    <name> REG_P12_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018464) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK13 = (pte_bus_REG_P12_SUB_TASK13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK13_reg_REG_P12_SUB_TASK13 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK14  -----------------------
// SVD Line: 13166

unsigned int pte_bus_REG_P12_SUB_TASK14 __AT (0x40018468);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK14_reg_REG_P12_SUB_TASK14  -----------------
// SVD Line: 13175

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK14_reg_REG_P12_SUB_TASK14
//    <name> reg_REG_P12_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018468) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK14 = (pte_bus_REG_P12_SUB_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK14  ---------------------------
// SVD Line: 13166

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK14
//    <name> REG_P12_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018468) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK14 = (pte_bus_REG_P12_SUB_TASK14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK14_reg_REG_P12_SUB_TASK14 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK15  -----------------------
// SVD Line: 13183

unsigned int pte_bus_REG_P12_SUB_TASK15 __AT (0x4001846C);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK15_reg_REG_P12_SUB_TASK15  -----------------
// SVD Line: 13192

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK15_reg_REG_P12_SUB_TASK15
//    <name> reg_REG_P12_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001846C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK15 = (pte_bus_REG_P12_SUB_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK15  ---------------------------
// SVD Line: 13183

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK15
//    <name> REG_P12_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001846C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK15 = (pte_bus_REG_P12_SUB_TASK15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK15_reg_REG_P12_SUB_TASK15 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_EVENT  --------------------------
// SVD Line: 13200

unsigned int pte_bus_REG_P12_EVENT __AT (0x40018470);



// -------------------  Field Item: pte_bus_REG_P12_EVENT_reg_REG_P12_EVENT  ----------------------
// SVD Line: 13209

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_reg_REG_P12_EVENT
//    <name> reg_REG_P12_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018470) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_EVENT = (pte_bus_REG_P12_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_EVENT  -----------------------------
// SVD Line: 13200

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_EVENT
//    <name> REG_P12_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018470) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_EVENT = (pte_bus_REG_P12_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_reg_REG_P12_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT0  -----------------------
// SVD Line: 13217

unsigned int pte_bus_REG_P12_PUB_EVENT0 __AT (0x40018474);



// --------------  Field Item: pte_bus_REG_P12_PUB_EVENT0_reg_REG_P12_PUB_EVENT0  -----------------
// SVD Line: 13226

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT0_reg_REG_P12_PUB_EVENT0
//    <name> reg_REG_P12_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018474) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT0 = (pte_bus_REG_P12_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT0  ---------------------------
// SVD Line: 13217

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT0
//    <name> REG_P12_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018474) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT0 = (pte_bus_REG_P12_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT0_reg_REG_P12_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT1  -----------------------
// SVD Line: 13234

unsigned int pte_bus_REG_P12_PUB_EVENT1 __AT (0x40018478);



// --------------  Field Item: pte_bus_REG_P12_PUB_EVENT1_reg_REG_P12_PUB_EVENT1  -----------------
// SVD Line: 13243

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT1_reg_REG_P12_PUB_EVENT1
//    <name> reg_REG_P12_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018478) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT1 = (pte_bus_REG_P12_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT1  ---------------------------
// SVD Line: 13234

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT1
//    <name> REG_P12_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018478) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT1 = (pte_bus_REG_P12_PUB_EVENT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT1_reg_REG_P12_PUB_EVENT1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT2  -----------------------
// SVD Line: 13251

unsigned int pte_bus_REG_P12_PUB_EVENT2 __AT (0x4001847C);



// --------------  Field Item: pte_bus_REG_P12_PUB_EVENT2_reg_REG_P12_PUB_EVENT2  -----------------
// SVD Line: 13260

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT2_reg_REG_P12_PUB_EVENT2
//    <name> reg_REG_P12_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001847C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT2 = (pte_bus_REG_P12_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT2  ---------------------------
// SVD Line: 13251

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT2
//    <name> REG_P12_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001847C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT2 = (pte_bus_REG_P12_PUB_EVENT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT2_reg_REG_P12_PUB_EVENT2 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT3  -----------------------
// SVD Line: 13268

unsigned int pte_bus_REG_P12_PUB_EVENT3 __AT (0x40018480);



// --------------  Field Item: pte_bus_REG_P12_PUB_EVENT3_reg_REG_P12_PUB_EVENT3  -----------------
// SVD Line: 13277

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT3_reg_REG_P12_PUB_EVENT3
//    <name> reg_REG_P12_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018480) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT3 = (pte_bus_REG_P12_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT3  ---------------------------
// SVD Line: 13268

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT3
//    <name> REG_P12_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018480) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT3 = (pte_bus_REG_P12_PUB_EVENT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT3_reg_REG_P12_PUB_EVENT3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT4  -----------------------
// SVD Line: 13285

unsigned int pte_bus_REG_P12_PUB_EVENT4 __AT (0x40018484);



// --------------  Field Item: pte_bus_REG_P12_PUB_EVENT4_reg_REG_P12_PUB_EVENT4  -----------------
// SVD Line: 13294

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT4_reg_REG_P12_PUB_EVENT4
//    <name> reg_REG_P12_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018484) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT4 = (pte_bus_REG_P12_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT4  ---------------------------
// SVD Line: 13285

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT4
//    <name> REG_P12_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018484) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT4 = (pte_bus_REG_P12_PUB_EVENT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT4_reg_REG_P12_PUB_EVENT4 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT5  -----------------------
// SVD Line: 13302

unsigned int pte_bus_REG_P12_PUB_EVENT5 __AT (0x40018488);



// --------------  Field Item: pte_bus_REG_P12_PUB_EVENT5_reg_REG_P12_PUB_EVENT5  -----------------
// SVD Line: 13311

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT5_reg_REG_P12_PUB_EVENT5
//    <name> reg_REG_P12_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018488) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT5 = (pte_bus_REG_P12_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT5  ---------------------------
// SVD Line: 13302

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT5
//    <name> REG_P12_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018488) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT5 = (pte_bus_REG_P12_PUB_EVENT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT5_reg_REG_P12_PUB_EVENT5 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT6  -----------------------
// SVD Line: 13319

unsigned int pte_bus_REG_P12_PUB_EVENT6 __AT (0x4001848C);



// --------------  Field Item: pte_bus_REG_P12_PUB_EVENT6_reg_REG_P12_PUB_EVENT6  -----------------
// SVD Line: 13328

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT6_reg_REG_P12_PUB_EVENT6
//    <name> reg_REG_P12_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001848C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT6 = (pte_bus_REG_P12_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT6  ---------------------------
// SVD Line: 13319

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT6
//    <name> REG_P12_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001848C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT6 = (pte_bus_REG_P12_PUB_EVENT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT6_reg_REG_P12_PUB_EVENT6 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT7  -----------------------
// SVD Line: 13336

unsigned int pte_bus_REG_P12_PUB_EVENT7 __AT (0x40018490);



// --------------  Field Item: pte_bus_REG_P12_PUB_EVENT7_reg_REG_P12_PUB_EVENT7  -----------------
// SVD Line: 13345

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT7_reg_REG_P12_PUB_EVENT7
//    <name> reg_REG_P12_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018490) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT7 = (pte_bus_REG_P12_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT7  ---------------------------
// SVD Line: 13336

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT7
//    <name> REG_P12_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018490) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT7 = (pte_bus_REG_P12_PUB_EVENT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT7_reg_REG_P12_PUB_EVENT7 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P13_TASK0  --------------------------
// SVD Line: 13353

unsigned int pte_bus_REG_P13_TASK0 __AT (0x400184A0);



// -------------------  Field Item: pte_bus_REG_P13_TASK0_reg_REG_P13_TASK0  ----------------------
// SVD Line: 13362

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK0_reg_REG_P13_TASK0
//    <name> reg_REG_P13_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184A0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P13_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK0 = (pte_bus_REG_P13_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P13_TASK0  -----------------------------
// SVD Line: 13353

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_TASK0
//    <name> REG_P13_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK0 = (pte_bus_REG_P13_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK0_reg_REG_P13_TASK0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P13_TASK1  --------------------------
// SVD Line: 13370

unsigned int pte_bus_REG_P13_TASK1 __AT (0x400184A4);



// -------------------  Field Item: pte_bus_REG_P13_TASK1_reg_REG_P13_TASK1  ----------------------
// SVD Line: 13379

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK1_reg_REG_P13_TASK1
//    <name> reg_REG_P13_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184A4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P13_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK1 = (pte_bus_REG_P13_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P13_TASK1  -----------------------------
// SVD Line: 13370

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_TASK1
//    <name> REG_P13_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK1 = (pte_bus_REG_P13_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK1_reg_REG_P13_TASK1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P13_TASK2  --------------------------
// SVD Line: 13387

unsigned int pte_bus_REG_P13_TASK2 __AT (0x400184A8);



// -------------------  Field Item: pte_bus_REG_P13_TASK2_reg_REG_P13_TASK2  ----------------------
// SVD Line: 13396

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK2_reg_REG_P13_TASK2
//    <name> reg_REG_P13_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184A8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P13_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK2 = (pte_bus_REG_P13_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P13_TASK2  -----------------------------
// SVD Line: 13387

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_TASK2
//    <name> REG_P13_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK2 = (pte_bus_REG_P13_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK2_reg_REG_P13_TASK2 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P13_TASK3  --------------------------
// SVD Line: 13404

unsigned int pte_bus_REG_P13_TASK3 __AT (0x400184AC);



// -------------------  Field Item: pte_bus_REG_P13_TASK3_reg_REG_P13_TASK3  ----------------------
// SVD Line: 13413

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK3_reg_REG_P13_TASK3
//    <name> reg_REG_P13_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184AC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P13_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK3 = (pte_bus_REG_P13_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P13_TASK3  -----------------------------
// SVD Line: 13404

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_TASK3
//    <name> REG_P13_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184AC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK3 = (pte_bus_REG_P13_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK3_reg_REG_P13_TASK3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P13_SUB_TASK0  ------------------------
// SVD Line: 13421

unsigned int pte_bus_REG_P13_SUB_TASK0 __AT (0x400184B0);



// ---------------  Field Item: pte_bus_REG_P13_SUB_TASK0_reg_REG_P13_SUB_TASK0  ------------------
// SVD Line: 13430

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK0_reg_REG_P13_SUB_TASK0
//    <name> reg_REG_P13_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184B0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK0 = (pte_bus_REG_P13_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P13_SUB_TASK0  ---------------------------
// SVD Line: 13421

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK0
//    <name> REG_P13_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK0 = (pte_bus_REG_P13_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK0_reg_REG_P13_SUB_TASK0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P13_SUB_TASK1  ------------------------
// SVD Line: 13438

unsigned int pte_bus_REG_P13_SUB_TASK1 __AT (0x400184B4);



// ---------------  Field Item: pte_bus_REG_P13_SUB_TASK1_reg_REG_P13_SUB_TASK1  ------------------
// SVD Line: 13447

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK1_reg_REG_P13_SUB_TASK1
//    <name> reg_REG_P13_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184B4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK1 = (pte_bus_REG_P13_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P13_SUB_TASK1  ---------------------------
// SVD Line: 13438

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK1
//    <name> REG_P13_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184B4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK1 = (pte_bus_REG_P13_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK1_reg_REG_P13_SUB_TASK1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P13_SUB_TASK2  ------------------------
// SVD Line: 13455

unsigned int pte_bus_REG_P13_SUB_TASK2 __AT (0x400184B8);



// ---------------  Field Item: pte_bus_REG_P13_SUB_TASK2_reg_REG_P13_SUB_TASK2  ------------------
// SVD Line: 13464

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK2_reg_REG_P13_SUB_TASK2
//    <name> reg_REG_P13_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184B8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK2 = (pte_bus_REG_P13_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P13_SUB_TASK2  ---------------------------
// SVD Line: 13455

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK2
//    <name> REG_P13_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184B8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK2 = (pte_bus_REG_P13_SUB_TASK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK2_reg_REG_P13_SUB_TASK2 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P13_SUB_TASK3  ------------------------
// SVD Line: 13472

unsigned int pte_bus_REG_P13_SUB_TASK3 __AT (0x400184BC);



// ---------------  Field Item: pte_bus_REG_P13_SUB_TASK3_reg_REG_P13_SUB_TASK3  ------------------
// SVD Line: 13481

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK3_reg_REG_P13_SUB_TASK3
//    <name> reg_REG_P13_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184BC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK3 = (pte_bus_REG_P13_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P13_SUB_TASK3  ---------------------------
// SVD Line: 13472

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK3
//    <name> REG_P13_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184BC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK3 = (pte_bus_REG_P13_SUB_TASK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK3_reg_REG_P13_SUB_TASK3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P14_TASK0  --------------------------
// SVD Line: 13489

unsigned int pte_bus_REG_P14_TASK0 __AT (0x400184C0);



// -------------------  Field Item: pte_bus_REG_P14_TASK0_reg_REG_P14_TASK0  ----------------------
// SVD Line: 13498

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_TASK0_reg_REG_P14_TASK0
//    <name> reg_REG_P14_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184C0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P14_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_TASK0 = (pte_bus_REG_P14_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P14_TASK0  -----------------------------
// SVD Line: 13489

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_TASK0
//    <name> REG_P14_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_TASK0 = (pte_bus_REG_P14_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_TASK0_reg_REG_P14_TASK0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P14_SUB_TASK0  ------------------------
// SVD Line: 13506

unsigned int pte_bus_REG_P14_SUB_TASK0 __AT (0x400184C4);



// ---------------  Field Item: pte_bus_REG_P14_SUB_TASK0_reg_REG_P14_SUB_TASK0  ------------------
// SVD Line: 13515

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_SUB_TASK0_reg_REG_P14_SUB_TASK0
//    <name> reg_REG_P14_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184C4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P14_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_SUB_TASK0 = (pte_bus_REG_P14_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P14_SUB_TASK0  ---------------------------
// SVD Line: 13506

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_SUB_TASK0
//    <name> REG_P14_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_SUB_TASK0 = (pte_bus_REG_P14_SUB_TASK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_SUB_TASK0_reg_REG_P14_SUB_TASK0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P14_TASK1  --------------------------
// SVD Line: 13523

unsigned int pte_bus_REG_P14_TASK1 __AT (0x400184C8);



// -------------------  Field Item: pte_bus_REG_P14_TASK1_reg_REG_P14_TASK1  ----------------------
// SVD Line: 13532

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_TASK1_reg_REG_P14_TASK1
//    <name> reg_REG_P14_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184C8) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P14_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_TASK1 = (pte_bus_REG_P14_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P14_TASK1  -----------------------------
// SVD Line: 13523

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_TASK1
//    <name> REG_P14_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_TASK1 = (pte_bus_REG_P14_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_TASK1_reg_REG_P14_TASK1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P14_SUB_TASK1  ------------------------
// SVD Line: 13540

unsigned int pte_bus_REG_P14_SUB_TASK1 __AT (0x400184CC);



// ---------------  Field Item: pte_bus_REG_P14_SUB_TASK1_reg_REG_P14_SUB_TASK1  ------------------
// SVD Line: 13549

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_SUB_TASK1_reg_REG_P14_SUB_TASK1
//    <name> reg_REG_P14_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184CC) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P14_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_SUB_TASK1 = (pte_bus_REG_P14_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P14_SUB_TASK1  ---------------------------
// SVD Line: 13540

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_SUB_TASK1
//    <name> REG_P14_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_SUB_TASK1 = (pte_bus_REG_P14_SUB_TASK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_SUB_TASK1_reg_REG_P14_SUB_TASK1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P14_EVENT  --------------------------
// SVD Line: 13557

unsigned int pte_bus_REG_P14_EVENT __AT (0x400184F0);



// -------------------  Field Item: pte_bus_REG_P14_EVENT_reg_REG_P14_EVENT  ----------------------
// SVD Line: 13566

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_EVENT_reg_REG_P14_EVENT
//    <name> reg_REG_P14_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184F0) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P14_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_EVENT = (pte_bus_REG_P14_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P14_EVENT  -----------------------------
// SVD Line: 13557

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_EVENT
//    <name> REG_P14_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_EVENT = (pte_bus_REG_P14_EVENT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_EVENT_reg_REG_P14_EVENT </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P14_PUB_EVENT0  -----------------------
// SVD Line: 13574

unsigned int pte_bus_REG_P14_PUB_EVENT0 __AT (0x400184F4);



// --------------  Field Item: pte_bus_REG_P14_PUB_EVENT0_reg_REG_P14_PUB_EVENT0  -----------------
// SVD Line: 13583

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_PUB_EVENT0_reg_REG_P14_PUB_EVENT0
//    <name> reg_REG_P14_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184F4) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((pte_bus_REG_P14_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_PUB_EVENT0 = (pte_bus_REG_P14_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P14_PUB_EVENT0  ---------------------------
// SVD Line: 13574

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_PUB_EVENT0
//    <name> REG_P14_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_PUB_EVENT0 = (pte_bus_REG_P14_PUB_EVENT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_PUB_EVENT0_reg_REG_P14_PUB_EVENT0 </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: pte_bus  ------------------------------------
// SVD Line: 8871

//  <view> pte_bus
//    <name> pte_bus </name>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK16 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK17 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK18 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK19 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK20 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK21 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK22 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK23 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK16 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK17 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK18 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK19 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK20 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK21 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK22 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK23 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P6_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P6_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P6_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P6_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK16 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK17 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK18 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK19 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK20 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK16 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK17 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK18 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK19 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK20 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_PUB_EVENT0 </item>
//  </view>
//  


// ----------------------  Register Item Address: ptec_REG_TASKS_CHG0_EN  -------------------------
// SVD Line: 13604

unsigned int ptec_REG_TASKS_CHG0_EN __AT (0x40019000);



// ----------------  Field Item: ptec_REG_TASKS_CHG0_EN_reg_REG_TASKS_CHG0_EN  --------------------
// SVD Line: 13613

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG0_EN_reg_REG_TASKS_CHG0_EN
//    <name> reg_REG_TASKS_CHG0_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_TASKS_CHG0_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG0_EN = (ptec_REG_TASKS_CHG0_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG0_EN  -----------------------------
// SVD Line: 13604

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG0_EN
//    <name> REG_TASKS_CHG0_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019000) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG0_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG0_EN = (ptec_REG_TASKS_CHG0_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG0_EN_reg_REG_TASKS_CHG0_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ptec_REG_TASKS_CHG1_EN  -------------------------
// SVD Line: 13621

unsigned int ptec_REG_TASKS_CHG1_EN __AT (0x40019004);



// ----------------  Field Item: ptec_REG_TASKS_CHG1_EN_reg_REG_TASKS_CHG1_EN  --------------------
// SVD Line: 13630

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG1_EN_reg_REG_TASKS_CHG1_EN
//    <name> reg_REG_TASKS_CHG1_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_TASKS_CHG1_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG1_EN = (ptec_REG_TASKS_CHG1_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG1_EN  -----------------------------
// SVD Line: 13621

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG1_EN
//    <name> REG_TASKS_CHG1_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019004) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG1_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG1_EN = (ptec_REG_TASKS_CHG1_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG1_EN_reg_REG_TASKS_CHG1_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ptec_REG_TASKS_CHG2_EN  -------------------------
// SVD Line: 13638

unsigned int ptec_REG_TASKS_CHG2_EN __AT (0x40019008);



// ----------------  Field Item: ptec_REG_TASKS_CHG2_EN_reg_REG_TASKS_CHG2_EN  --------------------
// SVD Line: 13647

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG2_EN_reg_REG_TASKS_CHG2_EN
//    <name> reg_REG_TASKS_CHG2_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_TASKS_CHG2_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG2_EN = (ptec_REG_TASKS_CHG2_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG2_EN  -----------------------------
// SVD Line: 13638

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG2_EN
//    <name> REG_TASKS_CHG2_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019008) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG2_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG2_EN = (ptec_REG_TASKS_CHG2_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG2_EN_reg_REG_TASKS_CHG2_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ptec_REG_TASKS_CHG3_EN  -------------------------
// SVD Line: 13655

unsigned int ptec_REG_TASKS_CHG3_EN __AT (0x4001900C);



// ----------------  Field Item: ptec_REG_TASKS_CHG3_EN_reg_REG_TASKS_CHG3_EN  --------------------
// SVD Line: 13664

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG3_EN_reg_REG_TASKS_CHG3_EN
//    <name> reg_REG_TASKS_CHG3_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001900C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_TASKS_CHG3_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG3_EN = (ptec_REG_TASKS_CHG3_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG3_EN  -----------------------------
// SVD Line: 13655

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG3_EN
//    <name> REG_TASKS_CHG3_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001900C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG3_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG3_EN = (ptec_REG_TASKS_CHG3_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG3_EN_reg_REG_TASKS_CHG3_EN </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ptec_REG_TASKS_CHG0_DIS  -------------------------
// SVD Line: 13672

unsigned int ptec_REG_TASKS_CHG0_DIS __AT (0x40019010);



// ---------------  Field Item: ptec_REG_TASKS_CHG0_DIS_reg_REG_TASKS_CHG0_DIS  -------------------
// SVD Line: 13681

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG0_DIS_reg_REG_TASKS_CHG0_DIS
//    <name> reg_REG_TASKS_CHG0_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_TASKS_CHG0_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG0_DIS = (ptec_REG_TASKS_CHG0_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG0_DIS  ----------------------------
// SVD Line: 13672

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG0_DIS
//    <name> REG_TASKS_CHG0_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019010) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG0_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG0_DIS = (ptec_REG_TASKS_CHG0_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG0_DIS_reg_REG_TASKS_CHG0_DIS </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ptec_REG_TASKS_CHG1_DIS  -------------------------
// SVD Line: 13689

unsigned int ptec_REG_TASKS_CHG1_DIS __AT (0x40019014);



// ---------------  Field Item: ptec_REG_TASKS_CHG1_DIS_reg_REG_TASKS_CHG1_DIS  -------------------
// SVD Line: 13698

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG1_DIS_reg_REG_TASKS_CHG1_DIS
//    <name> reg_REG_TASKS_CHG1_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_TASKS_CHG1_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG1_DIS = (ptec_REG_TASKS_CHG1_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG1_DIS  ----------------------------
// SVD Line: 13689

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG1_DIS
//    <name> REG_TASKS_CHG1_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019014) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG1_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG1_DIS = (ptec_REG_TASKS_CHG1_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG1_DIS_reg_REG_TASKS_CHG1_DIS </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ptec_REG_TASKS_CHG2_DIS  -------------------------
// SVD Line: 13706

unsigned int ptec_REG_TASKS_CHG2_DIS __AT (0x40019018);



// ---------------  Field Item: ptec_REG_TASKS_CHG2_DIS_reg_REG_TASKS_CHG2_DIS  -------------------
// SVD Line: 13715

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG2_DIS_reg_REG_TASKS_CHG2_DIS
//    <name> reg_REG_TASKS_CHG2_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_TASKS_CHG2_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG2_DIS = (ptec_REG_TASKS_CHG2_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG2_DIS  ----------------------------
// SVD Line: 13706

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG2_DIS
//    <name> REG_TASKS_CHG2_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019018) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG2_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG2_DIS = (ptec_REG_TASKS_CHG2_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG2_DIS_reg_REG_TASKS_CHG2_DIS </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ptec_REG_TASKS_CHG3_DIS  -------------------------
// SVD Line: 13723

unsigned int ptec_REG_TASKS_CHG3_DIS __AT (0x4001901C);



// ---------------  Field Item: ptec_REG_TASKS_CHG3_DIS_reg_REG_TASKS_CHG3_DIS  -------------------
// SVD Line: 13732

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG3_DIS_reg_REG_TASKS_CHG3_DIS
//    <name> reg_REG_TASKS_CHG3_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001901C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_TASKS_CHG3_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG3_DIS = (ptec_REG_TASKS_CHG3_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG3_DIS  ----------------------------
// SVD Line: 13723

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG3_DIS
//    <name> REG_TASKS_CHG3_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001901C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG3_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG3_DIS = (ptec_REG_TASKS_CHG3_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG3_DIS_reg_REG_TASKS_CHG3_DIS </item>
//  </rtree>
//  


// --------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG0_EN  -----------------------
// SVD Line: 13740

unsigned int ptec_REG_SUB_TASKS_CHG0_EN __AT (0x40019020);



// ------------  Field Item: ptec_REG_SUB_TASKS_CHG0_EN_reg_REG_SUB_TASKS_CHG0_EN  ----------------
// SVD Line: 13749

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG0_EN_reg_REG_SUB_TASKS_CHG0_EN
//    <name> reg_REG_SUB_TASKS_CHG0_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG0_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG0_EN = (ptec_REG_SUB_TASKS_CHG0_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG0_EN  ---------------------------
// SVD Line: 13740

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG0_EN
//    <name> REG_SUB_TASKS_CHG0_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019020) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG0_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG0_EN = (ptec_REG_SUB_TASKS_CHG0_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG0_EN_reg_REG_SUB_TASKS_CHG0_EN </item>
//  </rtree>
//  


// --------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG1_EN  -----------------------
// SVD Line: 13757

unsigned int ptec_REG_SUB_TASKS_CHG1_EN __AT (0x40019024);



// ------------  Field Item: ptec_REG_SUB_TASKS_CHG1_EN_reg_REG_SUB_TASKS_CHG1_EN  ----------------
// SVD Line: 13766

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG1_EN_reg_REG_SUB_TASKS_CHG1_EN
//    <name> reg_REG_SUB_TASKS_CHG1_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG1_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG1_EN = (ptec_REG_SUB_TASKS_CHG1_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG1_EN  ---------------------------
// SVD Line: 13757

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG1_EN
//    <name> REG_SUB_TASKS_CHG1_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019024) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG1_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG1_EN = (ptec_REG_SUB_TASKS_CHG1_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG1_EN_reg_REG_SUB_TASKS_CHG1_EN </item>
//  </rtree>
//  


// --------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG2_EN  -----------------------
// SVD Line: 13774

unsigned int ptec_REG_SUB_TASKS_CHG2_EN __AT (0x40019028);



// ------------  Field Item: ptec_REG_SUB_TASKS_CHG2_EN_reg_REG_SUB_TASKS_CHG2_EN  ----------------
// SVD Line: 13783

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG2_EN_reg_REG_SUB_TASKS_CHG2_EN
//    <name> reg_REG_SUB_TASKS_CHG2_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG2_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG2_EN = (ptec_REG_SUB_TASKS_CHG2_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG2_EN  ---------------------------
// SVD Line: 13774

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG2_EN
//    <name> REG_SUB_TASKS_CHG2_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019028) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG2_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG2_EN = (ptec_REG_SUB_TASKS_CHG2_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG2_EN_reg_REG_SUB_TASKS_CHG2_EN </item>
//  </rtree>
//  


// --------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG3_EN  -----------------------
// SVD Line: 13791

unsigned int ptec_REG_SUB_TASKS_CHG3_EN __AT (0x4001902C);



// ------------  Field Item: ptec_REG_SUB_TASKS_CHG3_EN_reg_REG_SUB_TASKS_CHG3_EN  ----------------
// SVD Line: 13800

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG3_EN_reg_REG_SUB_TASKS_CHG3_EN
//    <name> reg_REG_SUB_TASKS_CHG3_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001902C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG3_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG3_EN = (ptec_REG_SUB_TASKS_CHG3_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG3_EN  ---------------------------
// SVD Line: 13791

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG3_EN
//    <name> REG_SUB_TASKS_CHG3_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001902C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG3_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG3_EN = (ptec_REG_SUB_TASKS_CHG3_EN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG3_EN_reg_REG_SUB_TASKS_CHG3_EN </item>
//  </rtree>
//  


// -------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG0_DIS  -----------------------
// SVD Line: 13808

unsigned int ptec_REG_SUB_TASKS_CHG0_DIS __AT (0x40019030);



// -----------  Field Item: ptec_REG_SUB_TASKS_CHG0_DIS_reg_REG_SUB_TASKS_CHG0_DIS  ---------------
// SVD Line: 13817

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG0_DIS_reg_REG_SUB_TASKS_CHG0_DIS
//    <name> reg_REG_SUB_TASKS_CHG0_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG0_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG0_DIS = (ptec_REG_SUB_TASKS_CHG0_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG0_DIS  --------------------------
// SVD Line: 13808

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG0_DIS
//    <name> REG_SUB_TASKS_CHG0_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019030) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG0_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG0_DIS = (ptec_REG_SUB_TASKS_CHG0_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG0_DIS_reg_REG_SUB_TASKS_CHG0_DIS </item>
//  </rtree>
//  


// -------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG1_DIS  -----------------------
// SVD Line: 13825

unsigned int ptec_REG_SUB_TASKS_CHG1_DIS __AT (0x40019034);



// -----------  Field Item: ptec_REG_SUB_TASKS_CHG1_DIS_reg_REG_SUB_TASKS_CHG1_DIS  ---------------
// SVD Line: 13834

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG1_DIS_reg_REG_SUB_TASKS_CHG1_DIS
//    <name> reg_REG_SUB_TASKS_CHG1_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG1_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG1_DIS = (ptec_REG_SUB_TASKS_CHG1_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG1_DIS  --------------------------
// SVD Line: 13825

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG1_DIS
//    <name> REG_SUB_TASKS_CHG1_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019034) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG1_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG1_DIS = (ptec_REG_SUB_TASKS_CHG1_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG1_DIS_reg_REG_SUB_TASKS_CHG1_DIS </item>
//  </rtree>
//  


// -------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG2_DIS  -----------------------
// SVD Line: 13842

unsigned int ptec_REG_SUB_TASKS_CHG2_DIS __AT (0x40019038);



// -----------  Field Item: ptec_REG_SUB_TASKS_CHG2_DIS_reg_REG_SUB_TASKS_CHG2_DIS  ---------------
// SVD Line: 13851

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG2_DIS_reg_REG_SUB_TASKS_CHG2_DIS
//    <name> reg_REG_SUB_TASKS_CHG2_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019038) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG2_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG2_DIS = (ptec_REG_SUB_TASKS_CHG2_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG2_DIS  --------------------------
// SVD Line: 13842

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG2_DIS
//    <name> REG_SUB_TASKS_CHG2_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019038) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG2_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG2_DIS = (ptec_REG_SUB_TASKS_CHG2_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG2_DIS_reg_REG_SUB_TASKS_CHG2_DIS </item>
//  </rtree>
//  


// -------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG3_DIS  -----------------------
// SVD Line: 13859

unsigned int ptec_REG_SUB_TASKS_CHG3_DIS __AT (0x4001903C);



// -----------  Field Item: ptec_REG_SUB_TASKS_CHG3_DIS_reg_REG_SUB_TASKS_CHG3_DIS  ---------------
// SVD Line: 13868

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG3_DIS_reg_REG_SUB_TASKS_CHG3_DIS
//    <name> reg_REG_SUB_TASKS_CHG3_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001903C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG3_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG3_DIS = (ptec_REG_SUB_TASKS_CHG3_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG3_DIS  --------------------------
// SVD Line: 13859

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG3_DIS
//    <name> REG_SUB_TASKS_CHG3_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001903C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG3_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG3_DIS = (ptec_REG_SUB_TASKS_CHG3_DIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG3_DIS_reg_REG_SUB_TASKS_CHG3_DIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: ptec_REG_CHEN  ------------------------------
// SVD Line: 13876

unsigned int ptec_REG_CHEN __AT (0x40019100);



// -------------------------  Field Item: ptec_REG_CHEN_reg_REG_CHEN  -----------------------------
// SVD Line: 13885

//  <item> SFDITEM_FIELD__ptec_REG_CHEN_reg_REG_CHEN
//    <name> reg_REG_CHEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019100) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_CHEN >> 0) & 0xFFFFFFFF), ((ptec_REG_CHEN = (ptec_REG_CHEN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ptec_REG_CHEN  ---------------------------------
// SVD Line: 13876

//  <rtree> SFDITEM_REG__ptec_REG_CHEN
//    <name> REG_CHEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019100) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHEN >> 0) & 0xFFFFFFFF), ((ptec_REG_CHEN = (ptec_REG_CHEN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHEN_reg_REG_CHEN </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHEN_set  ----------------------------
// SVD Line: 13893

unsigned int ptec_REG_CHEN_set __AT (0x40019104);



// ---------------------  Field Item: ptec_REG_CHEN_set_reg_REG_CHEN_set  -------------------------
// SVD Line: 13902

//  <item> SFDITEM_FIELD__ptec_REG_CHEN_set_reg_REG_CHEN_set
//    <name> reg_REG_CHEN_set </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019104) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_CHEN_set >> 0) & 0xFFFFFFFF), ((ptec_REG_CHEN_set = (ptec_REG_CHEN_set & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHEN_set  -------------------------------
// SVD Line: 13893

//  <rtree> SFDITEM_REG__ptec_REG_CHEN_set
//    <name> REG_CHEN_set </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019104) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHEN_set >> 0) & 0xFFFFFFFF), ((ptec_REG_CHEN_set = (ptec_REG_CHEN_set & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHEN_set_reg_REG_CHEN_set </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHEN_clr  ----------------------------
// SVD Line: 13910

unsigned int ptec_REG_CHEN_clr __AT (0x40019108);



// ---------------------  Field Item: ptec_REG_CHEN_clr_reg_REG_CHEN_clr  -------------------------
// SVD Line: 13919

//  <item> SFDITEM_FIELD__ptec_REG_CHEN_clr_reg_REG_CHEN_clr
//    <name> reg_REG_CHEN_clr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019108) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_CHEN_clr >> 0) & 0xFFFFFFFF), ((ptec_REG_CHEN_clr = (ptec_REG_CHEN_clr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHEN_clr  -------------------------------
// SVD Line: 13910

//  <rtree> SFDITEM_REG__ptec_REG_CHEN_clr
//    <name> REG_CHEN_clr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019108) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHEN_clr >> 0) & 0xFFFFFFFF), ((ptec_REG_CHEN_clr = (ptec_REG_CHEN_clr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHEN_clr_reg_REG_CHEN_clr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHG0_MAP  ----------------------------
// SVD Line: 13927

unsigned int ptec_REG_CHG0_MAP __AT (0x40019200);



// ---------------------  Field Item: ptec_REG_CHG0_MAP_reg_REG_CHG0_MAP  -------------------------
// SVD Line: 13936

//  <item> SFDITEM_FIELD__ptec_REG_CHG0_MAP_reg_REG_CHG0_MAP
//    <name> reg_REG_CHG0_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019200) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_CHG0_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG0_MAP = (ptec_REG_CHG0_MAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHG0_MAP  -------------------------------
// SVD Line: 13927

//  <rtree> SFDITEM_REG__ptec_REG_CHG0_MAP
//    <name> REG_CHG0_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019200) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHG0_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG0_MAP = (ptec_REG_CHG0_MAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHG0_MAP_reg_REG_CHG0_MAP </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHG1_MAP  ----------------------------
// SVD Line: 13944

unsigned int ptec_REG_CHG1_MAP __AT (0x40019204);



// ---------------------  Field Item: ptec_REG_CHG1_MAP_reg_REG_CHG1_MAP  -------------------------
// SVD Line: 13953

//  <item> SFDITEM_FIELD__ptec_REG_CHG1_MAP_reg_REG_CHG1_MAP
//    <name> reg_REG_CHG1_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019204) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_CHG1_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG1_MAP = (ptec_REG_CHG1_MAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHG1_MAP  -------------------------------
// SVD Line: 13944

//  <rtree> SFDITEM_REG__ptec_REG_CHG1_MAP
//    <name> REG_CHG1_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019204) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHG1_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG1_MAP = (ptec_REG_CHG1_MAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHG1_MAP_reg_REG_CHG1_MAP </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHG2_MAP  ----------------------------
// SVD Line: 13961

unsigned int ptec_REG_CHG2_MAP __AT (0x40019208);



// ---------------------  Field Item: ptec_REG_CHG2_MAP_reg_REG_CHG2_MAP  -------------------------
// SVD Line: 13970

//  <item> SFDITEM_FIELD__ptec_REG_CHG2_MAP_reg_REG_CHG2_MAP
//    <name> reg_REG_CHG2_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019208) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_CHG2_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG2_MAP = (ptec_REG_CHG2_MAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHG2_MAP  -------------------------------
// SVD Line: 13961

//  <rtree> SFDITEM_REG__ptec_REG_CHG2_MAP
//    <name> REG_CHG2_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019208) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHG2_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG2_MAP = (ptec_REG_CHG2_MAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHG2_MAP_reg_REG_CHG2_MAP </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHG3_MAP  ----------------------------
// SVD Line: 13978

unsigned int ptec_REG_CHG3_MAP __AT (0x4001920C);



// ---------------------  Field Item: ptec_REG_CHG3_MAP_reg_REG_CHG3_MAP  -------------------------
// SVD Line: 13987

//  <item> SFDITEM_FIELD__ptec_REG_CHG3_MAP_reg_REG_CHG3_MAP
//    <name> reg_REG_CHG3_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001920C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ptec_REG_CHG3_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG3_MAP = (ptec_REG_CHG3_MAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHG3_MAP  -------------------------------
// SVD Line: 13978

//  <rtree> SFDITEM_REG__ptec_REG_CHG3_MAP
//    <name> REG_CHG3_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001920C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHG3_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG3_MAP = (ptec_REG_CHG3_MAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHG3_MAP_reg_REG_CHG3_MAP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ptec  -------------------------------------
// SVD Line: 13593

//  <view> ptec
//    <name> ptec </name>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG0_EN </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG1_EN </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG2_EN </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG3_EN </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG0_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG1_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG2_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG3_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG0_EN </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG1_EN </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG2_EN </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG3_EN </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG0_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG1_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG2_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG3_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_CHEN </item>
//    <item> SFDITEM_REG__ptec_REG_CHEN_set </item>
//    <item> SFDITEM_REG__ptec_REG_CHEN_clr </item>
//    <item> SFDITEM_REG__ptec_REG_CHG0_MAP </item>
//    <item> SFDITEM_REG__ptec_REG_CHG1_MAP </item>
//    <item> SFDITEM_REG__ptec_REG_CHG2_MAP </item>
//    <item> SFDITEM_REG__ptec_REG_CHG3_MAP </item>
//  </view>
//  


// ----------------------  Register Item Address: ingasdm_ASDM_CTRL_ADDR  -------------------------
// SVD Line: 14008

unsigned int ingasdm_ASDM_CTRL_ADDR __AT (0x4001A000);



// ------------------  Field Item: ingasdm_ASDM_CTRL_ADDR_reg_ASDM_CTRL_ADDR  ---------------------
// SVD Line: 14017

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_reg_ASDM_CTRL_ADDR
//    <name> reg_ASDM_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A000) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_CTRL_ADDR = (ingasdm_ASDM_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ingasdm_ASDM_CTRL_ADDR  -----------------------------
// SVD Line: 14008

//  <rtree> SFDITEM_REG__ingasdm_ASDM_CTRL_ADDR
//    <name> ASDM_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A000) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_CTRL_ADDR = (ingasdm_ASDM_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_reg_ASDM_CTRL_ADDR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: ingasdm_ASDM_SR_ADDR  --------------------------
// SVD Line: 14025

unsigned int ingasdm_ASDM_SR_ADDR __AT (0x4001A004);



// --------------------  Field Item: ingasdm_ASDM_SR_ADDR_reg_ASDM_SR_ADDR  -----------------------
// SVD Line: 14034

//  <item> SFDITEM_FIELD__ingasdm_ASDM_SR_ADDR_reg_ASDM_SR_ADDR
//    <name> reg_ASDM_SR_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A004) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_SR_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_SR_ADDR = (ingasdm_ASDM_SR_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: ingasdm_ASDM_SR_ADDR  ------------------------------
// SVD Line: 14025

//  <rtree> SFDITEM_REG__ingasdm_ASDM_SR_ADDR
//    <name> ASDM_SR_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A004) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_SR_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_SR_ADDR = (ingasdm_ASDM_SR_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_SR_ADDR_reg_ASDM_SR_ADDR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ingasdm_ASDM_CLR_ADDR  --------------------------
// SVD Line: 14042

unsigned int ingasdm_ASDM_CLR_ADDR __AT (0x4001A008);



// -------------------  Field Item: ingasdm_ASDM_CLR_ADDR_reg_ASDM_CLR_ADDR  ----------------------
// SVD Line: 14051

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CLR_ADDR_reg_ASDM_CLR_ADDR
//    <name> reg_ASDM_CLR_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A008) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_CLR_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_CLR_ADDR = (ingasdm_ASDM_CLR_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: ingasdm_ASDM_CLR_ADDR  -----------------------------
// SVD Line: 14042

//  <rtree> SFDITEM_REG__ingasdm_ASDM_CLR_ADDR
//    <name> ASDM_CLR_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A008) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_CLR_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_CLR_ADDR = (ingasdm_ASDM_CLR_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CLR_ADDR_reg_ASDM_CLR_ADDR </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_MUTE_CTRL_ADDR  -----------------------
// SVD Line: 14059

unsigned int ingasdm_ASDM_MUTE_CTRL_ADDR __AT (0x4001A00C);



// -------------  Field Item: ingasdm_ASDM_MUTE_CTRL_ADDR_reg_ASDM_MUTE_CTRL_ADDR  ----------------
// SVD Line: 14068

//  <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_reg_ASDM_MUTE_CTRL_ADDR
//    <name> reg_ASDM_MUTE_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A00C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_MUTE_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_MUTE_CTRL_ADDR = (ingasdm_ASDM_MUTE_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_MUTE_CTRL_ADDR  --------------------------
// SVD Line: 14059

//  <rtree> SFDITEM_REG__ingasdm_ASDM_MUTE_CTRL_ADDR
//    <name> ASDM_MUTE_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A00C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_MUTE_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_MUTE_CTRL_ADDR = (ingasdm_ASDM_MUTE_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_reg_ASDM_MUTE_CTRL_ADDR </item>
//  </rtree>
//  


// --------------------  Register Item Address: ingasdm_ASDM_VOL_CTRL_ADDR  -----------------------
// SVD Line: 14076

unsigned int ingasdm_ASDM_VOL_CTRL_ADDR __AT (0x4001A010);



// --------------  Field Item: ingasdm_ASDM_VOL_CTRL_ADDR_reg_ASDM_VOL_CTRL_ADDR  -----------------
// SVD Line: 14085

//  <item> SFDITEM_FIELD__ingasdm_ASDM_VOL_CTRL_ADDR_reg_ASDM_VOL_CTRL_ADDR
//    <name> reg_ASDM_VOL_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A010) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_VOL_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_VOL_CTRL_ADDR = (ingasdm_ASDM_VOL_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_VOL_CTRL_ADDR  ---------------------------
// SVD Line: 14076

//  <rtree> SFDITEM_REG__ingasdm_ASDM_VOL_CTRL_ADDR
//    <name> ASDM_VOL_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A010) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_VOL_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_VOL_CTRL_ADDR = (ingasdm_ASDM_VOL_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_VOL_CTRL_ADDR_reg_ASDM_VOL_CTRL_ADDR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ingasdm_ASDM_DOUT_ADDR  -------------------------
// SVD Line: 14093

unsigned int ingasdm_ASDM_DOUT_ADDR __AT (0x4001A014);



// ------------------  Field Item: ingasdm_ASDM_DOUT_ADDR_reg_ASDM_DOUT_ADDR  ---------------------
// SVD Line: 14102

//  <item> SFDITEM_FIELD__ingasdm_ASDM_DOUT_ADDR_reg_ASDM_DOUT_ADDR
//    <name> reg_ASDM_DOUT_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A014) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_DOUT_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_DOUT_ADDR = (ingasdm_ASDM_DOUT_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ingasdm_ASDM_DOUT_ADDR  -----------------------------
// SVD Line: 14093

//  <rtree> SFDITEM_REG__ingasdm_ASDM_DOUT_ADDR
//    <name> ASDM_DOUT_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A014) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_DOUT_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_DOUT_ADDR = (ingasdm_ASDM_DOUT_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_DOUT_ADDR_reg_ASDM_DOUT_ADDR </item>
//  </rtree>
//  


// --------------------  Register Item Address: ingasdm_ASDM_HPF_COEF_ADDR  -----------------------
// SVD Line: 14110

unsigned int ingasdm_ASDM_HPF_COEF_ADDR __AT (0x4001A018);



// --------------  Field Item: ingasdm_ASDM_HPF_COEF_ADDR_reg_ASDM_HPF_COEF_ADDR  -----------------
// SVD Line: 14119

//  <item> SFDITEM_FIELD__ingasdm_ASDM_HPF_COEF_ADDR_reg_ASDM_HPF_COEF_ADDR
//    <name> reg_ASDM_HPF_COEF_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A018) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_HPF_COEF_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_HPF_COEF_ADDR = (ingasdm_ASDM_HPF_COEF_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_HPF_COEF_ADDR  ---------------------------
// SVD Line: 14110

//  <rtree> SFDITEM_REG__ingasdm_ASDM_HPF_COEF_ADDR
//    <name> ASDM_HPF_COEF_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A018) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_HPF_COEF_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_HPF_COEF_ADDR = (ingasdm_ASDM_HPF_COEF_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_HPF_COEF_ADDR_reg_ASDM_HPF_COEF_ADDR </item>
//  </rtree>
//  


// -----------------  Register Item Address: ingasdm_ASDM_RX_ERROR_CTRL_ADDR  ---------------------
// SVD Line: 14127

unsigned int ingasdm_ASDM_RX_ERROR_CTRL_ADDR __AT (0x4001A01C);



// ---------  Field Item: ingasdm_ASDM_RX_ERROR_CTRL_ADDR_reg_ASDM_RX_ERROR_CTRL_ADDR  ------------
// SVD Line: 14136

//  <item> SFDITEM_FIELD__ingasdm_ASDM_RX_ERROR_CTRL_ADDR_reg_ASDM_RX_ERROR_CTRL_ADDR
//    <name> reg_ASDM_RX_ERROR_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A01C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_RX_ERROR_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_RX_ERROR_CTRL_ADDR = (ingasdm_ASDM_RX_ERROR_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: ingasdm_ASDM_RX_ERROR_CTRL_ADDR  ------------------------
// SVD Line: 14127

//  <rtree> SFDITEM_REG__ingasdm_ASDM_RX_ERROR_CTRL_ADDR
//    <name> ASDM_RX_ERROR_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A01C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_RX_ERROR_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_RX_ERROR_CTRL_ADDR = (ingasdm_ASDM_RX_ERROR_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_RX_ERROR_CTRL_ADDR_reg_ASDM_RX_ERROR_CTRL_ADDR </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_AGC_CTRL0_ADDR  -----------------------
// SVD Line: 14144

unsigned int ingasdm_ASDM_AGC_CTRL0_ADDR __AT (0x4001A020);



// -------------  Field Item: ingasdm_ASDM_AGC_CTRL0_ADDR_reg_ASDM_AGC_CTRL0_ADDR  ----------------
// SVD Line: 14153

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL0_ADDR_reg_ASDM_AGC_CTRL0_ADDR
//    <name> reg_ASDM_AGC_CTRL0_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A020) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_AGC_CTRL0_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_CTRL0_ADDR = (ingasdm_ASDM_AGC_CTRL0_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_AGC_CTRL0_ADDR  --------------------------
// SVD Line: 14144

//  <rtree> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL0_ADDR
//    <name> ASDM_AGC_CTRL0_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A020) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_AGC_CTRL0_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_CTRL0_ADDR = (ingasdm_ASDM_AGC_CTRL0_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL0_ADDR_reg_ASDM_AGC_CTRL0_ADDR </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_AGC_CTRL1_ADDR  -----------------------
// SVD Line: 14161

unsigned int ingasdm_ASDM_AGC_CTRL1_ADDR __AT (0x4001A024);



// -------------  Field Item: ingasdm_ASDM_AGC_CTRL1_ADDR_reg_ASDM_AGC_CTRL1_ADDR  ----------------
// SVD Line: 14170

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL1_ADDR_reg_ASDM_AGC_CTRL1_ADDR
//    <name> reg_ASDM_AGC_CTRL1_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A024) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_AGC_CTRL1_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_CTRL1_ADDR = (ingasdm_ASDM_AGC_CTRL1_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_AGC_CTRL1_ADDR  --------------------------
// SVD Line: 14161

//  <rtree> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL1_ADDR
//    <name> ASDM_AGC_CTRL1_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A024) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_AGC_CTRL1_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_CTRL1_ADDR = (ingasdm_ASDM_AGC_CTRL1_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL1_ADDR_reg_ASDM_AGC_CTRL1_ADDR </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_AGC_CTRL2_ADDR  -----------------------
// SVD Line: 14178

unsigned int ingasdm_ASDM_AGC_CTRL2_ADDR __AT (0x4001A028);



// -------------  Field Item: ingasdm_ASDM_AGC_CTRL2_ADDR_reg_ASDM_AGC_CTRL2_ADDR  ----------------
// SVD Line: 14187

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_reg_ASDM_AGC_CTRL2_ADDR
//    <name> reg_ASDM_AGC_CTRL2_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A028) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_AGC_CTRL2_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_CTRL2_ADDR = (ingasdm_ASDM_AGC_CTRL2_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_AGC_CTRL2_ADDR  --------------------------
// SVD Line: 14178

//  <rtree> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL2_ADDR
//    <name> ASDM_AGC_CTRL2_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A028) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_AGC_CTRL2_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_CTRL2_ADDR = (ingasdm_ASDM_AGC_CTRL2_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_reg_ASDM_AGC_CTRL2_ADDR </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ingasdm_ASDM_AGC_ST_ADDR  ------------------------
// SVD Line: 14195

unsigned int ingasdm_ASDM_AGC_ST_ADDR __AT (0x4001A02C);



// ----------------  Field Item: ingasdm_ASDM_AGC_ST_ADDR_reg_ASDM_AGC_ST_ADDR  -------------------
// SVD Line: 14204

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_ST_ADDR_reg_ASDM_AGC_ST_ADDR
//    <name> reg_ASDM_AGC_ST_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A02C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_AGC_ST_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_ST_ADDR = (ingasdm_ASDM_AGC_ST_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: ingasdm_ASDM_AGC_ST_ADDR  ----------------------------
// SVD Line: 14195

//  <rtree> SFDITEM_REG__ingasdm_ASDM_AGC_ST_ADDR
//    <name> ASDM_AGC_ST_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A02C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_AGC_ST_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_ST_ADDR = (ingasdm_ASDM_AGC_ST_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_ST_ADDR_reg_ASDM_AGC_ST_ADDR </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_ANA_CTRL0_ADDR  -----------------------
// SVD Line: 14212

unsigned int ingasdm_ASDM_ANA_CTRL0_ADDR __AT (0x4001A030);



// -------------  Field Item: ingasdm_ASDM_ANA_CTRL0_ADDR_reg_ASDM_ANA_CTRL0_ADDR  ----------------
// SVD Line: 14221

//  <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_reg_ASDM_ANA_CTRL0_ADDR
//    <name> reg_ASDM_ANA_CTRL0_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A030) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_ANA_CTRL0_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_ANA_CTRL0_ADDR = (ingasdm_ASDM_ANA_CTRL0_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_ANA_CTRL0_ADDR  --------------------------
// SVD Line: 14212

//  <rtree> SFDITEM_REG__ingasdm_ASDM_ANA_CTRL0_ADDR
//    <name> ASDM_ANA_CTRL0_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A030) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_ANA_CTRL0_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_ANA_CTRL0_ADDR = (ingasdm_ASDM_ANA_CTRL0_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_reg_ASDM_ANA_CTRL0_ADDR </item>
//  </rtree>
//  


// ------------------  Register Item Address: ingasdm_ASDM_PGA_EN_IBIAS_ADDR  ---------------------
// SVD Line: 14229

unsigned int ingasdm_ASDM_PGA_EN_IBIAS_ADDR __AT (0x4001A034);



// ----------  Field Item: ingasdm_ASDM_PGA_EN_IBIAS_ADDR_reg_ASDM_PGA_EN_IBIAS_ADDR  -------------
// SVD Line: 14238

//  <item> SFDITEM_FIELD__ingasdm_ASDM_PGA_EN_IBIAS_ADDR_reg_ASDM_PGA_EN_IBIAS_ADDR
//    <name> reg_ASDM_PGA_EN_IBIAS_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A034) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_PGA_EN_IBIAS_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_PGA_EN_IBIAS_ADDR = (ingasdm_ASDM_PGA_EN_IBIAS_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: ingasdm_ASDM_PGA_EN_IBIAS_ADDR  -------------------------
// SVD Line: 14229

//  <rtree> SFDITEM_REG__ingasdm_ASDM_PGA_EN_IBIAS_ADDR
//    <name> ASDM_PGA_EN_IBIAS_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A034) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_PGA_EN_IBIAS_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_PGA_EN_IBIAS_ADDR = (ingasdm_ASDM_PGA_EN_IBIAS_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_PGA_EN_IBIAS_ADDR_reg_ASDM_PGA_EN_IBIAS_ADDR </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ingasdm_PGA_L_CTRL_ADDR  -------------------------
// SVD Line: 14246

unsigned int ingasdm_PGA_L_CTRL_ADDR __AT (0x4001A03C);



// -----------------  Field Item: ingasdm_PGA_L_CTRL_ADDR_reg_PGA_L_CTRL_ADDR  --------------------
// SVD Line: 14255

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_reg_PGA_L_CTRL_ADDR
//    <name> reg_PGA_L_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A03C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_PGA_L_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_PGA_L_CTRL_ADDR = (ingasdm_PGA_L_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ingasdm_PGA_L_CTRL_ADDR  ----------------------------
// SVD Line: 14246

//  <rtree> SFDITEM_REG__ingasdm_PGA_L_CTRL_ADDR
//    <name> PGA_L_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A03C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_PGA_L_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_PGA_L_CTRL_ADDR = (ingasdm_PGA_L_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_reg_PGA_L_CTRL_ADDR </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_PGA_L_VOL_CTRL_ADDR  -----------------------
// SVD Line: 14263

unsigned int ingasdm_PGA_L_VOL_CTRL_ADDR __AT (0x4001A040);



// -------------  Field Item: ingasdm_PGA_L_VOL_CTRL_ADDR_reg_PGA_L_VOL_CTRL_ADDR  ----------------
// SVD Line: 14272

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_VOL_CTRL_ADDR_reg_PGA_L_VOL_CTRL_ADDR
//    <name> reg_PGA_L_VOL_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A040) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_PGA_L_VOL_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_PGA_L_VOL_CTRL_ADDR = (ingasdm_PGA_L_VOL_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_PGA_L_VOL_CTRL_ADDR  --------------------------
// SVD Line: 14263

//  <rtree> SFDITEM_REG__ingasdm_PGA_L_VOL_CTRL_ADDR
//    <name> PGA_L_VOL_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A040) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_PGA_L_VOL_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_PGA_L_VOL_CTRL_ADDR = (ingasdm_PGA_L_VOL_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_VOL_CTRL_ADDR_reg_PGA_L_VOL_CTRL_ADDR </item>
//  </rtree>
//  


// --------------------  Register Item Address: ingasdm_MICBIAS_CTRL_ADDR  ------------------------
// SVD Line: 14280

unsigned int ingasdm_MICBIAS_CTRL_ADDR __AT (0x4001A044);



// ---------------  Field Item: ingasdm_MICBIAS_CTRL_ADDR_reg_MICBIAS_CTRL_ADDR  ------------------
// SVD Line: 14289

//  <item> SFDITEM_FIELD__ingasdm_MICBIAS_CTRL_ADDR_reg_MICBIAS_CTRL_ADDR
//    <name> reg_MICBIAS_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A044) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_MICBIAS_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_MICBIAS_CTRL_ADDR = (ingasdm_MICBIAS_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: ingasdm_MICBIAS_CTRL_ADDR  ---------------------------
// SVD Line: 14280

//  <rtree> SFDITEM_REG__ingasdm_MICBIAS_CTRL_ADDR
//    <name> MICBIAS_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A044) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_MICBIAS_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_MICBIAS_CTRL_ADDR = (ingasdm_MICBIAS_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_MICBIAS_CTRL_ADDR_reg_MICBIAS_CTRL_ADDR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ingasdm_CKGT_CTRL_ADDR  -------------------------
// SVD Line: 14297

unsigned int ingasdm_CKGT_CTRL_ADDR __AT (0x4001A048);



// ------------------  Field Item: ingasdm_CKGT_CTRL_ADDR_reg_CKGT_CTRL_ADDR  ---------------------
// SVD Line: 14306

//  <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_reg_CKGT_CTRL_ADDR
//    <name> reg_CKGT_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A048) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_CKGT_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_CKGT_CTRL_ADDR = (ingasdm_CKGT_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ingasdm_CKGT_CTRL_ADDR  -----------------------------
// SVD Line: 14297

//  <rtree> SFDITEM_REG__ingasdm_CKGT_CTRL_ADDR
//    <name> CKGT_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A048) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_CKGT_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_CKGT_CTRL_ADDR = (ingasdm_CKGT_CTRL_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_reg_CKGT_CTRL_ADDR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ingasdm_FIFO_ADDR  ----------------------------
// SVD Line: 14314

unsigned int ingasdm_FIFO_ADDR __AT (0x4001A04C);



// -----------------------  Field Item: ingasdm_FIFO_ADDR_reg_FIFO_ADDR  --------------------------
// SVD Line: 14323

//  <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_reg_FIFO_ADDR
//    <name> reg_FIFO_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A04C) reg description </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_FIFO_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_FIFO_ADDR = (ingasdm_FIFO_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ingasdm_FIFO_ADDR  -------------------------------
// SVD Line: 14314

//  <rtree> SFDITEM_REG__ingasdm_FIFO_ADDR
//    <name> FIFO_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A04C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_FIFO_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_FIFO_ADDR = (ingasdm_FIFO_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_reg_FIFO_ADDR </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: ingasdm  ------------------------------------
// SVD Line: 13997

//  <view> ingasdm
//    <name> ingasdm </name>
//    <item> SFDITEM_REG__ingasdm_ASDM_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_SR_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_CLR_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_MUTE_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_VOL_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_DOUT_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_HPF_COEF_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_RX_ERROR_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL0_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL1_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL2_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_AGC_ST_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_ANA_CTRL0_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_PGA_EN_IBIAS_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_PGA_L_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_PGA_L_VOL_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_MICBIAS_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_CKGT_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_FIFO_ADDR </item>
//  </view>
//  


// --------------------------------------   Menu: ing920  -----------------------------------------
// SVD Line: 3



// --------------------------------  Peripheral Menu: 'ing920'  -----------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> APBSPI
//    <m> APBSPI </m>
//  </b>
//  
//  <b> CACHE_CTRL
//    <m> CACHE_CTRL </m>
//  </b>
//  
//  <b> DMA
//    <m> DMA </m>
//  </b>
//  
//  <b> FLASH_SPI_CTRL
//    <m> FLASH_SPI_CTRL </m>
//  </b>
//  
//  <b> GPIO0
//    <m> GPIO0 </m>
//  </b>
//  
//  <b> GPIO1
//    <m> GPIO1 </m>
//  </b>
//  
//  <b> I2C
//    <m> I2C </m>
//  </b>
//  
//  <b> I2S
//    <m> I2S </m>
//  </b>
//  
//  <b> QSPI
//    <m> QSPI </m>
//  </b>
//  
//  <b> TIMER
//    <m> TIMER0 </m>
//  </b>
//  
//  <b> TIMER1
//    <m> TIMER1 </m>
//  </b>
//  
//  <b> TRNG
//    <m> TRNG </m>
//  </b>
//  
//  <b> UART
//    <m> UART0 </m>
//    <m> UART1 </m>
//  </b>
//  
//  <b> WDT
//    <m> WDT </m>
//  </b>
//  
//  <b> aon1_ctrl
//    <m> aon1_ctrl </m>
//  </b>
//  
//  <b> aon2_ctrl
//    <m> aon2_ctrl </m>
//  </b>
//  
//  <b> ingasdm
//    <m> ingasdm </m>
//  </b>
//  
//  <b> io_mux_ctrl
//    <m> io_mux_ctrl </m>
//  </b>
//  
//  <b> key_scanner
//    <m> key_scanner </m>
//  </b>
//  
//  <b> pte_bus
//    <m> pte_bus </m>
//  </b>
//  
//  <b> ptec
//    <m> ptec </m>
//  </b>
//  
//  <b> pwm
//    <m> pwm </m>
//  </b>
//  
//  <b> qdec
//    <m> qdec </m>
//  </b>
//  
//  <b> sadc
//    <m> sadc </m>
//  </b>
//  
//  <b> sys_ctrl
//    <m> sys_ctrl </m>
//  </b>
//  
