// Seed: 1274305643
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_14 = 1'b0;
  supply0 id_19;
  module_0(
      id_4, id_19, id_13, id_9, id_4, id_8
  );
  wire id_20;
  id_21(
      .id_0(1),
      .id_1(id_1),
      .id_2(1),
      .id_3(id_5),
      .id_4(1 ** id_13),
      .id_5(id_19 && 1'b0),
      .id_6(1),
      .id_7(id_2),
      .id_8(id_9)
  );
  tri1 id_22;
  assign id_22 = 1;
  assign id_1[1 : 1'h0] = id_16;
endmodule
