

================================================================
== Vitis HLS Report for 'colector_display'
================================================================
* Date:           Sat Sep  2 15:37:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        collector_display
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.072 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.000 ns|  7.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.07>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, i32 1" [../hls_src/collector_display.cpp:47]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %tmp, void %if.end27, void %if.then" [../hls_src/collector_display.cpp:47]   --->   Operation 4 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V" [../hls_src/collector_display.cpp:50]   --->   Operation 5 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_data_data = extractvalue i84 %empty" [../hls_src/collector_display.cpp:50]   --->   Operation 6 'extractvalue' 'input_data_data' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_data_user = extractvalue i84 %empty" [../hls_src/collector_display.cpp:50]   --->   Operation 7 'extractvalue' 'input_data_user' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_data_last = extractvalue i84 %empty" [../hls_src/collector_display.cpp:50]   --->   Operation 8 'extractvalue' 'input_data_last' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%numWrites_load = load i32 %numWrites" [../hls_src/collector_display.cpp:72]   --->   Operation 9 'load' 'numWrites_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%accum_load = load i64 %accum" [../hls_src/collector_display.cpp:69]   --->   Operation 10 'load' 'accum_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %input_data_user, void %if.else, void %if.then5" [../hls_src/collector_display.cpp:53]   --->   Operation 11 'br' 'br_ln53' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %input_data_last, void %if.else11, void %if.then9" [../hls_src/collector_display.cpp:60]   --->   Operation 12 'br' 'br_ln60' <Predicate = (tmp & !input_data_user)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%columns_counter_load = load i11 %columns_counter" [../hls_src/collector_display.cpp:65]   --->   Operation 13 'load' 'columns_counter_load' <Predicate = (tmp & !input_data_user & !input_data_last)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.63ns)   --->   "%add_ln65 = add i11 %columns_counter_load, i11 1" [../hls_src/collector_display.cpp:65]   --->   Operation 14 'add' 'add_ln65' <Predicate = (tmp & !input_data_user & !input_data_last)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 15 'br' 'br_ln0' <Predicate = (tmp & !input_data_user & !input_data_last)> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln63 = br void %if.end" [../hls_src/collector_display.cpp:63]   --->   Operation 16 'br' 'br_ln63' <Predicate = (tmp & !input_data_user & input_data_last)> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%storemerge = phi i11 %add_ln65, void %if.else11, i11 0, void %if.then9" [../hls_src/collector_display.cpp:65]   --->   Operation 17 'phi' 'storemerge' <Predicate = (tmp & !input_data_user)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%phitmp = add i32 %numWrites_load, i32 1" [../hls_src/collector_display.cpp:72]   --->   Operation 18 'add' 'phitmp' <Predicate = (tmp & !input_data_user)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end13"   --->   Operation 19 'br' 'br_ln0' <Predicate = (tmp & !input_data_user)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln54 = store i10 0, i10 %rows_counter" [../hls_src/collector_display.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = (tmp & input_data_user)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln58 = br void %if.end13" [../hls_src/collector_display.cpp:58]   --->   Operation 21 'br' 'br_ln58' <Predicate = (tmp & input_data_user)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%storemerge3 = phi i11 %storemerge, void %if.end, i11 0, void %if.then5" [../hls_src/collector_display.cpp:65]   --->   Operation 22 'phi' 'storemerge3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln72 = phi i32 %phitmp, void %if.end, i32 1, void %if.then5" [../hls_src/collector_display.cpp:72]   --->   Operation 23 'phi' 'phi_ln72' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln70)   --->   "%accum_loc_0 = phi i64 %accum_load, void %if.end, i64 0, void %if.then5" [../hls_src/collector_display.cpp:69]   --->   Operation 24 'phi' 'accum_loc_0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln55 = store i11 %storemerge3, i11 %columns_counter" [../hls_src/collector_display.cpp:55]   --->   Operation 25 'store' 'store_ln55' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_data_data, i32 32, i32 63" [../hls_src/collector_display.cpp:69]   --->   Operation 26 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i32 %tmp_s" [../hls_src/collector_display.cpp:70]   --->   Operation 27 'zext' 'zext_ln70' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i64 %input_data_data" [../hls_src/collector_display.cpp:70]   --->   Operation 28 'trunc' 'trunc_ln70' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i32 %trunc_ln70" [../hls_src/collector_display.cpp:70]   --->   Operation 29 'zext' 'zext_ln70_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln70_1 = add i33 %zext_ln70, i33 %zext_ln70_1" [../hls_src/collector_display.cpp:70]   --->   Operation 30 'add' 'add_ln70_1' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln70)   --->   "%zext_ln70_2 = zext i33 %add_ln70_1" [../hls_src/collector_display.cpp:70]   --->   Operation 31 'zext' 'zext_ln70_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln70 = add i64 %zext_ln70_2, i64 %accum_loc_0" [../hls_src/collector_display.cpp:70]   --->   Operation 32 'add' 'add_ln70' <Predicate = (tmp)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln57 = store i64 %add_ln70, i64 %accum" [../hls_src/collector_display.cpp:57]   --->   Operation 33 'store' 'store_ln57' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln56 = store i32 %phi_ln72, i32 %numWrites" [../hls_src/collector_display.cpp:56]   --->   Operation 34 'store' 'store_ln56' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.14>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../hls_src/collector_display.cpp:45]   --->   Operation 35 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [../hls_src/collector_display.cpp:20]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln20 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../hls_src/collector_display.cpp:20]   --->   Operation 37 'specinterface' 'specinterface_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %strm_in_V_data_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_keep_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_strb_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_user_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_id_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_dest_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %total_size"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_size, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_size, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %received"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %received, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %accum_total"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %accum_total, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %accum_total, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %processed_elem"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %processed_elem, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %processed_elem, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_img"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_img, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_img, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.00ns)   --->   "%total_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %total_size"   --->   Operation 60 'read' 'total_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln47 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty_10" [../hls_src/collector_display.cpp:47]   --->   Operation 61 'specaxissidechannel' 'specaxissidechannel_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%rows_counter_load = load i10 %rows_counter" [../hls_src/collector_display.cpp:61]   --->   Operation 62 'load' 'rows_counter_load' <Predicate = (tmp & !input_data_user & input_data_last)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln61 = add i10 %rows_counter_load, i10 1" [../hls_src/collector_display.cpp:61]   --->   Operation 63 'add' 'add_ln61' <Predicate = (tmp & !input_data_user & input_data_last)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln61 = store i10 %add_ln61, i10 %rows_counter" [../hls_src/collector_display.cpp:61]   --->   Operation 64 'store' 'store_ln61' <Predicate = (tmp & !input_data_user & input_data_last)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.00ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %processed_elem, i32 %phi_ln72" [../hls_src/collector_display.cpp:72]   --->   Operation 65 'write' 'write_ln72' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 66 [1/1] (2.55ns)   --->   "%icmp_ln75 = icmp_eq  i32 %phi_ln72, i32 %total_size_read" [../hls_src/collector_display.cpp:75]   --->   Operation 66 'icmp' 'icmp_ln75' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%image_ok_load = load i32 %image_ok" [../hls_src/collector_display.cpp:76]   --->   Operation 67 'load' 'image_ok_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %if.else23, void %if.then20" [../hls_src/collector_display.cpp:75]   --->   Operation 68 'br' 'br_ln75' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%image_wr_load = load i32 %image_wr" [../hls_src/collector_display.cpp:78]   --->   Operation 69 'load' 'image_wr_load' <Predicate = (tmp & !icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln78 = add i32 %image_wr_load, i32 1" [../hls_src/collector_display.cpp:78]   --->   Operation 70 'add' 'add_ln78' <Predicate = (tmp & !icmp_ln75)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %add_ln78, i32 %image_wr" [../hls_src/collector_display.cpp:78]   --->   Operation 71 'store' 'store_ln78' <Predicate = (tmp & !icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end26"   --->   Operation 72 'br' 'br_ln0' <Predicate = (tmp & !icmp_ln75)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %image_ok_load, i32 1" [../hls_src/collector_display.cpp:76]   --->   Operation 73 'add' 'add_ln76' <Predicate = (tmp & icmp_ln75)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %add_ln76, i32 %image_ok" [../hls_src/collector_display.cpp:76]   --->   Operation 74 'store' 'store_ln76' <Predicate = (tmp & icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln77 = br void %if.end26" [../hls_src/collector_display.cpp:77]   --->   Operation 75 'br' 'br_ln77' <Predicate = (tmp & icmp_ln75)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%image_ok_loc_0 = phi i32 %add_ln76, void %if.then20, i32 %image_ok_load, void %if.else23" [../hls_src/collector_display.cpp:76]   --->   Operation 76 'phi' 'image_ok_loc_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%storemerge1 = phi i1 1, void %if.then20, i1 0, void %if.else23"   --->   Operation 77 'phi' 'storemerge1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %received, i1 %storemerge1" [../hls_src/collector_display.cpp:78]   --->   Operation 78 'write' 'write_ln78' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %received_img, i32 %image_ok_loc_0" [../hls_src/collector_display.cpp:81]   --->   Operation 79 'write' 'write_ln81' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 80 [1/1] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.s_axilite.i64P0A, i64 %accum_total, i64 %add_ln70" [../hls_src/collector_display.cpp:82]   --->   Operation 80 'write' 'write_ln82' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln84 = br void %if.end27" [../hls_src/collector_display.cpp:84]   --->   Operation 81 'br' 'br_ln84' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [../hls_src/collector_display.cpp:85]   --->   Operation 82 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 1.890ns.

 <State 1>: 6.072ns
The critical path consists of the following:
	axis read operation ('empty', ../hls_src/collector_display.cpp:50) on port 'strm_in_V_data_V' (../hls_src/collector_display.cpp:50) [49]  (0.000 ns)
	'add' operation ('add_ln70_1', ../hls_src/collector_display.cpp:70) [83]  (2.552 ns)
	'add' operation ('add_ln70', ../hls_src/collector_display.cpp:70) [85]  (3.520 ns)

 <State 2>: 5.140ns
The critical path consists of the following:
	'load' operation ('image_ok_load', ../hls_src/collector_display.cpp:76) on static variable 'image_ok' [90]  (0.000 ns)
	'add' operation ('add_ln76', ../hls_src/collector_display.cpp:76) [98]  (2.552 ns)
	multiplexor before 'phi' operation ('image_ok_loc_0', ../hls_src/collector_display.cpp:76) with incoming values : ('image_ok_load', ../hls_src/collector_display.cpp:76) ('add_ln76', ../hls_src/collector_display.cpp:76) [102]  (1.588 ns)
	'phi' operation ('image_ok_loc_0', ../hls_src/collector_display.cpp:76) with incoming values : ('image_ok_load', ../hls_src/collector_display.cpp:76) ('add_ln76', ../hls_src/collector_display.cpp:76) [102]  (0.000 ns)
	s_axi write operation ('write_ln81', ../hls_src/collector_display.cpp:81) on port 'received_img' (../hls_src/collector_display.cpp:81) [105]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
