Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Mon Mar 20 11:41:57 2017
| Host         : ENGR-ECE232PC13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     8 |
| Minimum Number of register sites lost to control set restrictions |     0 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             256 |           87 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | U0/regFile[9][31]_i_1_n_0  |                  |               11 |             32 |
|  Clk_IBUF_BUFG | U0/regFile[8][31]_i_1_n_0  |                  |               11 |             32 |
|  Clk_IBUF_BUFG | U0/regFile[23][31]_i_1_n_0 |                  |               13 |             32 |
|  Clk_IBUF_BUFG | U0/regFile[22][31]_i_1_n_0 |                  |               11 |             32 |
|  Clk_IBUF_BUFG | U0/regFile[21][31]_i_1_n_0 |                  |               12 |             32 |
|  Clk_IBUF_BUFG | U0/regFile[20][31]_i_1_n_0 |                  |               11 |             32 |
|  Clk_IBUF_BUFG | U0/regFile[11][31]_i_1_n_0 |                  |                9 |             32 |
|  Clk_IBUF_BUFG | U0/regFile[10][31]_i_1_n_0 |                  |                9 |             32 |
+----------------+----------------------------+------------------+------------------+----------------+


