set_property SRC_FILE_INFO {cfile:/mnt/scratch/rzou/CM_Virtex_FW_Heater/proj/c2cSlave/ip/c2cSlave_C2CLink_0/c2cSlave_C2CLink_0.xdc rfile:../proj/c2cSlave/ip/c2cSlave_C2CLink_0/c2cSlave_C2CLink_0.xdc id:1 order:EARLY scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/mnt/scratch/rzou/CM_Virtex_FW_Heater/proj/c2cSlave/ip/c2cSlave_C2CLink_phy_0/ip_0/synth/c2cSlave_C2CLink_phy_0_gt.xdc rfile:../proj/c2cSlave/ip/c2cSlave_C2CLink_phy_0/ip_0/synth/c2cSlave_C2CLink_phy_0_gt.xdc id:2 order:EARLY scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/mnt/scratch/rzou/CM_Virtex_FW_Heater/proj/c2cSlave/ip/c2cSlave_C2CLink_phy_ibert_0/synth/c2cSlave_C2CLink_phy_ibert_0.xdc rfile:../proj/c2cSlave/ip/c2cSlave_C2CLink_phy_ibert_0/synth/c2cSlave_C2CLink_phy_ibert_0.xdc id:3 order:EARLY scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy_ibert/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/mnt/scratch/rzou/CM_Virtex_FW_Heater/proj/c2cSlave/ip/c2cSlave_VIRTEX_SYS_MGMT_0/c2cSlave_VIRTEX_SYS_MGMT_0.xdc rfile:../proj/c2cSlave/ip/c2cSlave_VIRTEX_SYS_MGMT_0/c2cSlave_VIRTEX_SYS_MGMT_0.xdc id:4 order:EARLY scoped_inst:c2csslave_wrapper_1/c2cSlave_i/VIRTEX_SYS_MGMT/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/mnt/scratch/rzou/CM_Virtex_FW_Heater/cores/Local_Clocking/Local_Clocking.xdc rfile:../cores/Local_Clocking/Local_Clocking.xdc id:5 order:EARLY scoped_inst:Local_Clocking_1/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/mnt/scratch/rzou/CM_Virtex_FW_Heater/src/top_pins.xdc rfile:../src/top_pins.xdc id:6} [current_design]
set_property SRC_FILE_INFO {cfile:/mnt/scratch/rzou/CM_Virtex_FW_Heater/src/top_timing.xdc rfile:../src/top_timing.xdc id:7} [current_design]
set_property SRC_FILE_INFO {cfile:/mnt/scratch/rzou/CM_Virtex_FW_Heater/src/power.xdc rfile:../src/power.xdc id:8} [current_design]
set_property SRC_FILE_INFO {cfile:/mnt/scratch/rzou/CM_Virtex_FW_Heater/proj/c2cSlave/ip/c2cSlave_C2CLink_0/c2cSlave_C2CLink_0_clocks.xdc rfile:../proj/c2cSlave/ip/c2cSlave_C2CLink_0/c2cSlave_C2CLink_0_clocks.xdc id:9 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:10 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:11 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:12 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:13 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:14 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:15 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:16 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:17 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:18 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:19 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:20 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:21 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:22 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:23 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:24 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:25 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:26 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:27 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:28 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:29 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:30 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:31 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:32 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:33 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:34 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:35 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:36 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:37 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:38 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:39 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:40 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:41 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:42 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:43 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:44 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../nfs/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:45 order:LATE scoped_inst:c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells -hierarchical -filter {NAME=~*slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg}]] -to [get_pins -filter {REF_PIN_NAME=~D} -of_objects [get_cells -hierarchical -filter {NAME=~*slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/axi_chip2chip_sync_cell_inst/sync_flop_0_reg*[*]}]] -datapath_only 10.000
current_instance
set_property src_info {type:SCOPED_XDC file:2 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst/gen_gtwizard_gtye4_top.c2cSlave_C2CLink_phy_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst/gen_gtwizard_gtye4_top.c2cSlave_C2CLink_phy_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst/gen_gtwizard_gtye4_top.c2cSlave_C2CLink_phy_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst/gen_gtwizard_gtye4_top.c2cSlave_C2CLink_phy_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst/gen_gtwizard_gtye4_top.c2cSlave_C2CLink_phy_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst/gen_gtwizard_gtye4_top.c2cSlave_C2CLink_phy_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[0]}]
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst
set_property src_info {type:SCOPED_XDC file:2 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTYE4_CHANNEL_X1Y0 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[24].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]
current_instance
set_property src_info {type:SCOPED_XDC file:2 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst/gen_gtwizard_gtye4_top.c2cSlave_C2CLink_phy_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/Q}]
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy/inst/c2cSlave_C2CLink_phy_0_core_i/c2cSlave_C2CLink_phy_0_wrapper_i/c2cSlave_C2CLink_phy_0_multi_gt_i/c2cSlave_C2CLink_phy_0_gt_i/inst
set_property src_info {type:SCOPED_XDC file:2 line:86 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user gtwizard_ultrascale -tags 1025417 -type METHODOLOGY -id TIMING-3 -description "added waiver for CPLL CAL local BUFG_GT usecase"  -scope -objects [get_pins -filter {REF_PIN_NAME=~*O} -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[*].*bufg_gt_*xoutclkmon_inst}]]
current_instance
set_property src_info {type:SCOPED_XDC file:3 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {c2csslave_wrapper_1/c2cSlave_i/C2CLink_phy_ibert/inst/GTYE4_CH[0].u_gtye4_ch/i_regs/rxrate_ovrd_o}]
current_instance c2csslave_wrapper_1/c2cSlave_i/VIRTEX_SYS_MGMT/U0
set_property src_info {type:SCOPED_XDC file:4 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD ANALOG [get_ports  vp]
set_property src_info {type:SCOPED_XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD ANALOG [get_ports  vn]
set_property src_info {type:SCOPED_XDC file:4 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SYSMONE4_X0Y0 [get_cells -hier {*inst_sysmon} -filter {NAME =~ *inst_sysmon}]
current_instance
current_instance Local_Clocking_1/inst
set_property src_info {type:SCOPED_XDC file:5 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1_p]] 0.05
current_instance
set_property src_info {type:XDC file:6 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS   [get_ports *_clk_200b]
set_property src_info {type:XDC file:6 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM_ADV TERM_100 [get_ports *_clk_200b]
set_property src_info {type:XDC file:6 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H28  [get_ports  n_clk_200b ]
set_property src_info {type:XDC file:6 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H27  [get_ports  p_clk_200b ]
set_property src_info {type:XDC file:6 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AV1  [get_ports  n_atca_ttc_in ]
set_property src_info {type:XDC file:6 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AV2  [get_ports  p_atca_ttc_in ]
set_property src_info {type:XDC file:6 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AV6  [get_ports  n_atca_tts_out ]
set_property src_info {type:XDC file:6 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AV7  [get_ports  p_atca_tts_out ]
set_property src_info {type:XDC file:6 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets amc13_clk_40_buf/O]
set_property src_info {type:XDC file:6 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS   [get_ports *_amc13_clk_40]
set_property src_info {type:XDC file:6 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM_ADV TERM_100 [get_ports *_amc13_clk_40]
set_property src_info {type:XDC file:6 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN33 [get_ports  n_amc13_clk_40 ]
set_property src_info {type:XDC file:6 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN32 [get_ports  p_amc13_clk_40 ]
set_property src_info {type:XDC file:6 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS   [get_ports *_amc13_cdr_data]
set_property src_info {type:XDC file:6 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM_ADV TERM_100 [get_ports *_amc13_cdr_data]
set_property src_info {type:XDC file:6 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP34 [get_ports  n_amc13_cdr_data ]
set_property src_info {type:XDC file:6 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN34 [get_ports  p_amc13_cdr_data ]
set_property src_info {type:XDC file:6 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS   [get_ports *_amc13_tts_out]
set_property src_info {type:XDC file:6 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AR33 [get_ports  n_amc13_tts_out ]
set_property src_info {type:XDC file:6 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP33 [get_ports  p_amc13_tts_out ]
set_property src_info {type:XDC file:6 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT10 [get_ports  n_clk0_chan0 ]
set_property src_info {type:XDC file:6 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT11 [get_ports  p_clk0_chan0 ]
set_property src_info {type:XDC file:6 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP10 [get_ports  n_clk1_chan0 ]
set_property src_info {type:XDC file:6 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP11 [get_ports  p_clk1_chan0 ]
set_property src_info {type:XDC file:6 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH10 [get_ports  n_clk0_chan1 ]
set_property src_info {type:XDC file:6 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH11 [get_ports  p_clk0_chan1 ]
set_property src_info {type:XDC file:6 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF10 [get_ports  n_clk1_chan1 ]
set_property src_info {type:XDC file:6 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF11 [get_ports  p_clk1_chan1 ]
set_property src_info {type:XDC file:6 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T10  [get_ports  n_clk0_chan2 ]
set_property src_info {type:XDC file:6 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T11  [get_ports  p_clk0_chan2 ]
set_property src_info {type:XDC file:6 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P10  [get_ports  n_clk1_chan2 ]
set_property src_info {type:XDC file:6 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P11  [get_ports  p_clk1_chan2 ]
set_property src_info {type:XDC file:6 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H10  [get_ports  n_clk0_chan3 ]
set_property src_info {type:XDC file:6 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H11  [get_ports  p_clk0_chan3 ]
set_property src_info {type:XDC file:6 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F10  [get_ports  n_clk1_chan3 ]
set_property src_info {type:XDC file:6 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F11  [get_ports  p_clk1_chan3 ]
set_property src_info {type:XDC file:6 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BA41 [get_ports  n_util_clk_chan1 ]
set_property src_info {type:XDC file:6 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BA40 [get_ports  p_util_clk_chan1 ]
set_property src_info {type:XDC file:6 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AV39 [get_ports  n_clk0_chan4 ]
set_property src_info {type:XDC file:6 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AV38 [get_ports  p_clk0_chan4 ]
set_property src_info {type:XDC file:6 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU37 [get_ports  n_clk1_chan4 ]
set_property src_info {type:XDC file:6 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU36 [get_ports  p_clk1_chan4 ]
set_property src_info {type:XDC file:6 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL37 [get_ports  n_clk0_chan5 ]
set_property src_info {type:XDC file:6 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL36 [get_ports  p_clk0_chan5 ]
set_property src_info {type:XDC file:6 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ37 [get_ports  n_clk1_chan5 ]
set_property src_info {type:XDC file:6 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ36 [get_ports  p_clk1_chan5 ]
set_property src_info {type:XDC file:6 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AC37 [get_ports  n_clk0_chan6 ]
set_property src_info {type:XDC file:6 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AC36 [get_ports  p_clk0_chan6 ]
set_property src_info {type:XDC file:6 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA37 [get_ports  n_clk1_chan6 ]
set_property src_info {type:XDC file:6 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA36 [get_ports  p_clk1_chan6 ]
set_property src_info {type:XDC file:6 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R37  [get_ports  n_clk0_chan7 ]
set_property src_info {type:XDC file:6 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R36  [get_ports  p_clk0_chan7 ]
set_property src_info {type:XDC file:6 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N37  [get_ports  n_clk1_chan7 ]
set_property src_info {type:XDC file:6 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N36  [get_ports  p_clk1_chan7 ]
set_property src_info {type:XDC file:6 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BC46 [get_ports  {n_mgt_k2v[0]} ]
set_property src_info {type:XDC file:6 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BC45 [get_ports  {p_mgt_k2v[0]} ]
set_property src_info {type:XDC file:6 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BA46 [get_ports  {n_mgt_k2v[1]} ]
set_property src_info {type:XDC file:6 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BA45 [get_ports  {p_mgt_k2v[1]} ]
set_property src_info {type:XDC file:6 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AW46 [get_ports  {n_mgt_k2v[2]} ]
set_property src_info {type:XDC file:6 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AW45 [get_ports  {p_mgt_k2v[2]} ]
set_property src_info {type:XDC file:6 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BF42 [get_ports  {n_mgt_v2k[0]} ]
set_property src_info {type:XDC file:6 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BF43 [get_ports  {p_mgt_v2k[0]} ]
set_property src_info {type:XDC file:6 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BD43 [get_ports  {n_mgt_v2k[1]} ]
set_property src_info {type:XDC file:6 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BD42 [get_ports  {p_mgt_v2k[1]} ]
set_property src_info {type:XDC file:6 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BB43 [get_ports  {n_mgt_v2k[2]} ]
set_property src_info {type:XDC file:6 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BB42 [get_ports  {p_mgt_v2k[2]} ]
set_property src_info {type:XDC file:6 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BC1  [get_ports  {n_mgt_z2v[2]} ]
set_property src_info {type:XDC file:6 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BC2  [get_ports  {p_mgt_z2v[2]} ]
set_property src_info {type:XDC file:6 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BF4  [get_ports  {n_mgt_v2z[2]} ]
set_property src_info {type:XDC file:6 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BF5  [get_ports  {p_mgt_v2z[2]} ]
set_property src_info {type:XDC file:6 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports dip_sw*]
set_property src_info {type:XDC file:6 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A28  [get_ports {dip_sw[2]} ]
set_property src_info {type:XDC file:6 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A27  [get_ports {dip_sw[3]} ]
set_property src_info {type:XDC file:6 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports *_tm4c]
set_property src_info {type:XDC file:6 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL33 [get_ports from_tm4c ]
set_property src_info {type:XDC file:6 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU34 [get_ports to_tm4c]
set_property src_info {type:XDC file:6 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports *_kv_spare*]
set_property src_info {type:XDC file:6 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BB34 [get_ports  {n_kv_spare[0]} ]
set_property src_info {type:XDC file:6 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BC38 [get_ports  {n_kv_spare[1]} ]
set_property src_info {type:XDC file:6 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AY36 [get_ports  {n_kv_spare[2]} ]
set_property src_info {type:XDC file:6 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BD39 [get_ports  {n_kv_spare[3]} ]
set_property src_info {type:XDC file:6 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AW33 [get_ports  {n_kv_spare[4]} ]
set_property src_info {type:XDC file:6 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AW36 [get_ports  {n_kv_spare[5]} ]
set_property src_info {type:XDC file:6 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BE36 [get_ports  {n_kv_spare[6]} ]
set_property src_info {type:XDC file:6 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BE40 [get_ports  {n_kv_spare[7]} ]
set_property src_info {type:XDC file:6 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT34 [get_ports  {n_kv_spare[8]} ]
set_property src_info {type:XDC file:6 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BF40 [get_ports  {n_kv_spare[9]} ]
set_property src_info {type:XDC file:6 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BD34 [get_ports  {n_kv_spare[10]} ]
set_property src_info {type:XDC file:6 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BF38 [get_ports  {n_kv_spare[11]} ]
set_property src_info {type:XDC file:6 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BF37 [get_ports  {n_kv_spare[12]} ]
set_property src_info {type:XDC file:6 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BA34 [get_ports  {p_kv_spare[0]} ]
set_property src_info {type:XDC file:6 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BB38 [get_ports  {p_kv_spare[1]} ]
set_property src_info {type:XDC file:6 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AY35 [get_ports  {p_kv_spare[2]} ]
set_property src_info {type:XDC file:6 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BC39 [get_ports  {p_kv_spare[3]} ]
set_property src_info {type:XDC file:6 line:252 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AV33 [get_ports  {p_kv_spare[4]} ]
set_property src_info {type:XDC file:6 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AW35 [get_ports  {p_kv_spare[5]} ]
set_property src_info {type:XDC file:6 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BD36 [get_ports  {p_kv_spare[6]} ]
set_property src_info {type:XDC file:6 line:255 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BD40 [get_ports  {p_kv_spare[7]} ]
set_property src_info {type:XDC file:6 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT33 [get_ports  {p_kv_spare[8]} ]
set_property src_info {type:XDC file:6 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BF39 [get_ports  {p_kv_spare[9]} ]
set_property src_info {type:XDC file:6 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BC34 [get_ports  {p_kv_spare[10]} ]
set_property src_info {type:XDC file:6 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BE38 [get_ports  {p_kv_spare[11]} ]
set_property src_info {type:XDC file:6 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  BE37 [get_ports  {p_kv_spare[12]} ]
set_property src_info {type:XDC file:6 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP1  [get_ports  {n_ff1_recv[0]} ]
set_property src_info {type:XDC file:6 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AR3  [get_ports  {n_ff1_recv[1]} ]
set_property src_info {type:XDC file:6 line:267 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT1  [get_ports  {n_ff1_recv[2]} ]
set_property src_info {type:XDC file:6 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU3  [get_ports  {n_ff1_recv[3]} ]
set_property src_info {type:XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP2  [get_ports  {p_ff1_recv[0]} ]
set_property src_info {type:XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AR4  [get_ports  {p_ff1_recv[1]} ]
set_property src_info {type:XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT2  [get_ports  {p_ff1_recv[2]} ]
set_property src_info {type:XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU4  [get_ports  {p_ff1_recv[3]} ]
set_property src_info {type:XDC file:6 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP6  [get_ports  {n_ff1_xmit[0]} ]
set_property src_info {type:XDC file:6 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AR8  [get_ports  {n_ff1_xmit[1]} ]
set_property src_info {type:XDC file:6 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT6  [get_ports  {n_ff1_xmit[2]} ]
set_property src_info {type:XDC file:6 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU8  [get_ports  {n_ff1_xmit[3]} ]
set_property src_info {type:XDC file:6 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP7  [get_ports  {p_ff1_xmit[0]} ]
set_property src_info {type:XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AR9  [get_ports  {p_ff1_xmit[1]} ]
set_property src_info {type:XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT7  [get_ports  {p_ff1_xmit[2]} ]
set_property src_info {type:XDC file:6 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU9  [get_ports  {p_ff1_xmit[3]} ]
set_property src_info {type:XDC file:6 line:289 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AK1  [get_ports  {n_ff2_recv[0]} ]
set_property src_info {type:XDC file:6 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL3  [get_ports  {n_ff2_recv[1]} ]
set_property src_info {type:XDC file:6 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AM1  [get_ports  {n_ff2_recv[2]} ]
set_property src_info {type:XDC file:6 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN3  [get_ports  {n_ff2_recv[3]} ]
set_property src_info {type:XDC file:6 line:293 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AK2  [get_ports  {p_ff2_recv[0]} ]
set_property src_info {type:XDC file:6 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL4  [get_ports  {p_ff2_recv[1]} ]
set_property src_info {type:XDC file:6 line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AM2  [get_ports  {p_ff2_recv[2]} ]
set_property src_info {type:XDC file:6 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN4  [get_ports  {p_ff2_recv[3]} ]
set_property src_info {type:XDC file:6 line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AK6  [get_ports  {n_ff2_xmit[0]} ]
set_property src_info {type:XDC file:6 line:302 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL8  [get_ports  {n_ff2_xmit[1]} ]
set_property src_info {type:XDC file:6 line:303 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AM6  [get_ports  {n_ff2_xmit[2]} ]
set_property src_info {type:XDC file:6 line:304 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN8  [get_ports  {n_ff2_xmit[3]} ]
set_property src_info {type:XDC file:6 line:305 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AK7  [get_ports  {p_ff2_xmit[0]} ]
set_property src_info {type:XDC file:6 line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL9  [get_ports  {p_ff2_xmit[1]} ]
set_property src_info {type:XDC file:6 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AM7  [get_ports  {p_ff2_xmit[2]} ]
set_property src_info {type:XDC file:6 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN9  [get_ports  {p_ff2_xmit[3]} ]
set_property src_info {type:XDC file:6 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF1  [get_ports  {n_ff3_recv[0]} ]
set_property src_info {type:XDC file:6 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AG3  [get_ports  {n_ff3_recv[1]} ]
set_property src_info {type:XDC file:6 line:315 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH1  [get_ports  {n_ff3_recv[2]} ]
set_property src_info {type:XDC file:6 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ3  [get_ports  {n_ff3_recv[3]} ]
set_property src_info {type:XDC file:6 line:317 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF2  [get_ports  {p_ff3_recv[0]} ]
set_property src_info {type:XDC file:6 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AG4  [get_ports  {p_ff3_recv[1]} ]
set_property src_info {type:XDC file:6 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH2  [get_ports  {p_ff3_recv[2]} ]
set_property src_info {type:XDC file:6 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ4  [get_ports  {p_ff3_recv[3]} ]
set_property src_info {type:XDC file:6 line:325 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF6  [get_ports  {n_ff3_xmit[0]} ]
set_property src_info {type:XDC file:6 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AG8  [get_ports  {n_ff3_xmit[1]} ]
set_property src_info {type:XDC file:6 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH6  [get_ports  {n_ff3_xmit[2]} ]
set_property src_info {type:XDC file:6 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ8  [get_ports  {n_ff3_xmit[3]} ]
set_property src_info {type:XDC file:6 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF7  [get_ports  {p_ff3_xmit[0]} ]
set_property src_info {type:XDC file:6 line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AG9  [get_ports  {p_ff3_xmit[1]} ]
set_property src_info {type:XDC file:6 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH7  [get_ports  {p_ff3_xmit[2]} ]
set_property src_info {type:XDC file:6 line:332 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ9  [get_ports  {p_ff3_xmit[3]} ]
set_property src_info {type:XDC file:6 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AB1  [get_ports  {n_ff4_recv[0]} ]
set_property src_info {type:XDC file:6 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AC3  [get_ports  {n_ff4_recv[1]} ]
set_property src_info {type:XDC file:6 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AD1  [get_ports  {n_ff4_recv[2]} ]
set_property src_info {type:XDC file:6 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AE3  [get_ports  {n_ff4_recv[3]} ]
set_property src_info {type:XDC file:6 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AB2  [get_ports  {p_ff4_recv[0]} ]
set_property src_info {type:XDC file:6 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AC4  [get_ports  {p_ff4_recv[1]} ]
set_property src_info {type:XDC file:6 line:343 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AD2  [get_ports  {p_ff4_recv[2]} ]
set_property src_info {type:XDC file:6 line:344 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AE4  [get_ports  {p_ff4_recv[3]} ]
set_property src_info {type:XDC file:6 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AB6  [get_ports  {n_ff4_xmit[0]} ]
set_property src_info {type:XDC file:6 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AC8  [get_ports  {n_ff4_xmit[1]} ]
set_property src_info {type:XDC file:6 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AD6  [get_ports  {n_ff4_xmit[2]} ]
set_property src_info {type:XDC file:6 line:352 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AE8  [get_ports  {n_ff4_xmit[3]} ]
set_property src_info {type:XDC file:6 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AB7  [get_ports  {p_ff4_xmit[0]} ]
set_property src_info {type:XDC file:6 line:354 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AC9  [get_ports  {p_ff4_xmit[1]} ]
set_property src_info {type:XDC file:6 line:355 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AD7  [get_ports  {p_ff4_xmit[2]} ]
set_property src_info {type:XDC file:6 line:356 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AE9  [get_ports  {p_ff4_xmit[3]} ]
set_property src_info {type:XDC file:6 line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  V1   [get_ports  {n_ff5_recv[0]} ]
set_property src_info {type:XDC file:6 line:362 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  W3   [get_ports  {n_ff5_recv[1]} ]
set_property src_info {type:XDC file:6 line:363 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  Y1   [get_ports  {n_ff5_recv[2]} ]
set_property src_info {type:XDC file:6 line:364 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA3  [get_ports  {n_ff5_recv[3]} ]
set_property src_info {type:XDC file:6 line:365 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  V2   [get_ports  {p_ff5_recv[0]} ]
set_property src_info {type:XDC file:6 line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  W4   [get_ports  {p_ff5_recv[1]} ]
set_property src_info {type:XDC file:6 line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  Y2   [get_ports  {p_ff5_recv[2]} ]
set_property src_info {type:XDC file:6 line:368 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA4  [get_ports  {p_ff5_recv[3]} ]
set_property src_info {type:XDC file:6 line:373 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  V6   [get_ports  {n_ff5_xmit[0]} ]
set_property src_info {type:XDC file:6 line:374 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  W8   [get_ports  {n_ff5_xmit[1]} ]
set_property src_info {type:XDC file:6 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  Y6   [get_ports  {n_ff5_xmit[2]} ]
set_property src_info {type:XDC file:6 line:376 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA8  [get_ports  {n_ff5_xmit[3]} ]
set_property src_info {type:XDC file:6 line:377 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  V7   [get_ports  {p_ff5_xmit[0]} ]
set_property src_info {type:XDC file:6 line:378 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  W9   [get_ports  {p_ff5_xmit[1]} ]
set_property src_info {type:XDC file:6 line:379 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  Y7   [get_ports  {p_ff5_xmit[2]} ]
set_property src_info {type:XDC file:6 line:380 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA9  [get_ports  {p_ff5_xmit[3]} ]
set_property src_info {type:XDC file:6 line:385 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P1   [get_ports  {n_ff6_recv[0]} ]
set_property src_info {type:XDC file:6 line:386 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R3   [get_ports  {n_ff6_recv[1]} ]
set_property src_info {type:XDC file:6 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T1   [get_ports  {n_ff6_recv[2]} ]
set_property src_info {type:XDC file:6 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  U3   [get_ports  {n_ff6_recv[3]} ]
set_property src_info {type:XDC file:6 line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P2   [get_ports  {p_ff6_recv[0]} ]
set_property src_info {type:XDC file:6 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R4   [get_ports  {p_ff6_recv[1]} ]
set_property src_info {type:XDC file:6 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T2   [get_ports  {p_ff6_recv[2]} ]
set_property src_info {type:XDC file:6 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  U4   [get_ports  {p_ff6_recv[3]} ]
set_property src_info {type:XDC file:6 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P6   [get_ports  {n_ff6_xmit[0]} ]
set_property src_info {type:XDC file:6 line:398 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R8   [get_ports  {n_ff6_xmit[1]} ]
set_property src_info {type:XDC file:6 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T6   [get_ports  {n_ff6_xmit[2]} ]
set_property src_info {type:XDC file:6 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  U8   [get_ports  {n_ff6_xmit[3]} ]
set_property src_info {type:XDC file:6 line:401 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P7   [get_ports  {p_ff6_xmit[0]} ]
set_property src_info {type:XDC file:6 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R9   [get_ports  {p_ff6_xmit[1]} ]
set_property src_info {type:XDC file:6 line:403 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T7   [get_ports  {p_ff6_xmit[2]} ]
set_property src_info {type:XDC file:6 line:404 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  U9   [get_ports  {p_ff6_xmit[3]} ]
set_property src_info {type:XDC file:6 line:409 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU46 [get_ports  {n_ff7_recv[0]} ]
set_property src_info {type:XDC file:6 line:410 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT44 [get_ports  {n_ff7_recv[1]} ]
set_property src_info {type:XDC file:6 line:411 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AR46 [get_ports  {n_ff7_recv[2]} ]
set_property src_info {type:XDC file:6 line:412 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP44 [get_ports  {n_ff7_recv[3]} ]
set_property src_info {type:XDC file:6 line:413 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU45 [get_ports  {p_ff7_recv[0]} ]
set_property src_info {type:XDC file:6 line:414 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT43 [get_ports  {p_ff7_recv[1]} ]
set_property src_info {type:XDC file:6 line:415 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AR45 [get_ports  {p_ff7_recv[2]} ]
set_property src_info {type:XDC file:6 line:416 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP43 [get_ports  {p_ff7_recv[3]} ]
set_property src_info {type:XDC file:6 line:421 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU41 [get_ports  {n_ff7_xmit[0]} ]
set_property src_info {type:XDC file:6 line:422 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT39 [get_ports  {n_ff7_xmit[1]} ]
set_property src_info {type:XDC file:6 line:423 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AR41 [get_ports  {n_ff7_xmit[2]} ]
set_property src_info {type:XDC file:6 line:424 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP39 [get_ports  {n_ff7_xmit[3]} ]
set_property src_info {type:XDC file:6 line:425 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AU40 [get_ports  {p_ff7_xmit[0]} ]
set_property src_info {type:XDC file:6 line:426 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AT38 [get_ports  {p_ff7_xmit[1]} ]
set_property src_info {type:XDC file:6 line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AR40 [get_ports  {p_ff7_xmit[2]} ]
set_property src_info {type:XDC file:6 line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AP38 [get_ports  {p_ff7_xmit[3]} ]
set_property src_info {type:XDC file:6 line:433 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN46 [get_ports  {n_ff8_recv[0]} ]
set_property src_info {type:XDC file:6 line:434 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AM44 [get_ports  {n_ff8_recv[1]} ]
set_property src_info {type:XDC file:6 line:435 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL46 [get_ports  {n_ff8_recv[2]} ]
set_property src_info {type:XDC file:6 line:436 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AK44 [get_ports  {n_ff8_recv[3]} ]
set_property src_info {type:XDC file:6 line:437 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN45 [get_ports  {p_ff8_recv[0]} ]
set_property src_info {type:XDC file:6 line:438 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AM43 [get_ports  {p_ff8_recv[1]} ]
set_property src_info {type:XDC file:6 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL45 [get_ports  {p_ff8_recv[2]} ]
set_property src_info {type:XDC file:6 line:440 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AK43 [get_ports  {p_ff8_recv[3]} ]
set_property src_info {type:XDC file:6 line:445 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN41 [get_ports  {n_ff8_xmit[0]} ]
set_property src_info {type:XDC file:6 line:446 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AM39 [get_ports  {n_ff8_xmit[1]} ]
set_property src_info {type:XDC file:6 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL41 [get_ports  {n_ff8_xmit[2]} ]
set_property src_info {type:XDC file:6 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AK39 [get_ports  {n_ff8_xmit[3]} ]
set_property src_info {type:XDC file:6 line:449 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AN40 [get_ports  {p_ff8_xmit[0]} ]
set_property src_info {type:XDC file:6 line:450 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AM38 [get_ports  {p_ff8_xmit[1]} ]
set_property src_info {type:XDC file:6 line:451 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AL40 [get_ports  {p_ff8_xmit[2]} ]
set_property src_info {type:XDC file:6 line:452 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AK38 [get_ports  {p_ff8_xmit[3]} ]
set_property src_info {type:XDC file:6 line:457 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ46 [get_ports  {n_ff9_recv[0]} ]
set_property src_info {type:XDC file:6 line:458 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH44 [get_ports  {n_ff9_recv[1]} ]
set_property src_info {type:XDC file:6 line:459 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AG46 [get_ports  {n_ff9_recv[2]} ]
set_property src_info {type:XDC file:6 line:460 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF44 [get_ports  {n_ff9_recv[3]} ]
set_property src_info {type:XDC file:6 line:461 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ45 [get_ports  {p_ff9_recv[0]} ]
set_property src_info {type:XDC file:6 line:462 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH43 [get_ports  {p_ff9_recv[1]} ]
set_property src_info {type:XDC file:6 line:463 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AG45 [get_ports  {p_ff9_recv[2]} ]
set_property src_info {type:XDC file:6 line:464 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF43 [get_ports  {p_ff9_recv[3]} ]
set_property src_info {type:XDC file:6 line:469 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ41 [get_ports  {n_ff9_xmit[0]} ]
set_property src_info {type:XDC file:6 line:470 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH39 [get_ports  {n_ff9_xmit[1]} ]
set_property src_info {type:XDC file:6 line:471 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AG41 [get_ports  {n_ff9_xmit[2]} ]
set_property src_info {type:XDC file:6 line:472 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF39 [get_ports  {n_ff9_xmit[3]} ]
set_property src_info {type:XDC file:6 line:473 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AJ40 [get_ports  {p_ff9_xmit[0]} ]
set_property src_info {type:XDC file:6 line:474 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AH38 [get_ports  {p_ff9_xmit[1]} ]
set_property src_info {type:XDC file:6 line:475 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AG40 [get_ports  {p_ff9_xmit[2]} ]
set_property src_info {type:XDC file:6 line:476 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AF38 [get_ports  {p_ff9_xmit[3]} ]
set_property src_info {type:XDC file:6 line:481 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA46 [get_ports  {n_ff10_recv[0]} ]
set_property src_info {type:XDC file:6 line:482 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  Y44  [get_ports  {n_ff10_recv[1]} ]
set_property src_info {type:XDC file:6 line:483 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  W46  [get_ports  {n_ff10_recv[2]} ]
set_property src_info {type:XDC file:6 line:484 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  V44  [get_ports  {n_ff10_recv[3]} ]
set_property src_info {type:XDC file:6 line:485 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA45 [get_ports  {p_ff10_recv[0]} ]
set_property src_info {type:XDC file:6 line:486 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  Y43  [get_ports  {p_ff10_recv[1]} ]
set_property src_info {type:XDC file:6 line:487 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  W45  [get_ports  {p_ff10_recv[2]} ]
set_property src_info {type:XDC file:6 line:488 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  V43  [get_ports  {p_ff10_recv[3]} ]
set_property src_info {type:XDC file:6 line:493 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA41 [get_ports  {n_ff10_xmit[0]} ]
set_property src_info {type:XDC file:6 line:494 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  Y39  [get_ports  {n_ff10_xmit[1]} ]
set_property src_info {type:XDC file:6 line:495 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  W41  [get_ports  {n_ff10_xmit[2]} ]
set_property src_info {type:XDC file:6 line:496 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  V39  [get_ports  {n_ff10_xmit[3]} ]
set_property src_info {type:XDC file:6 line:497 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  AA40 [get_ports  {p_ff10_xmit[0]} ]
set_property src_info {type:XDC file:6 line:498 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  Y38  [get_ports  {p_ff10_xmit[1]} ]
set_property src_info {type:XDC file:6 line:499 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  W40  [get_ports  {p_ff10_xmit[2]} ]
set_property src_info {type:XDC file:6 line:500 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  V38  [get_ports  {p_ff10_xmit[3]} ]
set_property src_info {type:XDC file:6 line:505 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N3   [get_ports  {n_ff11_recv[0]} ]
set_property src_info {type:XDC file:6 line:506 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  M1   [get_ports  {n_ff11_recv[1]} ]
set_property src_info {type:XDC file:6 line:507 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  L3   [get_ports  {n_ff11_recv[2]} ]
set_property src_info {type:XDC file:6 line:508 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  K1   [get_ports  {n_ff11_recv[3]} ]
set_property src_info {type:XDC file:6 line:509 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  J3   [get_ports  {n_ff11_recv[4]} ]
set_property src_info {type:XDC file:6 line:510 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H1   [get_ports  {n_ff11_recv[5]} ]
set_property src_info {type:XDC file:6 line:511 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  G3   [get_ports  {n_ff11_recv[6]} ]
set_property src_info {type:XDC file:6 line:512 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F1   [get_ports  {n_ff11_recv[7]} ]
set_property src_info {type:XDC file:6 line:513 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  E3   [get_ports  {n_ff11_recv[8]} ]
set_property src_info {type:XDC file:6 line:514 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  D1   [get_ports  {n_ff11_recv[9]} ]
set_property src_info {type:XDC file:6 line:515 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  C3   [get_ports  {n_ff11_recv[10]} ]
set_property src_info {type:XDC file:6 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A4   [get_ports  {n_ff11_recv[11]} ]
set_property src_info {type:XDC file:6 line:517 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N4   [get_ports  {p_ff11_recv[0]} ]
set_property src_info {type:XDC file:6 line:518 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  M2   [get_ports  {p_ff11_recv[1]} ]
set_property src_info {type:XDC file:6 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  L4   [get_ports  {p_ff11_recv[2]} ]
set_property src_info {type:XDC file:6 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  K2   [get_ports  {p_ff11_recv[3]} ]
set_property src_info {type:XDC file:6 line:521 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  J4   [get_ports  {p_ff11_recv[4]} ]
set_property src_info {type:XDC file:6 line:522 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H2   [get_ports  {p_ff11_recv[5]} ]
set_property src_info {type:XDC file:6 line:523 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  G4   [get_ports  {p_ff11_recv[6]} ]
set_property src_info {type:XDC file:6 line:524 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F2   [get_ports  {p_ff11_recv[7]} ]
set_property src_info {type:XDC file:6 line:525 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  E4   [get_ports  {p_ff11_recv[8]} ]
set_property src_info {type:XDC file:6 line:526 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  D2   [get_ports  {p_ff11_recv[9]} ]
set_property src_info {type:XDC file:6 line:527 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  C4   [get_ports  {p_ff11_recv[10]} ]
set_property src_info {type:XDC file:6 line:528 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A5   [get_ports  {p_ff11_recv[11]} ]
set_property src_info {type:XDC file:6 line:533 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N8   [get_ports  {n_ff11_xmit[0]} ]
set_property src_info {type:XDC file:6 line:534 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  M6   [get_ports  {n_ff11_xmit[1]} ]
set_property src_info {type:XDC file:6 line:535 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  L8   [get_ports  {n_ff11_xmit[2]} ]
set_property src_info {type:XDC file:6 line:536 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  K6   [get_ports  {n_ff11_xmit[3]} ]
set_property src_info {type:XDC file:6 line:537 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  J8   [get_ports  {n_ff11_xmit[4]} ]
set_property src_info {type:XDC file:6 line:538 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H6   [get_ports  {n_ff11_xmit[5]} ]
set_property src_info {type:XDC file:6 line:539 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  G8   [get_ports  {n_ff11_xmit[6]} ]
set_property src_info {type:XDC file:6 line:540 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F6   [get_ports  {n_ff11_xmit[7]} ]
set_property src_info {type:XDC file:6 line:541 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  E8   [get_ports  {n_ff11_xmit[8]} ]
set_property src_info {type:XDC file:6 line:542 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  D6   [get_ports  {n_ff11_xmit[9]} ]
set_property src_info {type:XDC file:6 line:543 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  C8   [get_ports  {n_ff11_xmit[10]} ]
set_property src_info {type:XDC file:6 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A8   [get_ports  {n_ff11_xmit[11]} ]
set_property src_info {type:XDC file:6 line:545 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N9   [get_ports  {p_ff11_xmit[0]} ]
set_property src_info {type:XDC file:6 line:546 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  M7   [get_ports  {p_ff11_xmit[1]} ]
set_property src_info {type:XDC file:6 line:547 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  L9   [get_ports  {p_ff11_xmit[2]} ]
set_property src_info {type:XDC file:6 line:548 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  K7   [get_ports  {p_ff11_xmit[3]} ]
set_property src_info {type:XDC file:6 line:549 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  J9   [get_ports  {p_ff11_xmit[4]} ]
set_property src_info {type:XDC file:6 line:550 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H7   [get_ports  {p_ff11_xmit[5]} ]
set_property src_info {type:XDC file:6 line:551 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  G9   [get_ports  {p_ff11_xmit[6]} ]
set_property src_info {type:XDC file:6 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F7   [get_ports  {p_ff11_xmit[7]} ]
set_property src_info {type:XDC file:6 line:553 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  E9   [get_ports  {p_ff11_xmit[8]} ]
set_property src_info {type:XDC file:6 line:554 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  D7   [get_ports  {p_ff11_xmit[9]} ]
set_property src_info {type:XDC file:6 line:555 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  C9   [get_ports  {p_ff11_xmit[10]} ]
set_property src_info {type:XDC file:6 line:556 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A9   [get_ports  {p_ff11_xmit[11]} ]
set_property src_info {type:XDC file:6 line:561 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  D46  [get_ports  {n_ff12_recv[0]} ]
set_property src_info {type:XDC file:6 line:562 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F46  [get_ports  {n_ff12_recv[1]} ]
set_property src_info {type:XDC file:6 line:563 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H44  [get_ports  {n_ff12_recv[2]} ]
set_property src_info {type:XDC file:6 line:564 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  J46  [get_ports  {n_ff12_recv[3]} ]
set_property src_info {type:XDC file:6 line:565 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  K44  [get_ports  {n_ff12_recv[4]} ]
set_property src_info {type:XDC file:6 line:566 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  L46  [get_ports  {n_ff12_recv[5]} ]
set_property src_info {type:XDC file:6 line:567 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  M44  [get_ports  {n_ff12_recv[6]} ]
set_property src_info {type:XDC file:6 line:568 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N46  [get_ports  {n_ff12_recv[7]} ]
set_property src_info {type:XDC file:6 line:569 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P44  [get_ports  {n_ff12_recv[8]} ]
set_property src_info {type:XDC file:6 line:570 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R46  [get_ports  {n_ff12_recv[9]} ]
set_property src_info {type:XDC file:6 line:571 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T44  [get_ports  {n_ff12_recv[10]} ]
set_property src_info {type:XDC file:6 line:572 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  U46  [get_ports  {n_ff12_recv[11]} ]
set_property src_info {type:XDC file:6 line:573 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  D45  [get_ports  {p_ff12_recv[0]} ]
set_property src_info {type:XDC file:6 line:574 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F45  [get_ports  {p_ff12_recv[1]} ]
set_property src_info {type:XDC file:6 line:575 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  H43  [get_ports  {p_ff12_recv[2]} ]
set_property src_info {type:XDC file:6 line:576 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  J45  [get_ports  {p_ff12_recv[3]} ]
set_property src_info {type:XDC file:6 line:577 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  K43  [get_ports  {p_ff12_recv[4]} ]
set_property src_info {type:XDC file:6 line:578 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  L45  [get_ports  {p_ff12_recv[5]} ]
set_property src_info {type:XDC file:6 line:579 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  M43  [get_ports  {p_ff12_recv[6]} ]
set_property src_info {type:XDC file:6 line:580 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N45  [get_ports  {p_ff12_recv[7]} ]
set_property src_info {type:XDC file:6 line:581 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P43  [get_ports  {p_ff12_recv[8]} ]
set_property src_info {type:XDC file:6 line:582 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R45  [get_ports  {p_ff12_recv[9]} ]
set_property src_info {type:XDC file:6 line:583 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T43  [get_ports  {p_ff12_recv[10]} ]
set_property src_info {type:XDC file:6 line:584 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  U45  [get_ports  {p_ff12_recv[11]} ]
set_property src_info {type:XDC file:6 line:589 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A43  [get_ports  {n_ff12_xmit0]} ]
set_property src_info {type:XDC file:6 line:590 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  C43  [get_ports  {n_ff12_xmit1]} ]
set_property src_info {type:XDC file:6 line:591 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  E43  [get_ports  {n_ff12_xmit2]} ]
set_property src_info {type:XDC file:6 line:592 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  G41  [get_ports  {n_ff12_xmit3]} ]
set_property src_info {type:XDC file:6 line:593 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  J41  [get_ports  {n_ff12_xmit4]} ]
set_property src_info {type:XDC file:6 line:594 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  L41  [get_ports  {n_ff12_xmit5]} ]
set_property src_info {type:XDC file:6 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  M39  [get_ports  {n_ff12_xmit6]} ]
set_property src_info {type:XDC file:6 line:596 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N41  [get_ports  {n_ff12_xmit7]} ]
set_property src_info {type:XDC file:6 line:597 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P39  [get_ports  {n_ff12_xmit8]} ]
set_property src_info {type:XDC file:6 line:598 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R41  [get_ports  {n_ff12_xmit9]} ]
set_property src_info {type:XDC file:6 line:599 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T39  [get_ports  {n_ff12_xmit10]} ]
set_property src_info {type:XDC file:6 line:600 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  U41  [get_ports  {n_ff12_xmit11]} ]
set_property src_info {type:XDC file:6 line:601 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A42  [get_ports  {p_ff12_xmit0]} ]
set_property src_info {type:XDC file:6 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  C42  [get_ports  {p_ff12_xmit1]} ]
set_property src_info {type:XDC file:6 line:603 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  E42  [get_ports  {p_ff12_xmit2]} ]
set_property src_info {type:XDC file:6 line:604 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  G40  [get_ports  {p_ff12_xmit3]} ]
set_property src_info {type:XDC file:6 line:605 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  J40  [get_ports  {p_ff12_xmit4]} ]
set_property src_info {type:XDC file:6 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  L40  [get_ports  {p_ff12_xmit5]} ]
set_property src_info {type:XDC file:6 line:607 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  M38  [get_ports  {p_ff12_xmit6]} ]
set_property src_info {type:XDC file:6 line:608 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  N40  [get_ports  {p_ff12_xmit7]} ]
set_property src_info {type:XDC file:6 line:609 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  P38  [get_ports  {p_ff12_xmit8]} ]
set_property src_info {type:XDC file:6 line:610 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  R40  [get_ports  {p_ff12_xmit9]} ]
set_property src_info {type:XDC file:6 line:611 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  T38  [get_ports  {p_ff12_xmit10]} ]
set_property src_info {type:XDC file:6 line:612 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  U40  [get_ports  {p_ff12_xmit11]} ]
set_property src_info {type:XDC file:6 line:617 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports *_test_conn*]
set_property src_info {type:XDC file:6 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  B26  [get_ports  {n_test_conn[0]} ]
set_property src_info {type:XDC file:6 line:619 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A25  [get_ports  {n_test_conn[1]} ]
set_property src_info {type:XDC file:6 line:620 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A24  [get_ports  {n_test_conn[2]} ]
set_property src_info {type:XDC file:6 line:621 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A22  [get_ports  {n_test_conn[3]} ]
set_property src_info {type:XDC file:6 line:622 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  B22  [get_ports  {n_test_conn[4]} ]
set_property src_info {type:XDC file:6 line:623 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F23  [get_ports  {n_test_conn[5]} ]
set_property src_info {type:XDC file:6 line:624 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  C26  [get_ports  {p_test_conn[0]} ]
set_property src_info {type:XDC file:6 line:625 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  B25  [get_ports  {p_test_conn[1]} ]
set_property src_info {type:XDC file:6 line:626 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  B24  [get_ports  {p_test_conn[2]} ]
set_property src_info {type:XDC file:6 line:627 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  A23  [get_ports  {p_test_conn[3]} ]
set_property src_info {type:XDC file:6 line:628 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  C22  [get_ports  {p_test_conn[4]} ]
set_property src_info {type:XDC file:6 line:629 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN  F24  [get_ports  {p_test_conn[5]} ]
set_property src_info {type:XDC file:7 line:5 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -waveform {0.000 12.5000} [get_nets amc13_clk_40]
set_property src_info {type:XDC file:8 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_switching_activity -default_toggle_rate 100.000
set_property src_info {type:XDC file:8 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_switching_activity -toggle_rate 100.000 -type {lut} -static_probability 0.500 -all
set_property src_info {type:XDC file:8 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_switching_activity -toggle_rate 100.000 -type {register} -static_probability 0.500 -all
set_property src_info {type:XDC file:8 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_switching_activity -toggle_rate 100.000 -type {shift_register} -static_probability 0.500 -all
set_property src_info {type:XDC file:8 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_switching_activity -toggle_rate 0.000 -type {dsp} -static_probability 0.500 -all
set_property src_info {type:XDC file:8 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_switching_activity -toggle_rate 0.000 -type {gt_rxdata} -static_probability 0.500 -all
set_property src_info {type:XDC file:8 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_switching_activity -toggle_rate 0.000 -type {gt_txdata} -static_probability 0.500 -all
set_property src_info {type:XDC file:8 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:8 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:8 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:8 line:11 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets clk]
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst
set_property src_info {type:SCOPED_XDC file:9 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_disable_timing -from CLK -to O [filter [all_fanout -from [get_ports m_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}]
set_property src_info {type:SCOPED_XDC file:9 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_disable_timing -from CLK -to O [filter [all_fanout -from [get_ports axi_c2c_phy_clk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}]
set_property src_info {type:SCOPED_XDC file:9 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_disable_timing -from CLK -to O [filter [all_fanout -from [get_ports m_axi_lite_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}]
set_property src_info {type:SCOPED_XDC file:9 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_pins -filter {REF_PIN_NAME =~C} -of [get_cells -hierarchical -filter {NAME =~*axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out_reg}]] -to [get_pins -filter {REF_PIN_NAME =~PRE} -of [get_cells -hierarchical -filter {NAME =~*axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/fifo_reset_reg}]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/m_axi_lite_aclk]]]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:13 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:14 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:15 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:16 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:17 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:18 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:19 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:20 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:21 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:22 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:23 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:24 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:25 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:26 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:27 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:28 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:29 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:30 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:31 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:32 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:33 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:34 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:35 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:36 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:37 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:38 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:39 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:40 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/C2CLink/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:41 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:42 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:43 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:44 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance c2csslave_wrapper_1/c2cSlave_i/JTAG_AXI_Master/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:45 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
