// Seed: 3802330847
module module_0 ();
endmodule
module module_1;
  always assert (id_1);
  supply1 id_3, id_4 = 1;
  module_0();
  wire id_5;
  tri id_6 = id_6;
  tri id_7, id_8 = 1, id_9, id_10;
  assign id_9 = ~id_6;
  wire id_11;
  wire id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_16 = 1;
  always
    if (id_2) id_19 <= 1;
    else id_19 = 1;
  module_0();
  wire id_20 = id_15;
  wire id_21;
  wire id_22;
  wire id_23;
  xor (id_1, id_10, id_11, id_12, id_13, id_15, id_16, id_18, id_2, id_4, id_6, id_9);
endmodule
