git clone --depth 1 --no-tags https://github.com/timot3/ECE385-Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423306331
git clone --depth 1 --no-tags https://github.com/Milo-F/8051mcu_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422074636
git clone --depth 1 --no-tags https://github.com/lenzencoders/BISS-C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423205045
git clone --depth 1 --no-tags https://github.com/Wang-Yingjie1/zju-isee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426118903
git clone --depth 1 --no-tags https://github.com/lsils/SCE-benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426016479
git clone --depth 1 --no-tags https://github.com/avlakshmy/power-side-channel-analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420671157
git clone --depth 1 --no-tags https://github.com/Sakits/CPU_Shieru.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423211934
git clone --depth 1 --no-tags https://github.com/ruanjiancheng/taximeter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423785998
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/VLSI_design-of-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426090863
git clone --depth 1 --no-tags https://github.com/Terraonion-dev/SHSD3_NES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424376038
git clone --depth 1 --no-tags https://github.com/aap/fpga-vt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425816165
git clone --depth 1 --no-tags https://github.com/borti4938/n64rgb_fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423262203
git clone --depth 1 --no-tags https://github.com/AzharRISC-V/p1_2021ysyx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422015381
git clone --depth 1 --no-tags https://github.com/JosephQiu21/LoongArchCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424271897
git clone --depth 1 --no-tags https://github.com/secworks/figaro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423410371
git clone --depth 1 --no-tags https://github.com/siva12a/caravel_peripheral_extender.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422178762
git clone --depth 1 --no-tags https://github.com/chinese-ic-jun/E203.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423783006
git clone --depth 1 --no-tags https://github.com/Princepk13/AHB-to-APB-bridge-RTL-design-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421380233
git clone --depth 1 --no-tags https://github.com/EmJunaid/RISC-V-32I-5-stage-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424826327
git clone --depth 1 --no-tags https://github.com/akshatjoshi2001/Harris-Corner-Detection-on-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422575698
git clone --depth 1 --no-tags https://github.com/timschuerewegen/tang-nano-4k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421864408
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/AMBA-APB-Slave-Memory-Block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420638018
git clone --depth 1 --no-tags https://github.com/siriusBl4ck/AES-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425194399
git clone --depth 1 --no-tags https://github.com/siva12a/ipcores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423895332
git clone --depth 1 --no-tags https://github.com/alex-nguyen18/SoCLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421093204
git clone --depth 1 --no-tags https://github.com/theatomb/Elpis-Light-MPW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422650017
git clone --depth 1 --no-tags https://github.com/borti4938/n64adv_fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423107324
git clone --depth 1 --no-tags https://github.com/mbelissary1/OoO_SC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424713866
git clone --depth 1 --no-tags https://github.com/nobodymx/CPU-design-verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423693009
git clone --depth 1 --no-tags https://github.com/YangZiyi121/GoldMiner_Verilog_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423939251
git clone --depth 1 --no-tags https://github.com/royenheart/DigitalLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422827341
git clone --depth 1 --no-tags https://github.com/huaixil/ILA_CCP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421869209
git clone --depth 1 --no-tags https://github.com/Shroubovak/FPGA_Modbus_RTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424692894
git clone --depth 1 --no-tags https://github.com/cn-jacklc/SnowV-RTL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421348149
git clone --depth 1 --no-tags https://github.com/jmaselbas/risk.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425302892
git clone --depth 1 --no-tags https://github.com/Obijuan/FemtoRV-learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424330917
git clone --depth 1 --no-tags https://github.com/EdwinTsai1231/DigitalSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422043443
git clone --depth 1 --no-tags https://github.com/SukhmeetSingh2002/Ecryption-Decryption-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420698784
git clone --depth 1 --no-tags https://github.com/robinsonb5/SDRAMStressTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422882113
git clone --depth 1 --no-tags https://github.com/0xtaruhi/PlaneWar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423412549
git clone --depth 1 --no-tags https://github.com/pbing/CORDIC_BSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423598865
git clone --depth 1 --no-tags https://github.com/Leon-Parepko/FPGA-CoProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425480304
git clone --depth 1 --no-tags https://github.com/Jfecoren/PCIe_transaction_layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422018712
git clone --depth 1 --no-tags https://github.com/ayandeephazra/Computer_Architecture_and_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425619489
git clone --depth 1 --no-tags https://github.com/hydra-genetics/qc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423869364
git clone --depth 1 --no-tags https://github.com/parmAshu/spi-io-expander.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425050452
git clone --depth 1 --no-tags https://github.com/deepsita/ApproximateMultiplier_MPW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422545355
git clone --depth 1 --no-tags https://github.com/Shivamsharma27/MIPS_32_Verilog_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422897442
git clone --depth 1 --no-tags https://github.com/Manuel-Sphe/EEE_WP6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423590717
git clone --depth 1 --no-tags https://github.com/grantnedwards/CNN_Project_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423057975
git clone --depth 1 --no-tags https://github.com/asinghani/crypto-accelerator-chip-v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421223411
git clone --depth 1 --no-tags https://github.com/robertstar/SPLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420988527
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/striVe_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421940797
git clone --depth 1 --no-tags https://github.com/ameetgohil/mpw3-nco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423270459
git clone --depth 1 --no-tags https://github.com/FilipeGomesMelo/HardwareProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425298937
git clone --depth 1 --no-tags https://github.com/shadowcode-io/picorv32-vivado-ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423847786
git clone --depth 1 --no-tags https://github.com/brsf11/e902SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423499826
git clone --depth 1 --no-tags https://github.com/JiaxuanCai/Digital_Logic_Homeworks-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426072575
git clone --depth 1 --no-tags https://github.com/lhrodovalho/sscs-pico-afe-vco-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423854099
git clone --depth 1 --no-tags https://github.com/Nicholas1812216/fixed_point_goldschmidt_division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425377799
git clone --depth 1 --no-tags https://github.com/TheRandomWalk/FPGA-Lorenz-Attractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421276731
git clone --depth 1 --no-tags https://github.com/tapegun/VGA-Text-Mode-Controller-with-Avalon-MM-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421633866
git clone --depth 1 --no-tags https://github.com/WENTYANG/ECE_550_MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421634434
git clone --depth 1 --no-tags https://github.com/lnis-uofu/tsmc_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426339484
git clone --depth 1 --no-tags https://github.com/Shaanukstar123/IAC-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424954355
git clone --depth 1 --no-tags https://github.com/ahmaddroobi99/computer_Architecture_Project_Piplined-_CPU_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420615988
git clone --depth 1 --no-tags https://github.com/UCAS-schoolwork/2021-UCAS-CA-EXP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422641854
git clone --depth 1 --no-tags https://github.com/jukkanghost2/tp3-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426361528
git clone --depth 1 --no-tags https://github.com/upadhayush/PCI-Bus-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423258095
git clone --depth 1 --no-tags https://github.com/DRbean264/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421252051
git clone --depth 1 --no-tags https://github.com/comgeek/ECE_150_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424831945
git clone --depth 1 --no-tags https://github.com/bluewww/openc906.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426316190
git clone --depth 1 --no-tags https://github.com/os-fpga/yosys_verific_rs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422323690
git clone --depth 1 --no-tags https://github.com/htfab/treepram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420726213
git clone --depth 1 --no-tags https://github.com/Jashshor/2ASK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422202635
git clone --depth 1 --no-tags https://github.com/SultanShadow/SSCS-2021-Pakistan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423827267
git clone --depth 1 --no-tags https://github.com/jiru1997/Cardinal-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422456554
git clone --depth 1 --no-tags https://github.com/r-medina/or-sample-swerv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421245445
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_tpm2137.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420946711
git clone --depth 1 --no-tags https://github.com/David-Kaufman/Verilog-Stepper-Motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425205387
git clone --depth 1 --no-tags https://github.com/BryanOrabutt/ese461_pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423689405
git clone --depth 1 --no-tags https://github.com/aryaphalke2003/Basys3_Alarm_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420671236
git clone --depth 1 --no-tags https://github.com/jiru1997/Cardinal_router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422643771
git clone --depth 1 --no-tags https://github.com/dhayalakumarm/Fixed2Float_MPW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422146575
git clone --depth 1 --no-tags https://github.com/GWFrank/CA-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421849527
git clone --depth 1 --no-tags https://github.com/albertfan1120/DC_LAB_NTU_2020Fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423463499
git clone --depth 1 --no-tags https://github.com/aozgaa/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425357922
git clone --depth 1 --no-tags https://github.com/Mustafa-abdelhamid/FPU-GP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421148420
git clone --depth 1 --no-tags https://github.com/gsriharsha29/Implementing-Folded-Architecture-of-IIR-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424925185
git clone --depth 1 --no-tags https://github.com/odypapadakis/Thesis_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425862209
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_ws2812.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421481661
git clone --depth 1 --no-tags https://github.com/mehnadnerd/socdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422763806
git clone --depth 1 --no-tags https://github.com/chamikasudusinghe/alpha_matting_pointcloud_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420751792
git clone --depth 1 --no-tags https://github.com/UsamaAyub-EE/Single-Cycle-RISC-V-Processor-with-5-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424315481
git clone --depth 1 --no-tags https://github.com/Nalinkumar2002/caravel_vco_tapeout_mpw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420599899
git clone --depth 1 --no-tags https://github.com/ogg1e/tf1230.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422865704
git clone --depth 1 --no-tags https://github.com/dineshannayya/vlsi_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421663164
git clone --depth 1 --no-tags https://github.com/hrishi3402/Configurable_Logic_and_Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422811611
