
final_project_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001a9c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00001a9c  00001b30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  00800068  00800068  00001b38  2**0
                  ALLOC
  3 .stab         00001974  00000000  00000000  00001b38  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000e87  00000000  00000000  000034ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004333  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004473  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000045e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000622c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007117  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00007ec4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008024  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000082b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008a7f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 18 0b 	jmp	0x1630	; 0x1630 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a0 37       	cpi	r26, 0x70	; 112
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	ec e9       	ldi	r30, 0x9C	; 156
      78:	fa e1       	ldi	r31, 0x1A	; 26
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 7e 06 	call	0xcfc	; 0xcfc <main>
      8a:	0c 94 4c 0d 	jmp	0x1a98	; 0x1a98 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 15 0d 	jmp	0x1a2a	; 0x1a2a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 31 0d 	jmp	0x1a62	; 0x1a62 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 21 0d 	jmp	0x1a42	; 0x1a42 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 3d 0d 	jmp	0x1a7a	; 0x1a7a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 21 0d 	jmp	0x1a42	; 0x1a42 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 3d 0d 	jmp	0x1a7a	; 0x1a7a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 15 0d 	jmp	0x1a2a	; 0x1a2a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 31 0d 	jmp	0x1a62	; 0x1a62 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 21 0d 	jmp	0x1a42	; 0x1a42 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 3d 0d 	jmp	0x1a7a	; 0x1a7a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 21 0d 	jmp	0x1a42	; 0x1a42 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 3d 0d 	jmp	0x1a7a	; 0x1a7a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 21 0d 	jmp	0x1a42	; 0x1a42 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 3d 0d 	jmp	0x1a7a	; 0x1a7a <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 25 0d 	jmp	0x1a4a	; 0x1a4a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 41 0d 	jmp	0x1a82	; 0x1a82 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <EEPROM_init>:
 *******************************************************************************/
#include "i2c.h"
#include "external_eeprom.h"

void EEPROM_init(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	/* just initialize the I2C(TWI) module inside the MC */
	TWI_init();
     b4e:	0e 94 9b 0a 	call	0x1536	; 0x1536 <TWI_init>
}
     b52:	cf 91       	pop	r28
     b54:	df 91       	pop	r29
     b56:	08 95       	ret

00000b58 <EEPROM_writeByte>:

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
     b58:	df 93       	push	r29
     b5a:	cf 93       	push	r28
     b5c:	00 d0       	rcall	.+0      	; 0xb5e <EEPROM_writeByte+0x6>
     b5e:	00 d0       	rcall	.+0      	; 0xb60 <EEPROM_writeByte+0x8>
     b60:	cd b7       	in	r28, 0x3d	; 61
     b62:	de b7       	in	r29, 0x3e	; 62
     b64:	9a 83       	std	Y+2, r25	; 0x02
     b66:	89 83       	std	Y+1, r24	; 0x01
     b68:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
     b6a:	0e 94 b1 0a 	call	0x1562	; 0x1562 <TWI_start>
    if (TWI_getStatus() != TW_START)
     b6e:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     b72:	88 30       	cpi	r24, 0x08	; 8
     b74:	11 f0       	breq	.+4      	; 0xb7a <EEPROM_writeByte+0x22>
        return ERROR;
     b76:	1c 82       	std	Y+4, r1	; 0x04
     b78:	28 c0       	rjmp	.+80     	; 0xbca <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_write((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
     b7a:	89 81       	ldd	r24, Y+1	; 0x01
     b7c:	9a 81       	ldd	r25, Y+2	; 0x02
     b7e:	80 70       	andi	r24, 0x00	; 0
     b80:	97 70       	andi	r25, 0x07	; 7
     b82:	88 0f       	add	r24, r24
     b84:	89 2f       	mov	r24, r25
     b86:	88 1f       	adc	r24, r24
     b88:	99 0b       	sbc	r25, r25
     b8a:	91 95       	neg	r25
     b8c:	80 6a       	ori	r24, 0xA0	; 160
     b8e:	0e 94 cc 0a 	call	0x1598	; 0x1598 <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_W_ACK)
     b92:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     b96:	88 31       	cpi	r24, 0x18	; 24
     b98:	11 f0       	breq	.+4      	; 0xb9e <EEPROM_writeByte+0x46>
        return ERROR; 
     b9a:	1c 82       	std	Y+4, r1	; 0x04
     b9c:	16 c0       	rjmp	.+44     	; 0xbca <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_write((uint8)(u16addr));
     b9e:	89 81       	ldd	r24, Y+1	; 0x01
     ba0:	0e 94 cc 0a 	call	0x1598	; 0x1598 <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
     ba4:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     ba8:	88 32       	cpi	r24, 0x28	; 40
     baa:	11 f0       	breq	.+4      	; 0xbb0 <EEPROM_writeByte+0x58>
        return ERROR;
     bac:	1c 82       	std	Y+4, r1	; 0x04
     bae:	0d c0       	rjmp	.+26     	; 0xbca <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_write(u8data);
     bb0:	8b 81       	ldd	r24, Y+3	; 0x03
     bb2:	0e 94 cc 0a 	call	0x1598	; 0x1598 <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
     bb6:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     bba:	88 32       	cpi	r24, 0x28	; 40
     bbc:	11 f0       	breq	.+4      	; 0xbc2 <EEPROM_writeByte+0x6a>
        return ERROR;
     bbe:	1c 82       	std	Y+4, r1	; 0x04
     bc0:	04 c0       	rjmp	.+8      	; 0xbca <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
     bc2:	0e 94 c1 0a 	call	0x1582	; 0x1582 <TWI_stop>
	
    return SUCCESS;
     bc6:	81 e0       	ldi	r24, 0x01	; 1
     bc8:	8c 83       	std	Y+4, r24	; 0x04
     bca:	8c 81       	ldd	r24, Y+4	; 0x04
}
     bcc:	0f 90       	pop	r0
     bce:	0f 90       	pop	r0
     bd0:	0f 90       	pop	r0
     bd2:	0f 90       	pop	r0
     bd4:	cf 91       	pop	r28
     bd6:	df 91       	pop	r29
     bd8:	08 95       	ret

00000bda <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
     bda:	df 93       	push	r29
     bdc:	cf 93       	push	r28
     bde:	00 d0       	rcall	.+0      	; 0xbe0 <EEPROM_readByte+0x6>
     be0:	00 d0       	rcall	.+0      	; 0xbe2 <EEPROM_readByte+0x8>
     be2:	0f 92       	push	r0
     be4:	cd b7       	in	r28, 0x3d	; 61
     be6:	de b7       	in	r29, 0x3e	; 62
     be8:	9a 83       	std	Y+2, r25	; 0x02
     bea:	89 83       	std	Y+1, r24	; 0x01
     bec:	7c 83       	std	Y+4, r23	; 0x04
     bee:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
     bf0:	0e 94 b1 0a 	call	0x1562	; 0x1562 <TWI_start>
    if (TWI_getStatus() != TW_START)
     bf4:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     bf8:	88 30       	cpi	r24, 0x08	; 8
     bfa:	11 f0       	breq	.+4      	; 0xc00 <EEPROM_readByte+0x26>
        return ERROR;
     bfc:	1d 82       	std	Y+5, r1	; 0x05
     bfe:	44 c0       	rjmp	.+136    	; 0xc88 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_write((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
     c00:	89 81       	ldd	r24, Y+1	; 0x01
     c02:	9a 81       	ldd	r25, Y+2	; 0x02
     c04:	80 70       	andi	r24, 0x00	; 0
     c06:	97 70       	andi	r25, 0x07	; 7
     c08:	88 0f       	add	r24, r24
     c0a:	89 2f       	mov	r24, r25
     c0c:	88 1f       	adc	r24, r24
     c0e:	99 0b       	sbc	r25, r25
     c10:	91 95       	neg	r25
     c12:	80 6a       	ori	r24, 0xA0	; 160
     c14:	0e 94 cc 0a 	call	0x1598	; 0x1598 <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_W_ACK)
     c18:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     c1c:	88 31       	cpi	r24, 0x18	; 24
     c1e:	11 f0       	breq	.+4      	; 0xc24 <EEPROM_readByte+0x4a>
        return ERROR;
     c20:	1d 82       	std	Y+5, r1	; 0x05
     c22:	32 c0       	rjmp	.+100    	; 0xc88 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_write((uint8)(u16addr));
     c24:	89 81       	ldd	r24, Y+1	; 0x01
     c26:	0e 94 cc 0a 	call	0x1598	; 0x1598 <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
     c2a:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     c2e:	88 32       	cpi	r24, 0x28	; 40
     c30:	11 f0       	breq	.+4      	; 0xc36 <EEPROM_readByte+0x5c>
        return ERROR;
     c32:	1d 82       	std	Y+5, r1	; 0x05
     c34:	29 c0       	rjmp	.+82     	; 0xc88 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
     c36:	0e 94 b1 0a 	call	0x1562	; 0x1562 <TWI_start>
    if (TWI_getStatus() != TW_REP_START)
     c3a:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     c3e:	80 31       	cpi	r24, 0x10	; 16
     c40:	11 f0       	breq	.+4      	; 0xc46 <EEPROM_readByte+0x6c>
        return ERROR;
     c42:	1d 82       	std	Y+5, r1	; 0x05
     c44:	21 c0       	rjmp	.+66     	; 0xc88 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_write((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
     c46:	89 81       	ldd	r24, Y+1	; 0x01
     c48:	9a 81       	ldd	r25, Y+2	; 0x02
     c4a:	80 70       	andi	r24, 0x00	; 0
     c4c:	97 70       	andi	r25, 0x07	; 7
     c4e:	88 0f       	add	r24, r24
     c50:	89 2f       	mov	r24, r25
     c52:	88 1f       	adc	r24, r24
     c54:	99 0b       	sbc	r25, r25
     c56:	91 95       	neg	r25
     c58:	81 6a       	ori	r24, 0xA1	; 161
     c5a:	0e 94 cc 0a 	call	0x1598	; 0x1598 <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_R_ACK)
     c5e:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     c62:	80 34       	cpi	r24, 0x40	; 64
     c64:	11 f0       	breq	.+4      	; 0xc6a <EEPROM_readByte+0x90>
        return ERROR;
     c66:	1d 82       	std	Y+5, r1	; 0x05
     c68:	0f c0       	rjmp	.+30     	; 0xc88 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readWithNACK();
     c6a:	0e 94 f6 0a 	call	0x15ec	; 0x15ec <TWI_readWithNACK>
     c6e:	eb 81       	ldd	r30, Y+3	; 0x03
     c70:	fc 81       	ldd	r31, Y+4	; 0x04
     c72:	80 83       	st	Z, r24
    if (TWI_getStatus() != TW_MR_DATA_NACK)
     c74:	0e 94 09 0b 	call	0x1612	; 0x1612 <TWI_getStatus>
     c78:	88 35       	cpi	r24, 0x58	; 88
     c7a:	11 f0       	breq	.+4      	; 0xc80 <EEPROM_readByte+0xa6>
        return ERROR;
     c7c:	1d 82       	std	Y+5, r1	; 0x05
     c7e:	04 c0       	rjmp	.+8      	; 0xc88 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
     c80:	0e 94 c1 0a 	call	0x1582	; 0x1582 <TWI_stop>
    return SUCCESS;
     c84:	81 e0       	ldi	r24, 0x01	; 1
     c86:	8d 83       	std	Y+5, r24	; 0x05
     c88:	8d 81       	ldd	r24, Y+5	; 0x05
}
     c8a:	0f 90       	pop	r0
     c8c:	0f 90       	pop	r0
     c8e:	0f 90       	pop	r0
     c90:	0f 90       	pop	r0
     c92:	0f 90       	pop	r0
     c94:	cf 91       	pop	r28
     c96:	df 91       	pop	r29
     c98:	08 95       	ret

00000c9a <timer_interrupt>:
#include "i2c.h"
#include "external_eeprom.h"
#include <util/delay.h>
uint16 g_motor_ticks = 0;
uint16 g_buzzer_ticks = 0;
void timer_interrupt(void){
     c9a:	df 93       	push	r29
     c9c:	cf 93       	push	r28
     c9e:	cd b7       	in	r28, 0x3d	; 61
     ca0:	de b7       	in	r29, 0x3e	; 62
	g_motor_ticks++;
     ca2:	80 91 68 00 	lds	r24, 0x0068
     ca6:	90 91 69 00 	lds	r25, 0x0069
     caa:	01 96       	adiw	r24, 0x01	; 1
     cac:	90 93 69 00 	sts	0x0069, r25
     cb0:	80 93 68 00 	sts	0x0068, r24
	g_buzzer_ticks++;
     cb4:	80 91 6a 00 	lds	r24, 0x006A
     cb8:	90 91 6b 00 	lds	r25, 0x006B
     cbc:	01 96       	adiw	r24, 0x01	; 1
     cbe:	90 93 6b 00 	sts	0x006B, r25
     cc2:	80 93 6a 00 	sts	0x006A, r24
	//we reach 20 seconds count from zero again
	if(g_motor_ticks >= 612){
     cc6:	80 91 68 00 	lds	r24, 0x0068
     cca:	90 91 69 00 	lds	r25, 0x0069
     cce:	22 e0       	ldi	r18, 0x02	; 2
     cd0:	84 36       	cpi	r24, 0x64	; 100
     cd2:	92 07       	cpc	r25, r18
     cd4:	20 f0       	brcs	.+8      	; 0xcde <timer_interrupt+0x44>
		g_motor_ticks = 0;
     cd6:	10 92 69 00 	sts	0x0069, r1
     cda:	10 92 68 00 	sts	0x0068, r1
	}
	if(g_buzzer_ticks >= 1836){
     cde:	80 91 6a 00 	lds	r24, 0x006A
     ce2:	90 91 6b 00 	lds	r25, 0x006B
     ce6:	27 e0       	ldi	r18, 0x07	; 7
     ce8:	8c 32       	cpi	r24, 0x2C	; 44
     cea:	92 07       	cpc	r25, r18
     cec:	20 f0       	brcs	.+8      	; 0xcf6 <timer_interrupt+0x5c>
		g_buzzer_ticks = 0;
     cee:	10 92 6b 00 	sts	0x006B, r1
     cf2:	10 92 6a 00 	sts	0x006A, r1
	}
}
     cf6:	cf 91       	pop	r28
     cf8:	df 91       	pop	r29
     cfa:	08 95       	ret

00000cfc <main>:
int main(){
     cfc:	0f 93       	push	r16
     cfe:	1f 93       	push	r17
     d00:	df 93       	push	r29
     d02:	cf 93       	push	r28
     d04:	cd b7       	in	r28, 0x3d	; 61
     d06:	de b7       	in	r29, 0x3e	; 62
     d08:	cc 54       	subi	r28, 0x4C	; 76
     d0a:	d0 40       	sbci	r29, 0x00	; 0
     d0c:	0f b6       	in	r0, 0x3f	; 63
     d0e:	f8 94       	cli
     d10:	de bf       	out	0x3e, r29	; 62
     d12:	0f be       	out	0x3f, r0	; 63
     d14:	cd bf       	out	0x3d, r28	; 61
	uint8 pass[4];
	uint8 confirm_pass[4];
	uint8 i = 0;
     d16:	1c ae       	std	Y+60, r1	; 0x3c
	uint8 count1 = 0;
     d18:	1b ae       	std	Y+59, r1	; 0x3b
	uint8 count2 = 0;
     d1a:	1a ae       	std	Y+58, r1	; 0x3a
	SREG |= (1<<7);
     d1c:	af e5       	ldi	r26, 0x5F	; 95
     d1e:	b0 e0       	ldi	r27, 0x00	; 0
     d20:	ef e5       	ldi	r30, 0x5F	; 95
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	80 68       	ori	r24, 0x80	; 128
     d28:	8c 93       	st	X, r24
	DDRB |= (1<<PB0);
     d2a:	a7 e3       	ldi	r26, 0x37	; 55
     d2c:	b0 e0       	ldi	r27, 0x00	; 0
     d2e:	e7 e3       	ldi	r30, 0x37	; 55
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	81 60       	ori	r24, 0x01	; 1
     d36:	8c 93       	st	X, r24
	PORTB &= ~(1<<PB0);
     d38:	a8 e3       	ldi	r26, 0x38	; 56
     d3a:	b0 e0       	ldi	r27, 0x00	; 0
     d3c:	e8 e3       	ldi	r30, 0x38	; 56
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	80 81       	ld	r24, Z
     d42:	8e 7f       	andi	r24, 0xFE	; 254
     d44:	8c 93       	st	X, r24
	Uart_config uart_config = {ASYNC,EIGHT_BIT,DISABLED,9600};
     d46:	fe 01       	movw	r30, r28
     d48:	eb 5b       	subi	r30, 0xBB	; 187
     d4a:	ff 4f       	sbci	r31, 0xFF	; 255
     d4c:	10 82       	st	Z, r1
     d4e:	fe 01       	movw	r30, r28
     d50:	eb 5b       	subi	r30, 0xBB	; 187
     d52:	ff 4f       	sbci	r31, 0xFF	; 255
     d54:	83 e0       	ldi	r24, 0x03	; 3
     d56:	81 83       	std	Z+1, r24	; 0x01
     d58:	fe 01       	movw	r30, r28
     d5a:	eb 5b       	subi	r30, 0xBB	; 187
     d5c:	ff 4f       	sbci	r31, 0xFF	; 255
     d5e:	12 82       	std	Z+2, r1	; 0x02
     d60:	fe 01       	movw	r30, r28
     d62:	eb 5b       	subi	r30, 0xBB	; 187
     d64:	ff 4f       	sbci	r31, 0xFF	; 255
     d66:	80 e8       	ldi	r24, 0x80	; 128
     d68:	83 83       	std	Z+3, r24	; 0x03
	UART_init(&uart_config);
     d6a:	ce 01       	movw	r24, r28
     d6c:	8b 5b       	subi	r24, 0xBB	; 187
     d6e:	9f 4f       	sbci	r25, 0xFF	; 255
     d70:	0e 94 18 0c 	call	0x1830	; 0x1830 <UART_init>
	Timer0_config timer_config = {F_CPU_1024,NORMAL,0} ;
     d74:	fe 01       	movw	r30, r28
     d76:	e7 5b       	subi	r30, 0xB7	; 183
     d78:	ff 4f       	sbci	r31, 0xFF	; 255
     d7a:	10 82       	st	Z, r1
     d7c:	11 82       	std	Z+1, r1	; 0x01
     d7e:	12 82       	std	Z+2, r1	; 0x02
     d80:	13 82       	std	Z+3, r1	; 0x03
     d82:	fe 01       	movw	r30, r28
     d84:	e7 5b       	subi	r30, 0xB7	; 183
     d86:	ff 4f       	sbci	r31, 0xFF	; 255
     d88:	85 e0       	ldi	r24, 0x05	; 5
     d8a:	80 83       	st	Z, r24
	Timer0_setCallBack_OVR(timer_interrupt);
     d8c:	8d e4       	ldi	r24, 0x4D	; 77
     d8e:	96 e0       	ldi	r25, 0x06	; 6
     d90:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <Timer0_setCallBack_OVR>
	uint8 mode;
	DDRA|=0xF3; // configure PA0 & PA1 as output
     d94:	aa e3       	ldi	r26, 0x3A	; 58
     d96:	b0 e0       	ldi	r27, 0x00	; 0
     d98:	ea e3       	ldi	r30, 0x3A	; 58
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
     d9e:	83 6f       	ori	r24, 0xF3	; 243
     da0:	8c 93       	st	X, r24
	PORTA |= 0xFC; //stop motor at first
     da2:	ab e3       	ldi	r26, 0x3B	; 59
     da4:	b0 e0       	ldi	r27, 0x00	; 0
     da6:	eb e3       	ldi	r30, 0x3B	; 59
     da8:	f0 e0       	ldi	r31, 0x00	; 0
     daa:	80 81       	ld	r24, Z
     dac:	8c 6f       	ori	r24, 0xFC	; 252
     dae:	8c 93       	st	X, r24
	while(1){
		//get the mode from other controller
		mode = UART_recieveByte();
     db0:	0e 94 9a 0c 	call	0x1934	; 0x1934 <UART_recieveByte>
     db4:	89 af       	std	Y+57, r24	; 0x39
		if(mode == '/')
     db6:	89 ad       	ldd	r24, Y+57	; 0x39
     db8:	8f 32       	cpi	r24, 0x2F	; 47
     dba:	09 f0       	breq	.+2      	; 0xdbe <main+0xc2>
     dbc:	60 c1       	rjmp	.+704    	; 0x107e <main+0x382>
		{
			for(i = 0;i < 4;i++){
     dbe:	1c ae       	std	Y+60, r1	; 0x3c
     dc0:	81 c0       	rjmp	.+258    	; 0xec4 <main+0x1c8>
				pass[i]=UART_recieveByte();
     dc2:	8c ad       	ldd	r24, Y+60	; 0x3c
     dc4:	08 2f       	mov	r16, r24
     dc6:	10 e0       	ldi	r17, 0x00	; 0
     dc8:	0e 94 9a 0c 	call	0x1934	; 0x1934 <UART_recieveByte>
     dcc:	28 2f       	mov	r18, r24
     dce:	ce 01       	movw	r24, r28
     dd0:	cd 96       	adiw	r24, 0x3d	; 61
     dd2:	fc 01       	movw	r30, r24
     dd4:	e0 0f       	add	r30, r16
     dd6:	f1 1f       	adc	r31, r17
     dd8:	20 83       	st	Z, r18
     dda:	80 e0       	ldi	r24, 0x00	; 0
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	aa ef       	ldi	r26, 0xFA	; 250
     de0:	b3 e4       	ldi	r27, 0x43	; 67
     de2:	8d ab       	std	Y+53, r24	; 0x35
     de4:	9e ab       	std	Y+54, r25	; 0x36
     de6:	af ab       	std	Y+55, r26	; 0x37
     de8:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     dea:	6d a9       	ldd	r22, Y+53	; 0x35
     dec:	7e a9       	ldd	r23, Y+54	; 0x36
     dee:	8f a9       	ldd	r24, Y+55	; 0x37
     df0:	98 ad       	ldd	r25, Y+56	; 0x38
     df2:	20 e0       	ldi	r18, 0x00	; 0
     df4:	30 e0       	ldi	r19, 0x00	; 0
     df6:	4a ef       	ldi	r20, 0xFA	; 250
     df8:	54 e4       	ldi	r21, 0x44	; 68
     dfa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     dfe:	dc 01       	movw	r26, r24
     e00:	cb 01       	movw	r24, r22
     e02:	89 ab       	std	Y+49, r24	; 0x31
     e04:	9a ab       	std	Y+50, r25	; 0x32
     e06:	ab ab       	std	Y+51, r26	; 0x33
     e08:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     e0a:	69 a9       	ldd	r22, Y+49	; 0x31
     e0c:	7a a9       	ldd	r23, Y+50	; 0x32
     e0e:	8b a9       	ldd	r24, Y+51	; 0x33
     e10:	9c a9       	ldd	r25, Y+52	; 0x34
     e12:	20 e0       	ldi	r18, 0x00	; 0
     e14:	30 e0       	ldi	r19, 0x00	; 0
     e16:	40 e8       	ldi	r20, 0x80	; 128
     e18:	5f e3       	ldi	r21, 0x3F	; 63
     e1a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e1e:	88 23       	and	r24, r24
     e20:	2c f4       	brge	.+10     	; 0xe2c <main+0x130>
		__ticks = 1;
     e22:	81 e0       	ldi	r24, 0x01	; 1
     e24:	90 e0       	ldi	r25, 0x00	; 0
     e26:	98 ab       	std	Y+48, r25	; 0x30
     e28:	8f a7       	std	Y+47, r24	; 0x2f
     e2a:	3f c0       	rjmp	.+126    	; 0xeaa <main+0x1ae>
	else if (__tmp > 65535)
     e2c:	69 a9       	ldd	r22, Y+49	; 0x31
     e2e:	7a a9       	ldd	r23, Y+50	; 0x32
     e30:	8b a9       	ldd	r24, Y+51	; 0x33
     e32:	9c a9       	ldd	r25, Y+52	; 0x34
     e34:	20 e0       	ldi	r18, 0x00	; 0
     e36:	3f ef       	ldi	r19, 0xFF	; 255
     e38:	4f e7       	ldi	r20, 0x7F	; 127
     e3a:	57 e4       	ldi	r21, 0x47	; 71
     e3c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e40:	18 16       	cp	r1, r24
     e42:	4c f5       	brge	.+82     	; 0xe96 <main+0x19a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e44:	6d a9       	ldd	r22, Y+53	; 0x35
     e46:	7e a9       	ldd	r23, Y+54	; 0x36
     e48:	8f a9       	ldd	r24, Y+55	; 0x37
     e4a:	98 ad       	ldd	r25, Y+56	; 0x38
     e4c:	20 e0       	ldi	r18, 0x00	; 0
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	40 e2       	ldi	r20, 0x20	; 32
     e52:	51 e4       	ldi	r21, 0x41	; 65
     e54:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e58:	dc 01       	movw	r26, r24
     e5a:	cb 01       	movw	r24, r22
     e5c:	bc 01       	movw	r22, r24
     e5e:	cd 01       	movw	r24, r26
     e60:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e64:	dc 01       	movw	r26, r24
     e66:	cb 01       	movw	r24, r22
     e68:	98 ab       	std	Y+48, r25	; 0x30
     e6a:	8f a7       	std	Y+47, r24	; 0x2f
     e6c:	0f c0       	rjmp	.+30     	; 0xe8c <main+0x190>
     e6e:	88 ec       	ldi	r24, 0xC8	; 200
     e70:	90 e0       	ldi	r25, 0x00	; 0
     e72:	9e a7       	std	Y+46, r25	; 0x2e
     e74:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e76:	8d a5       	ldd	r24, Y+45	; 0x2d
     e78:	9e a5       	ldd	r25, Y+46	; 0x2e
     e7a:	01 97       	sbiw	r24, 0x01	; 1
     e7c:	f1 f7       	brne	.-4      	; 0xe7a <main+0x17e>
     e7e:	9e a7       	std	Y+46, r25	; 0x2e
     e80:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e82:	8f a5       	ldd	r24, Y+47	; 0x2f
     e84:	98 a9       	ldd	r25, Y+48	; 0x30
     e86:	01 97       	sbiw	r24, 0x01	; 1
     e88:	98 ab       	std	Y+48, r25	; 0x30
     e8a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e8c:	8f a5       	ldd	r24, Y+47	; 0x2f
     e8e:	98 a9       	ldd	r25, Y+48	; 0x30
     e90:	00 97       	sbiw	r24, 0x00	; 0
     e92:	69 f7       	brne	.-38     	; 0xe6e <main+0x172>
     e94:	14 c0       	rjmp	.+40     	; 0xebe <main+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e96:	69 a9       	ldd	r22, Y+49	; 0x31
     e98:	7a a9       	ldd	r23, Y+50	; 0x32
     e9a:	8b a9       	ldd	r24, Y+51	; 0x33
     e9c:	9c a9       	ldd	r25, Y+52	; 0x34
     e9e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ea2:	dc 01       	movw	r26, r24
     ea4:	cb 01       	movw	r24, r22
     ea6:	98 ab       	std	Y+48, r25	; 0x30
     ea8:	8f a7       	std	Y+47, r24	; 0x2f
     eaa:	8f a5       	ldd	r24, Y+47	; 0x2f
     eac:	98 a9       	ldd	r25, Y+48	; 0x30
     eae:	9c a7       	std	Y+44, r25	; 0x2c
     eb0:	8b a7       	std	Y+43, r24	; 0x2b
     eb2:	8b a5       	ldd	r24, Y+43	; 0x2b
     eb4:	9c a5       	ldd	r25, Y+44	; 0x2c
     eb6:	01 97       	sbiw	r24, 0x01	; 1
     eb8:	f1 f7       	brne	.-4      	; 0xeb6 <main+0x1ba>
     eba:	9c a7       	std	Y+44, r25	; 0x2c
     ebc:	8b a7       	std	Y+43, r24	; 0x2b
	while(1){
		//get the mode from other controller
		mode = UART_recieveByte();
		if(mode == '/')
		{
			for(i = 0;i < 4;i++){
     ebe:	8c ad       	ldd	r24, Y+60	; 0x3c
     ec0:	8f 5f       	subi	r24, 0xFF	; 255
     ec2:	8c af       	std	Y+60, r24	; 0x3c
     ec4:	8c ad       	ldd	r24, Y+60	; 0x3c
     ec6:	84 30       	cpi	r24, 0x04	; 4
     ec8:	08 f4       	brcc	.+2      	; 0xecc <main+0x1d0>
     eca:	7b cf       	rjmp	.-266    	; 0xdc2 <main+0xc6>
				pass[i]=UART_recieveByte();
				_delay_ms(500);
			}
			for(i = 0;i < 4;i++){
     ecc:	1c ae       	std	Y+60, r1	; 0x3c
     ece:	82 c0       	rjmp	.+260    	; 0xfd4 <main+0x2d8>
				confirm_pass[i]=UART_recieveByte();
     ed0:	8c ad       	ldd	r24, Y+60	; 0x3c
     ed2:	08 2f       	mov	r16, r24
     ed4:	10 e0       	ldi	r17, 0x00	; 0
     ed6:	0e 94 9a 0c 	call	0x1934	; 0x1934 <UART_recieveByte>
     eda:	28 2f       	mov	r18, r24
     edc:	ce 01       	movw	r24, r28
     ede:	8f 5b       	subi	r24, 0xBF	; 191
     ee0:	9f 4f       	sbci	r25, 0xFF	; 255
     ee2:	fc 01       	movw	r30, r24
     ee4:	e0 0f       	add	r30, r16
     ee6:	f1 1f       	adc	r31, r17
     ee8:	20 83       	st	Z, r18
     eea:	80 e0       	ldi	r24, 0x00	; 0
     eec:	90 e0       	ldi	r25, 0x00	; 0
     eee:	aa ef       	ldi	r26, 0xFA	; 250
     ef0:	b3 e4       	ldi	r27, 0x43	; 67
     ef2:	8f a3       	std	Y+39, r24	; 0x27
     ef4:	98 a7       	std	Y+40, r25	; 0x28
     ef6:	a9 a7       	std	Y+41, r26	; 0x29
     ef8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     efa:	6f a1       	ldd	r22, Y+39	; 0x27
     efc:	78 a5       	ldd	r23, Y+40	; 0x28
     efe:	89 a5       	ldd	r24, Y+41	; 0x29
     f00:	9a a5       	ldd	r25, Y+42	; 0x2a
     f02:	20 e0       	ldi	r18, 0x00	; 0
     f04:	30 e0       	ldi	r19, 0x00	; 0
     f06:	4a ef       	ldi	r20, 0xFA	; 250
     f08:	54 e4       	ldi	r21, 0x44	; 68
     f0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f0e:	dc 01       	movw	r26, r24
     f10:	cb 01       	movw	r24, r22
     f12:	8b a3       	std	Y+35, r24	; 0x23
     f14:	9c a3       	std	Y+36, r25	; 0x24
     f16:	ad a3       	std	Y+37, r26	; 0x25
     f18:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     f1a:	6b a1       	ldd	r22, Y+35	; 0x23
     f1c:	7c a1       	ldd	r23, Y+36	; 0x24
     f1e:	8d a1       	ldd	r24, Y+37	; 0x25
     f20:	9e a1       	ldd	r25, Y+38	; 0x26
     f22:	20 e0       	ldi	r18, 0x00	; 0
     f24:	30 e0       	ldi	r19, 0x00	; 0
     f26:	40 e8       	ldi	r20, 0x80	; 128
     f28:	5f e3       	ldi	r21, 0x3F	; 63
     f2a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f2e:	88 23       	and	r24, r24
     f30:	2c f4       	brge	.+10     	; 0xf3c <main+0x240>
		__ticks = 1;
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	9a a3       	std	Y+34, r25	; 0x22
     f38:	89 a3       	std	Y+33, r24	; 0x21
     f3a:	3f c0       	rjmp	.+126    	; 0xfba <main+0x2be>
	else if (__tmp > 65535)
     f3c:	6b a1       	ldd	r22, Y+35	; 0x23
     f3e:	7c a1       	ldd	r23, Y+36	; 0x24
     f40:	8d a1       	ldd	r24, Y+37	; 0x25
     f42:	9e a1       	ldd	r25, Y+38	; 0x26
     f44:	20 e0       	ldi	r18, 0x00	; 0
     f46:	3f ef       	ldi	r19, 0xFF	; 255
     f48:	4f e7       	ldi	r20, 0x7F	; 127
     f4a:	57 e4       	ldi	r21, 0x47	; 71
     f4c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f50:	18 16       	cp	r1, r24
     f52:	4c f5       	brge	.+82     	; 0xfa6 <main+0x2aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f54:	6f a1       	ldd	r22, Y+39	; 0x27
     f56:	78 a5       	ldd	r23, Y+40	; 0x28
     f58:	89 a5       	ldd	r24, Y+41	; 0x29
     f5a:	9a a5       	ldd	r25, Y+42	; 0x2a
     f5c:	20 e0       	ldi	r18, 0x00	; 0
     f5e:	30 e0       	ldi	r19, 0x00	; 0
     f60:	40 e2       	ldi	r20, 0x20	; 32
     f62:	51 e4       	ldi	r21, 0x41	; 65
     f64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f68:	dc 01       	movw	r26, r24
     f6a:	cb 01       	movw	r24, r22
     f6c:	bc 01       	movw	r22, r24
     f6e:	cd 01       	movw	r24, r26
     f70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f74:	dc 01       	movw	r26, r24
     f76:	cb 01       	movw	r24, r22
     f78:	9a a3       	std	Y+34, r25	; 0x22
     f7a:	89 a3       	std	Y+33, r24	; 0x21
     f7c:	0f c0       	rjmp	.+30     	; 0xf9c <main+0x2a0>
     f7e:	88 ec       	ldi	r24, 0xC8	; 200
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	98 a3       	std	Y+32, r25	; 0x20
     f84:	8f 8f       	std	Y+31, r24	; 0x1f
     f86:	8f 8d       	ldd	r24, Y+31	; 0x1f
     f88:	98 a1       	ldd	r25, Y+32	; 0x20
     f8a:	01 97       	sbiw	r24, 0x01	; 1
     f8c:	f1 f7       	brne	.-4      	; 0xf8a <main+0x28e>
     f8e:	98 a3       	std	Y+32, r25	; 0x20
     f90:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f92:	89 a1       	ldd	r24, Y+33	; 0x21
     f94:	9a a1       	ldd	r25, Y+34	; 0x22
     f96:	01 97       	sbiw	r24, 0x01	; 1
     f98:	9a a3       	std	Y+34, r25	; 0x22
     f9a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f9c:	89 a1       	ldd	r24, Y+33	; 0x21
     f9e:	9a a1       	ldd	r25, Y+34	; 0x22
     fa0:	00 97       	sbiw	r24, 0x00	; 0
     fa2:	69 f7       	brne	.-38     	; 0xf7e <main+0x282>
     fa4:	14 c0       	rjmp	.+40     	; 0xfce <main+0x2d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fa6:	6b a1       	ldd	r22, Y+35	; 0x23
     fa8:	7c a1       	ldd	r23, Y+36	; 0x24
     faa:	8d a1       	ldd	r24, Y+37	; 0x25
     fac:	9e a1       	ldd	r25, Y+38	; 0x26
     fae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fb2:	dc 01       	movw	r26, r24
     fb4:	cb 01       	movw	r24, r22
     fb6:	9a a3       	std	Y+34, r25	; 0x22
     fb8:	89 a3       	std	Y+33, r24	; 0x21
     fba:	89 a1       	ldd	r24, Y+33	; 0x21
     fbc:	9a a1       	ldd	r25, Y+34	; 0x22
     fbe:	9e 8f       	std	Y+30, r25	; 0x1e
     fc0:	8d 8f       	std	Y+29, r24	; 0x1d
     fc2:	8d 8d       	ldd	r24, Y+29	; 0x1d
     fc4:	9e 8d       	ldd	r25, Y+30	; 0x1e
     fc6:	01 97       	sbiw	r24, 0x01	; 1
     fc8:	f1 f7       	brne	.-4      	; 0xfc6 <main+0x2ca>
     fca:	9e 8f       	std	Y+30, r25	; 0x1e
     fcc:	8d 8f       	std	Y+29, r24	; 0x1d
		{
			for(i = 0;i < 4;i++){
				pass[i]=UART_recieveByte();
				_delay_ms(500);
			}
			for(i = 0;i < 4;i++){
     fce:	8c ad       	ldd	r24, Y+60	; 0x3c
     fd0:	8f 5f       	subi	r24, 0xFF	; 255
     fd2:	8c af       	std	Y+60, r24	; 0x3c
     fd4:	8c ad       	ldd	r24, Y+60	; 0x3c
     fd6:	84 30       	cpi	r24, 0x04	; 4
     fd8:	08 f4       	brcc	.+2      	; 0xfdc <main+0x2e0>
     fda:	7a cf       	rjmp	.-268    	; 0xed0 <main+0x1d4>
				confirm_pass[i]=UART_recieveByte();
				_delay_ms(500);
							}
			if(pass[0] == confirm_pass[0] && pass[1] == confirm_pass[1] && pass[2] == confirm_pass[2] && pass[3] == confirm_pass[3] ){
     fdc:	8d ad       	ldd	r24, Y+61	; 0x3d
     fde:	fe 01       	movw	r30, r28
     fe0:	ef 5b       	subi	r30, 0xBF	; 191
     fe2:	ff 4f       	sbci	r31, 0xFF	; 255
     fe4:	90 81       	ld	r25, Z
     fe6:	89 17       	cp	r24, r25
     fe8:	09 f0       	breq	.+2      	; 0xfec <main+0x2f0>
     fea:	3e c0       	rjmp	.+124    	; 0x1068 <main+0x36c>
     fec:	8e ad       	ldd	r24, Y+62	; 0x3e
     fee:	fe 01       	movw	r30, r28
     ff0:	ef 5b       	subi	r30, 0xBF	; 191
     ff2:	ff 4f       	sbci	r31, 0xFF	; 255
     ff4:	91 81       	ldd	r25, Z+1	; 0x01
     ff6:	89 17       	cp	r24, r25
     ff8:	b9 f5       	brne	.+110    	; 0x1068 <main+0x36c>
     ffa:	8f ad       	ldd	r24, Y+63	; 0x3f
     ffc:	fe 01       	movw	r30, r28
     ffe:	ef 5b       	subi	r30, 0xBF	; 191
    1000:	ff 4f       	sbci	r31, 0xFF	; 255
    1002:	92 81       	ldd	r25, Z+2	; 0x02
    1004:	89 17       	cp	r24, r25
    1006:	81 f5       	brne	.+96     	; 0x1068 <main+0x36c>
    1008:	fe 01       	movw	r30, r28
    100a:	e0 5c       	subi	r30, 0xC0	; 192
    100c:	ff 4f       	sbci	r31, 0xFF	; 255
    100e:	90 81       	ld	r25, Z
    1010:	fe 01       	movw	r30, r28
    1012:	ef 5b       	subi	r30, 0xBF	; 191
    1014:	ff 4f       	sbci	r31, 0xFF	; 255
    1016:	83 81       	ldd	r24, Z+3	; 0x03
    1018:	98 17       	cp	r25, r24
    101a:	31 f5       	brne	.+76     	; 0x1068 <main+0x36c>
				UART_sendByte(1);
    101c:	81 e0       	ldi	r24, 0x01	; 1
    101e:	0e 94 83 0c 	call	0x1906	; 0x1906 <UART_sendByte>
				PORTA |= 0xFC;
    1022:	ab e3       	ldi	r26, 0x3B	; 59
    1024:	b0 e0       	ldi	r27, 0x00	; 0
    1026:	eb e3       	ldi	r30, 0x3B	; 59
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	80 81       	ld	r24, Z
    102c:	8c 6f       	ori	r24, 0xFC	; 252
    102e:	8c 93       	st	X, r24
				EEPROM_writeByte(0x0311, pass[0]);
    1030:	2d ad       	ldd	r18, Y+61	; 0x3d
    1032:	81 e1       	ldi	r24, 0x11	; 17
    1034:	93 e0       	ldi	r25, 0x03	; 3
    1036:	62 2f       	mov	r22, r18
    1038:	0e 94 ac 05 	call	0xb58	; 0xb58 <EEPROM_writeByte>
				EEPROM_writeByte(0x0322, pass[1]);
    103c:	2e ad       	ldd	r18, Y+62	; 0x3e
    103e:	82 e2       	ldi	r24, 0x22	; 34
    1040:	93 e0       	ldi	r25, 0x03	; 3
    1042:	62 2f       	mov	r22, r18
    1044:	0e 94 ac 05 	call	0xb58	; 0xb58 <EEPROM_writeByte>
				EEPROM_writeByte(0x0333, pass[2]);
    1048:	2f ad       	ldd	r18, Y+63	; 0x3f
    104a:	83 e3       	ldi	r24, 0x33	; 51
    104c:	93 e0       	ldi	r25, 0x03	; 3
    104e:	62 2f       	mov	r22, r18
    1050:	0e 94 ac 05 	call	0xb58	; 0xb58 <EEPROM_writeByte>
				EEPROM_writeByte(0x0344, pass[3]);
    1054:	fe 01       	movw	r30, r28
    1056:	e0 5c       	subi	r30, 0xC0	; 192
    1058:	ff 4f       	sbci	r31, 0xFF	; 255
    105a:	20 81       	ld	r18, Z
    105c:	84 e4       	ldi	r24, 0x44	; 68
    105e:	93 e0       	ldi	r25, 0x03	; 3
    1060:	62 2f       	mov	r22, r18
    1062:	0e 94 ac 05 	call	0xb58	; 0xb58 <EEPROM_writeByte>
    1066:	a4 ce       	rjmp	.-696    	; 0xdb0 <main+0xb4>

			}
			else{
				PORTA |= 0xFC;
    1068:	ab e3       	ldi	r26, 0x3B	; 59
    106a:	b0 e0       	ldi	r27, 0x00	; 0
    106c:	eb e3       	ldi	r30, 0x3B	; 59
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	80 81       	ld	r24, Z
    1072:	8c 6f       	ori	r24, 0xFC	; 252
    1074:	8c 93       	st	X, r24
				UART_sendByte(0);
    1076:	80 e0       	ldi	r24, 0x00	; 0
    1078:	0e 94 83 0c 	call	0x1906	; 0x1906 <UART_sendByte>
    107c:	99 ce       	rjmp	.-718    	; 0xdb0 <main+0xb4>
			}
		}
		else if(mode == '#'){
    107e:	89 ad       	ldd	r24, Y+57	; 0x39
    1080:	83 32       	cpi	r24, 0x23	; 35
    1082:	09 f0       	breq	.+2      	; 0x1086 <main+0x38a>
    1084:	0b c1       	rjmp	.+534    	; 0x129c <main+0x5a0>
			for(i = 0;i < 3;i++){
    1086:	1c ae       	std	Y+60, r1	; 0x3c
    1088:	81 c0       	rjmp	.+258    	; 0x118c <main+0x490>
				pass[i] = UART_recieveByte();
    108a:	8c ad       	ldd	r24, Y+60	; 0x3c
    108c:	08 2f       	mov	r16, r24
    108e:	10 e0       	ldi	r17, 0x00	; 0
    1090:	0e 94 9a 0c 	call	0x1934	; 0x1934 <UART_recieveByte>
    1094:	28 2f       	mov	r18, r24
    1096:	ce 01       	movw	r24, r28
    1098:	cd 96       	adiw	r24, 0x3d	; 61
    109a:	fc 01       	movw	r30, r24
    109c:	e0 0f       	add	r30, r16
    109e:	f1 1f       	adc	r31, r17
    10a0:	20 83       	st	Z, r18
    10a2:	80 e0       	ldi	r24, 0x00	; 0
    10a4:	90 e0       	ldi	r25, 0x00	; 0
    10a6:	aa ef       	ldi	r26, 0xFA	; 250
    10a8:	b3 e4       	ldi	r27, 0x43	; 67
    10aa:	89 8f       	std	Y+25, r24	; 0x19
    10ac:	9a 8f       	std	Y+26, r25	; 0x1a
    10ae:	ab 8f       	std	Y+27, r26	; 0x1b
    10b0:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10b2:	69 8d       	ldd	r22, Y+25	; 0x19
    10b4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    10b6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    10b8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    10ba:	20 e0       	ldi	r18, 0x00	; 0
    10bc:	30 e0       	ldi	r19, 0x00	; 0
    10be:	4a ef       	ldi	r20, 0xFA	; 250
    10c0:	54 e4       	ldi	r21, 0x44	; 68
    10c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10c6:	dc 01       	movw	r26, r24
    10c8:	cb 01       	movw	r24, r22
    10ca:	8d 8b       	std	Y+21, r24	; 0x15
    10cc:	9e 8b       	std	Y+22, r25	; 0x16
    10ce:	af 8b       	std	Y+23, r26	; 0x17
    10d0:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    10d2:	6d 89       	ldd	r22, Y+21	; 0x15
    10d4:	7e 89       	ldd	r23, Y+22	; 0x16
    10d6:	8f 89       	ldd	r24, Y+23	; 0x17
    10d8:	98 8d       	ldd	r25, Y+24	; 0x18
    10da:	20 e0       	ldi	r18, 0x00	; 0
    10dc:	30 e0       	ldi	r19, 0x00	; 0
    10de:	40 e8       	ldi	r20, 0x80	; 128
    10e0:	5f e3       	ldi	r21, 0x3F	; 63
    10e2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10e6:	88 23       	and	r24, r24
    10e8:	2c f4       	brge	.+10     	; 0x10f4 <main+0x3f8>
		__ticks = 1;
    10ea:	81 e0       	ldi	r24, 0x01	; 1
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	9c 8b       	std	Y+20, r25	; 0x14
    10f0:	8b 8b       	std	Y+19, r24	; 0x13
    10f2:	3f c0       	rjmp	.+126    	; 0x1172 <main+0x476>
	else if (__tmp > 65535)
    10f4:	6d 89       	ldd	r22, Y+21	; 0x15
    10f6:	7e 89       	ldd	r23, Y+22	; 0x16
    10f8:	8f 89       	ldd	r24, Y+23	; 0x17
    10fa:	98 8d       	ldd	r25, Y+24	; 0x18
    10fc:	20 e0       	ldi	r18, 0x00	; 0
    10fe:	3f ef       	ldi	r19, 0xFF	; 255
    1100:	4f e7       	ldi	r20, 0x7F	; 127
    1102:	57 e4       	ldi	r21, 0x47	; 71
    1104:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1108:	18 16       	cp	r1, r24
    110a:	4c f5       	brge	.+82     	; 0x115e <main+0x462>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    110c:	69 8d       	ldd	r22, Y+25	; 0x19
    110e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1110:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1112:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1114:	20 e0       	ldi	r18, 0x00	; 0
    1116:	30 e0       	ldi	r19, 0x00	; 0
    1118:	40 e2       	ldi	r20, 0x20	; 32
    111a:	51 e4       	ldi	r21, 0x41	; 65
    111c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1120:	dc 01       	movw	r26, r24
    1122:	cb 01       	movw	r24, r22
    1124:	bc 01       	movw	r22, r24
    1126:	cd 01       	movw	r24, r26
    1128:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    112c:	dc 01       	movw	r26, r24
    112e:	cb 01       	movw	r24, r22
    1130:	9c 8b       	std	Y+20, r25	; 0x14
    1132:	8b 8b       	std	Y+19, r24	; 0x13
    1134:	0f c0       	rjmp	.+30     	; 0x1154 <main+0x458>
    1136:	88 ec       	ldi	r24, 0xC8	; 200
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	9a 8b       	std	Y+18, r25	; 0x12
    113c:	89 8b       	std	Y+17, r24	; 0x11
    113e:	89 89       	ldd	r24, Y+17	; 0x11
    1140:	9a 89       	ldd	r25, Y+18	; 0x12
    1142:	01 97       	sbiw	r24, 0x01	; 1
    1144:	f1 f7       	brne	.-4      	; 0x1142 <main+0x446>
    1146:	9a 8b       	std	Y+18, r25	; 0x12
    1148:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    114a:	8b 89       	ldd	r24, Y+19	; 0x13
    114c:	9c 89       	ldd	r25, Y+20	; 0x14
    114e:	01 97       	sbiw	r24, 0x01	; 1
    1150:	9c 8b       	std	Y+20, r25	; 0x14
    1152:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1154:	8b 89       	ldd	r24, Y+19	; 0x13
    1156:	9c 89       	ldd	r25, Y+20	; 0x14
    1158:	00 97       	sbiw	r24, 0x00	; 0
    115a:	69 f7       	brne	.-38     	; 0x1136 <main+0x43a>
    115c:	14 c0       	rjmp	.+40     	; 0x1186 <main+0x48a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    115e:	6d 89       	ldd	r22, Y+21	; 0x15
    1160:	7e 89       	ldd	r23, Y+22	; 0x16
    1162:	8f 89       	ldd	r24, Y+23	; 0x17
    1164:	98 8d       	ldd	r25, Y+24	; 0x18
    1166:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    116a:	dc 01       	movw	r26, r24
    116c:	cb 01       	movw	r24, r22
    116e:	9c 8b       	std	Y+20, r25	; 0x14
    1170:	8b 8b       	std	Y+19, r24	; 0x13
    1172:	8b 89       	ldd	r24, Y+19	; 0x13
    1174:	9c 89       	ldd	r25, Y+20	; 0x14
    1176:	98 8b       	std	Y+16, r25	; 0x10
    1178:	8f 87       	std	Y+15, r24	; 0x0f
    117a:	8f 85       	ldd	r24, Y+15	; 0x0f
    117c:	98 89       	ldd	r25, Y+16	; 0x10
    117e:	01 97       	sbiw	r24, 0x01	; 1
    1180:	f1 f7       	brne	.-4      	; 0x117e <main+0x482>
    1182:	98 8b       	std	Y+16, r25	; 0x10
    1184:	8f 87       	std	Y+15, r24	; 0x0f
				PORTA |= 0xFC;
				UART_sendByte(0);
			}
		}
		else if(mode == '#'){
			for(i = 0;i < 3;i++){
    1186:	8c ad       	ldd	r24, Y+60	; 0x3c
    1188:	8f 5f       	subi	r24, 0xFF	; 255
    118a:	8c af       	std	Y+60, r24	; 0x3c
    118c:	8c ad       	ldd	r24, Y+60	; 0x3c
    118e:	83 30       	cpi	r24, 0x03	; 3
    1190:	08 f4       	brcc	.+2      	; 0x1194 <main+0x498>
    1192:	7b cf       	rjmp	.-266    	; 0x108a <main+0x38e>
				pass[i] = UART_recieveByte();
				_delay_ms(500);
				}
				EEPROM_readByte(0x0311,&confirm_pass[0]);
    1194:	9e 01       	movw	r18, r28
    1196:	2f 5b       	subi	r18, 0xBF	; 191
    1198:	3f 4f       	sbci	r19, 0xFF	; 255
    119a:	81 e1       	ldi	r24, 0x11	; 17
    119c:	93 e0       	ldi	r25, 0x03	; 3
    119e:	b9 01       	movw	r22, r18
    11a0:	0e 94 ed 05 	call	0xbda	; 0xbda <EEPROM_readByte>
				EEPROM_readByte(0x0322,&confirm_pass[1]);
    11a4:	ce 01       	movw	r24, r28
    11a6:	8f 5b       	subi	r24, 0xBF	; 191
    11a8:	9f 4f       	sbci	r25, 0xFF	; 255
    11aa:	9c 01       	movw	r18, r24
    11ac:	2f 5f       	subi	r18, 0xFF	; 255
    11ae:	3f 4f       	sbci	r19, 0xFF	; 255
    11b0:	82 e2       	ldi	r24, 0x22	; 34
    11b2:	93 e0       	ldi	r25, 0x03	; 3
    11b4:	b9 01       	movw	r22, r18
    11b6:	0e 94 ed 05 	call	0xbda	; 0xbda <EEPROM_readByte>
				EEPROM_readByte(0x0333,&confirm_pass[2]);
    11ba:	ce 01       	movw	r24, r28
    11bc:	8f 5b       	subi	r24, 0xBF	; 191
    11be:	9f 4f       	sbci	r25, 0xFF	; 255
    11c0:	9c 01       	movw	r18, r24
    11c2:	2e 5f       	subi	r18, 0xFE	; 254
    11c4:	3f 4f       	sbci	r19, 0xFF	; 255
    11c6:	83 e3       	ldi	r24, 0x33	; 51
    11c8:	93 e0       	ldi	r25, 0x03	; 3
    11ca:	b9 01       	movw	r22, r18
    11cc:	0e 94 ed 05 	call	0xbda	; 0xbda <EEPROM_readByte>
				EEPROM_readByte(0x0344,&confirm_pass[3]);
    11d0:	ce 01       	movw	r24, r28
    11d2:	8f 5b       	subi	r24, 0xBF	; 191
    11d4:	9f 4f       	sbci	r25, 0xFF	; 255
    11d6:	9c 01       	movw	r18, r24
    11d8:	2d 5f       	subi	r18, 0xFD	; 253
    11da:	3f 4f       	sbci	r19, 0xFF	; 255
    11dc:	84 e4       	ldi	r24, 0x44	; 68
    11de:	93 e0       	ldi	r25, 0x03	; 3
    11e0:	b9 01       	movw	r22, r18
    11e2:	0e 94 ed 05 	call	0xbda	; 0xbda <EEPROM_readByte>
		/*check if pass sent via UART is the same pass saved in EEPROM*/
			if(pass[0] == confirm_pass[0] && pass[1] == confirm_pass[1] && pass[2] == confirm_pass[2] && pass[3] == confirm_pass[3]){
    11e6:	9d ad       	ldd	r25, Y+61	; 0x3d
    11e8:	fe 01       	movw	r30, r28
    11ea:	ef 5b       	subi	r30, 0xBF	; 191
    11ec:	ff 4f       	sbci	r31, 0xFF	; 255
    11ee:	80 81       	ld	r24, Z
    11f0:	98 17       	cp	r25, r24
    11f2:	21 f5       	brne	.+72     	; 0x123c <main+0x540>
    11f4:	8e ad       	ldd	r24, Y+62	; 0x3e
    11f6:	fe 01       	movw	r30, r28
    11f8:	ef 5b       	subi	r30, 0xBF	; 191
    11fa:	ff 4f       	sbci	r31, 0xFF	; 255
    11fc:	91 81       	ldd	r25, Z+1	; 0x01
    11fe:	89 17       	cp	r24, r25
    1200:	e9 f4       	brne	.+58     	; 0x123c <main+0x540>
    1202:	8f ad       	ldd	r24, Y+63	; 0x3f
    1204:	fe 01       	movw	r30, r28
    1206:	ef 5b       	subi	r30, 0xBF	; 191
    1208:	ff 4f       	sbci	r31, 0xFF	; 255
    120a:	92 81       	ldd	r25, Z+2	; 0x02
    120c:	89 17       	cp	r24, r25
    120e:	b1 f4       	brne	.+44     	; 0x123c <main+0x540>
    1210:	fe 01       	movw	r30, r28
    1212:	e0 5c       	subi	r30, 0xC0	; 192
    1214:	ff 4f       	sbci	r31, 0xFF	; 255
    1216:	90 81       	ld	r25, Z
    1218:	fe 01       	movw	r30, r28
    121a:	ef 5b       	subi	r30, 0xBF	; 191
    121c:	ff 4f       	sbci	r31, 0xFF	; 255
    121e:	83 81       	ldd	r24, Z+3	; 0x03
    1220:	98 17       	cp	r25, r24
    1222:	61 f4       	brne	.+24     	; 0x123c <main+0x540>
				/*send 1 through UART to inform other controller that the pass is correct to allow user to reset pass*/
				UART_sendByte(1);
    1224:	81 e0       	ldi	r24, 0x01	; 1
    1226:	0e 94 83 0c 	call	0x1906	; 0x1906 <UART_sendByte>
				PORTA |= 0xFC;
    122a:	ab e3       	ldi	r26, 0x3B	; 59
    122c:	b0 e0       	ldi	r27, 0x00	; 0
    122e:	eb e3       	ldi	r30, 0x3B	; 59
    1230:	f0 e0       	ldi	r31, 0x00	; 0
    1232:	80 81       	ld	r24, Z
    1234:	8c 6f       	ori	r24, 0xFC	; 252
    1236:	8c 93       	st	X, r24
				count2 = 0;
    1238:	1a ae       	std	Y+58, r1	; 0x3a
    123a:	0d c0       	rjmp	.+26     	; 0x1256 <main+0x55a>
			}
			else{
				UART_sendByte(0);
    123c:	80 e0       	ldi	r24, 0x00	; 0
    123e:	0e 94 83 0c 	call	0x1906	; 0x1906 <UART_sendByte>
				PORTA |= 0xFC;
    1242:	ab e3       	ldi	r26, 0x3B	; 59
    1244:	b0 e0       	ldi	r27, 0x00	; 0
    1246:	eb e3       	ldi	r30, 0x3B	; 59
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	80 81       	ld	r24, Z
    124c:	8c 6f       	ori	r24, 0xFC	; 252
    124e:	8c 93       	st	X, r24
				count2++;
    1250:	8a ad       	ldd	r24, Y+58	; 0x3a
    1252:	8f 5f       	subi	r24, 0xFF	; 255
    1254:	8a af       	std	Y+58, r24	; 0x3a
			}
			if(count2 >= 3){
    1256:	8a ad       	ldd	r24, Y+58	; 0x3a
    1258:	83 30       	cpi	r24, 0x03	; 3
    125a:	08 f4       	brcc	.+2      	; 0x125e <main+0x562>
    125c:	a9 cd       	rjmp	.-1198   	; 0xdb0 <main+0xb4>
					count2 = 0;
    125e:	1a ae       	std	Y+58, r1	; 0x3a
					PORTB |= (1<< PB0);
    1260:	a8 e3       	ldi	r26, 0x38	; 56
    1262:	b0 e0       	ldi	r27, 0x00	; 0
    1264:	e8 e3       	ldi	r30, 0x38	; 56
    1266:	f0 e0       	ldi	r31, 0x00	; 0
    1268:	80 81       	ld	r24, Z
    126a:	81 60       	ori	r24, 0x01	; 1
    126c:	8c 93       	st	X, r24
					Timer0_init(&timer_config);
    126e:	ce 01       	movw	r24, r28
    1270:	87 5b       	subi	r24, 0xB7	; 183
    1272:	9f 4f       	sbci	r25, 0xFF	; 255
    1274:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <Timer0_init>
					while(g_buzzer_ticks <= 1836);
    1278:	80 91 6a 00 	lds	r24, 0x006A
    127c:	90 91 6b 00 	lds	r25, 0x006B
    1280:	27 e0       	ldi	r18, 0x07	; 7
    1282:	8d 32       	cpi	r24, 0x2D	; 45
    1284:	92 07       	cpc	r25, r18
    1286:	c0 f3       	brcs	.-16     	; 0x1278 <main+0x57c>
					PORTB &= ~(1<< PB0);
    1288:	a8 e3       	ldi	r26, 0x38	; 56
    128a:	b0 e0       	ldi	r27, 0x00	; 0
    128c:	e8 e3       	ldi	r30, 0x38	; 56
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	8e 7f       	andi	r24, 0xFE	; 254
    1294:	8c 93       	st	X, r24
					Timer0_stop();
    1296:	0e 94 ea 0b 	call	0x17d4	; 0x17d4 <Timer0_stop>
    129a:	8a cd       	rjmp	.-1260   	; 0xdb0 <main+0xb4>
				}

	   }
		else if(mode == '*' ){
    129c:	89 ad       	ldd	r24, Y+57	; 0x39
    129e:	8a 32       	cpi	r24, 0x2A	; 42
    12a0:	09 f0       	breq	.+2      	; 0x12a4 <main+0x5a8>
    12a2:	86 cd       	rjmp	.-1268   	; 0xdb0 <main+0xb4>
			for(i = 0;i < 3;i++){
    12a4:	1c ae       	std	Y+60, r1	; 0x3c
    12a6:	81 c0       	rjmp	.+258    	; 0x13aa <main+0x6ae>
				pass[i] = UART_recieveByte();
    12a8:	8c ad       	ldd	r24, Y+60	; 0x3c
    12aa:	08 2f       	mov	r16, r24
    12ac:	10 e0       	ldi	r17, 0x00	; 0
    12ae:	0e 94 9a 0c 	call	0x1934	; 0x1934 <UART_recieveByte>
    12b2:	28 2f       	mov	r18, r24
    12b4:	ce 01       	movw	r24, r28
    12b6:	cd 96       	adiw	r24, 0x3d	; 61
    12b8:	fc 01       	movw	r30, r24
    12ba:	e0 0f       	add	r30, r16
    12bc:	f1 1f       	adc	r31, r17
    12be:	20 83       	st	Z, r18
    12c0:	80 e0       	ldi	r24, 0x00	; 0
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	aa ef       	ldi	r26, 0xFA	; 250
    12c6:	b3 e4       	ldi	r27, 0x43	; 67
    12c8:	8b 87       	std	Y+11, r24	; 0x0b
    12ca:	9c 87       	std	Y+12, r25	; 0x0c
    12cc:	ad 87       	std	Y+13, r26	; 0x0d
    12ce:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12d0:	6b 85       	ldd	r22, Y+11	; 0x0b
    12d2:	7c 85       	ldd	r23, Y+12	; 0x0c
    12d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    12d6:	9e 85       	ldd	r25, Y+14	; 0x0e
    12d8:	20 e0       	ldi	r18, 0x00	; 0
    12da:	30 e0       	ldi	r19, 0x00	; 0
    12dc:	4a ef       	ldi	r20, 0xFA	; 250
    12de:	54 e4       	ldi	r21, 0x44	; 68
    12e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12e4:	dc 01       	movw	r26, r24
    12e6:	cb 01       	movw	r24, r22
    12e8:	8f 83       	std	Y+7, r24	; 0x07
    12ea:	98 87       	std	Y+8, r25	; 0x08
    12ec:	a9 87       	std	Y+9, r26	; 0x09
    12ee:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    12f0:	6f 81       	ldd	r22, Y+7	; 0x07
    12f2:	78 85       	ldd	r23, Y+8	; 0x08
    12f4:	89 85       	ldd	r24, Y+9	; 0x09
    12f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    12f8:	20 e0       	ldi	r18, 0x00	; 0
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	40 e8       	ldi	r20, 0x80	; 128
    12fe:	5f e3       	ldi	r21, 0x3F	; 63
    1300:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1304:	88 23       	and	r24, r24
    1306:	2c f4       	brge	.+10     	; 0x1312 <main+0x616>
		__ticks = 1;
    1308:	81 e0       	ldi	r24, 0x01	; 1
    130a:	90 e0       	ldi	r25, 0x00	; 0
    130c:	9e 83       	std	Y+6, r25	; 0x06
    130e:	8d 83       	std	Y+5, r24	; 0x05
    1310:	3f c0       	rjmp	.+126    	; 0x1390 <main+0x694>
	else if (__tmp > 65535)
    1312:	6f 81       	ldd	r22, Y+7	; 0x07
    1314:	78 85       	ldd	r23, Y+8	; 0x08
    1316:	89 85       	ldd	r24, Y+9	; 0x09
    1318:	9a 85       	ldd	r25, Y+10	; 0x0a
    131a:	20 e0       	ldi	r18, 0x00	; 0
    131c:	3f ef       	ldi	r19, 0xFF	; 255
    131e:	4f e7       	ldi	r20, 0x7F	; 127
    1320:	57 e4       	ldi	r21, 0x47	; 71
    1322:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1326:	18 16       	cp	r1, r24
    1328:	4c f5       	brge	.+82     	; 0x137c <main+0x680>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    132a:	6b 85       	ldd	r22, Y+11	; 0x0b
    132c:	7c 85       	ldd	r23, Y+12	; 0x0c
    132e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1330:	9e 85       	ldd	r25, Y+14	; 0x0e
    1332:	20 e0       	ldi	r18, 0x00	; 0
    1334:	30 e0       	ldi	r19, 0x00	; 0
    1336:	40 e2       	ldi	r20, 0x20	; 32
    1338:	51 e4       	ldi	r21, 0x41	; 65
    133a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    133e:	dc 01       	movw	r26, r24
    1340:	cb 01       	movw	r24, r22
    1342:	bc 01       	movw	r22, r24
    1344:	cd 01       	movw	r24, r26
    1346:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    134a:	dc 01       	movw	r26, r24
    134c:	cb 01       	movw	r24, r22
    134e:	9e 83       	std	Y+6, r25	; 0x06
    1350:	8d 83       	std	Y+5, r24	; 0x05
    1352:	0f c0       	rjmp	.+30     	; 0x1372 <main+0x676>
    1354:	88 ec       	ldi	r24, 0xC8	; 200
    1356:	90 e0       	ldi	r25, 0x00	; 0
    1358:	9c 83       	std	Y+4, r25	; 0x04
    135a:	8b 83       	std	Y+3, r24	; 0x03
    135c:	8b 81       	ldd	r24, Y+3	; 0x03
    135e:	9c 81       	ldd	r25, Y+4	; 0x04
    1360:	01 97       	sbiw	r24, 0x01	; 1
    1362:	f1 f7       	brne	.-4      	; 0x1360 <main+0x664>
    1364:	9c 83       	std	Y+4, r25	; 0x04
    1366:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1368:	8d 81       	ldd	r24, Y+5	; 0x05
    136a:	9e 81       	ldd	r25, Y+6	; 0x06
    136c:	01 97       	sbiw	r24, 0x01	; 1
    136e:	9e 83       	std	Y+6, r25	; 0x06
    1370:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1372:	8d 81       	ldd	r24, Y+5	; 0x05
    1374:	9e 81       	ldd	r25, Y+6	; 0x06
    1376:	00 97       	sbiw	r24, 0x00	; 0
    1378:	69 f7       	brne	.-38     	; 0x1354 <main+0x658>
    137a:	14 c0       	rjmp	.+40     	; 0x13a4 <main+0x6a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    137c:	6f 81       	ldd	r22, Y+7	; 0x07
    137e:	78 85       	ldd	r23, Y+8	; 0x08
    1380:	89 85       	ldd	r24, Y+9	; 0x09
    1382:	9a 85       	ldd	r25, Y+10	; 0x0a
    1384:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1388:	dc 01       	movw	r26, r24
    138a:	cb 01       	movw	r24, r22
    138c:	9e 83       	std	Y+6, r25	; 0x06
    138e:	8d 83       	std	Y+5, r24	; 0x05
    1390:	8d 81       	ldd	r24, Y+5	; 0x05
    1392:	9e 81       	ldd	r25, Y+6	; 0x06
    1394:	9a 83       	std	Y+2, r25	; 0x02
    1396:	89 83       	std	Y+1, r24	; 0x01
    1398:	89 81       	ldd	r24, Y+1	; 0x01
    139a:	9a 81       	ldd	r25, Y+2	; 0x02
    139c:	01 97       	sbiw	r24, 0x01	; 1
    139e:	f1 f7       	brne	.-4      	; 0x139c <main+0x6a0>
    13a0:	9a 83       	std	Y+2, r25	; 0x02
    13a2:	89 83       	std	Y+1, r24	; 0x01
					Timer0_stop();
				}

	   }
		else if(mode == '*' ){
			for(i = 0;i < 3;i++){
    13a4:	8c ad       	ldd	r24, Y+60	; 0x3c
    13a6:	8f 5f       	subi	r24, 0xFF	; 255
    13a8:	8c af       	std	Y+60, r24	; 0x3c
    13aa:	8c ad       	ldd	r24, Y+60	; 0x3c
    13ac:	83 30       	cpi	r24, 0x03	; 3
    13ae:	08 f4       	brcc	.+2      	; 0x13b2 <main+0x6b6>
    13b0:	7b cf       	rjmp	.-266    	; 0x12a8 <main+0x5ac>
				pass[i] = UART_recieveByte();
				_delay_ms(500);
				}
				EEPROM_readByte(0x0311,&confirm_pass[0]);
    13b2:	9e 01       	movw	r18, r28
    13b4:	2f 5b       	subi	r18, 0xBF	; 191
    13b6:	3f 4f       	sbci	r19, 0xFF	; 255
    13b8:	81 e1       	ldi	r24, 0x11	; 17
    13ba:	93 e0       	ldi	r25, 0x03	; 3
    13bc:	b9 01       	movw	r22, r18
    13be:	0e 94 ed 05 	call	0xbda	; 0xbda <EEPROM_readByte>
				EEPROM_readByte(0x0322,&confirm_pass[1]);
    13c2:	ce 01       	movw	r24, r28
    13c4:	8f 5b       	subi	r24, 0xBF	; 191
    13c6:	9f 4f       	sbci	r25, 0xFF	; 255
    13c8:	9c 01       	movw	r18, r24
    13ca:	2f 5f       	subi	r18, 0xFF	; 255
    13cc:	3f 4f       	sbci	r19, 0xFF	; 255
    13ce:	82 e2       	ldi	r24, 0x22	; 34
    13d0:	93 e0       	ldi	r25, 0x03	; 3
    13d2:	b9 01       	movw	r22, r18
    13d4:	0e 94 ed 05 	call	0xbda	; 0xbda <EEPROM_readByte>
				EEPROM_readByte(0x0333,&confirm_pass[2]);
    13d8:	ce 01       	movw	r24, r28
    13da:	8f 5b       	subi	r24, 0xBF	; 191
    13dc:	9f 4f       	sbci	r25, 0xFF	; 255
    13de:	9c 01       	movw	r18, r24
    13e0:	2e 5f       	subi	r18, 0xFE	; 254
    13e2:	3f 4f       	sbci	r19, 0xFF	; 255
    13e4:	83 e3       	ldi	r24, 0x33	; 51
    13e6:	93 e0       	ldi	r25, 0x03	; 3
    13e8:	b9 01       	movw	r22, r18
    13ea:	0e 94 ed 05 	call	0xbda	; 0xbda <EEPROM_readByte>
				EEPROM_readByte(0x0344,&confirm_pass[3]);
    13ee:	ce 01       	movw	r24, r28
    13f0:	8f 5b       	subi	r24, 0xBF	; 191
    13f2:	9f 4f       	sbci	r25, 0xFF	; 255
    13f4:	9c 01       	movw	r18, r24
    13f6:	2d 5f       	subi	r18, 0xFD	; 253
    13f8:	3f 4f       	sbci	r19, 0xFF	; 255
    13fa:	84 e4       	ldi	r24, 0x44	; 68
    13fc:	93 e0       	ldi	r25, 0x03	; 3
    13fe:	b9 01       	movw	r22, r18
    1400:	0e 94 ed 05 	call	0xbda	; 0xbda <EEPROM_readByte>

				if(pass[0] == confirm_pass[0] && pass[1] == confirm_pass[1] && pass[2] == confirm_pass[2] && pass[3] == confirm_pass[3]){
    1404:	9d ad       	ldd	r25, Y+61	; 0x3d
    1406:	fe 01       	movw	r30, r28
    1408:	ef 5b       	subi	r30, 0xBF	; 191
    140a:	ff 4f       	sbci	r31, 0xFF	; 255
    140c:	80 81       	ld	r24, Z
    140e:	98 17       	cp	r25, r24
    1410:	09 f0       	breq	.+2      	; 0x1414 <main+0x718>
    1412:	61 c0       	rjmp	.+194    	; 0x14d6 <main+0x7da>
    1414:	8e ad       	ldd	r24, Y+62	; 0x3e
    1416:	fe 01       	movw	r30, r28
    1418:	ef 5b       	subi	r30, 0xBF	; 191
    141a:	ff 4f       	sbci	r31, 0xFF	; 255
    141c:	91 81       	ldd	r25, Z+1	; 0x01
    141e:	89 17       	cp	r24, r25
    1420:	09 f0       	breq	.+2      	; 0x1424 <main+0x728>
    1422:	59 c0       	rjmp	.+178    	; 0x14d6 <main+0x7da>
    1424:	8f ad       	ldd	r24, Y+63	; 0x3f
    1426:	fe 01       	movw	r30, r28
    1428:	ef 5b       	subi	r30, 0xBF	; 191
    142a:	ff 4f       	sbci	r31, 0xFF	; 255
    142c:	92 81       	ldd	r25, Z+2	; 0x02
    142e:	89 17       	cp	r24, r25
    1430:	09 f0       	breq	.+2      	; 0x1434 <main+0x738>
    1432:	51 c0       	rjmp	.+162    	; 0x14d6 <main+0x7da>
    1434:	fe 01       	movw	r30, r28
    1436:	e0 5c       	subi	r30, 0xC0	; 192
    1438:	ff 4f       	sbci	r31, 0xFF	; 255
    143a:	90 81       	ld	r25, Z
    143c:	fe 01       	movw	r30, r28
    143e:	ef 5b       	subi	r30, 0xBF	; 191
    1440:	ff 4f       	sbci	r31, 0xFF	; 255
    1442:	83 81       	ldd	r24, Z+3	; 0x03
    1444:	98 17       	cp	r25, r24
    1446:	09 f0       	breq	.+2      	; 0x144a <main+0x74e>
    1448:	46 c0       	rjmp	.+140    	; 0x14d6 <main+0x7da>
					/*then pass sent through UART is the same password saved in EEPROM
					 * we should rotate motor anticlockwise for 10 seconds then rotate it clockwise for 10 seconds*/
					UART_sendByte(1);
    144a:	81 e0       	ldi	r24, 0x01	; 1
    144c:	0e 94 83 0c 	call	0x1906	; 0x1906 <UART_sendByte>
					count1 = 0;
    1450:	1b ae       	std	Y+59, r1	; 0x3b
					Timer0_init(&timer_config);
    1452:	ce 01       	movw	r24, r28
    1454:	87 5b       	subi	r24, 0xB7	; 183
    1456:	9f 4f       	sbci	r25, 0xFF	; 255
    1458:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <Timer0_init>
    145c:	0e c0       	rjmp	.+28     	; 0x147a <main+0x77e>
					while(g_motor_ticks < 306){
						PORTA &= (~(1<<PA0));
    145e:	ab e3       	ldi	r26, 0x3B	; 59
    1460:	b0 e0       	ldi	r27, 0x00	; 0
    1462:	eb e3       	ldi	r30, 0x3B	; 59
    1464:	f0 e0       	ldi	r31, 0x00	; 0
    1466:	80 81       	ld	r24, Z
    1468:	8e 7f       	andi	r24, 0xFE	; 254
    146a:	8c 93       	st	X, r24
						PORTA |= (1<<PA1);
    146c:	ab e3       	ldi	r26, 0x3B	; 59
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	eb e3       	ldi	r30, 0x3B	; 59
    1472:	f0 e0       	ldi	r31, 0x00	; 0
    1474:	80 81       	ld	r24, Z
    1476:	82 60       	ori	r24, 0x02	; 2
    1478:	8c 93       	st	X, r24
					/*then pass sent through UART is the same password saved in EEPROM
					 * we should rotate motor anticlockwise for 10 seconds then rotate it clockwise for 10 seconds*/
					UART_sendByte(1);
					count1 = 0;
					Timer0_init(&timer_config);
					while(g_motor_ticks < 306){
    147a:	80 91 68 00 	lds	r24, 0x0068
    147e:	90 91 69 00 	lds	r25, 0x0069
    1482:	21 e0       	ldi	r18, 0x01	; 1
    1484:	82 33       	cpi	r24, 0x32	; 50
    1486:	92 07       	cpc	r25, r18
    1488:	50 f3       	brcs	.-44     	; 0x145e <main+0x762>
    148a:	0e c0       	rjmp	.+28     	; 0x14a8 <main+0x7ac>
						PORTA &= (~(1<<PA0));
						PORTA |= (1<<PA1);
					}
					while(g_motor_ticks >= 306 && g_motor_ticks <= 612){
						PORTA |= (1<<PA0);
    148c:	ab e3       	ldi	r26, 0x3B	; 59
    148e:	b0 e0       	ldi	r27, 0x00	; 0
    1490:	eb e3       	ldi	r30, 0x3B	; 59
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	80 81       	ld	r24, Z
    1496:	81 60       	ori	r24, 0x01	; 1
    1498:	8c 93       	st	X, r24
						PORTA &= (~(1<<PA1));
    149a:	ab e3       	ldi	r26, 0x3B	; 59
    149c:	b0 e0       	ldi	r27, 0x00	; 0
    149e:	eb e3       	ldi	r30, 0x3B	; 59
    14a0:	f0 e0       	ldi	r31, 0x00	; 0
    14a2:	80 81       	ld	r24, Z
    14a4:	8d 7f       	andi	r24, 0xFD	; 253
    14a6:	8c 93       	st	X, r24
					Timer0_init(&timer_config);
					while(g_motor_ticks < 306){
						PORTA &= (~(1<<PA0));
						PORTA |= (1<<PA1);
					}
					while(g_motor_ticks >= 306 && g_motor_ticks <= 612){
    14a8:	80 91 68 00 	lds	r24, 0x0068
    14ac:	90 91 69 00 	lds	r25, 0x0069
    14b0:	21 e0       	ldi	r18, 0x01	; 1
    14b2:	82 33       	cpi	r24, 0x32	; 50
    14b4:	92 07       	cpc	r25, r18
    14b6:	40 f0       	brcs	.+16     	; 0x14c8 <main+0x7cc>
    14b8:	80 91 68 00 	lds	r24, 0x0068
    14bc:	90 91 69 00 	lds	r25, 0x0069
    14c0:	22 e0       	ldi	r18, 0x02	; 2
    14c2:	85 36       	cpi	r24, 0x65	; 101
    14c4:	92 07       	cpc	r25, r18
    14c6:	10 f3       	brcs	.-60     	; 0x148c <main+0x790>
						PORTA |= (1<<PA0);
						PORTA &= (~(1<<PA1));
					}
					Timer0_stop();
    14c8:	0e 94 ea 0b 	call	0x17d4	; 0x17d4 <Timer0_stop>
					PORTA = 0xFC;
    14cc:	eb e3       	ldi	r30, 0x3B	; 59
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	8c ef       	ldi	r24, 0xFC	; 252
    14d2:	80 83       	st	Z, r24
    14d4:	0d c0       	rjmp	.+26     	; 0x14f0 <main+0x7f4>
				}
				else{
					UART_sendByte(0);
    14d6:	80 e0       	ldi	r24, 0x00	; 0
    14d8:	0e 94 83 0c 	call	0x1906	; 0x1906 <UART_sendByte>
					PORTA |= 0xFC;
    14dc:	ab e3       	ldi	r26, 0x3B	; 59
    14de:	b0 e0       	ldi	r27, 0x00	; 0
    14e0:	eb e3       	ldi	r30, 0x3B	; 59
    14e2:	f0 e0       	ldi	r31, 0x00	; 0
    14e4:	80 81       	ld	r24, Z
    14e6:	8c 6f       	ori	r24, 0xFC	; 252
    14e8:	8c 93       	st	X, r24
					count1++;
    14ea:	8b ad       	ldd	r24, Y+59	; 0x3b
    14ec:	8f 5f       	subi	r24, 0xFF	; 255
    14ee:	8b af       	std	Y+59, r24	; 0x3b
				}
				if(count1 >= 3){
    14f0:	8b ad       	ldd	r24, Y+59	; 0x3b
    14f2:	83 30       	cpi	r24, 0x03	; 3
    14f4:	08 f4       	brcc	.+2      	; 0x14f8 <main+0x7fc>
    14f6:	5c cc       	rjmp	.-1864   	; 0xdb0 <main+0xb4>
					count1 = 0;
    14f8:	1b ae       	std	Y+59, r1	; 0x3b
					PORTB |= (1<< PB0);
    14fa:	a8 e3       	ldi	r26, 0x38	; 56
    14fc:	b0 e0       	ldi	r27, 0x00	; 0
    14fe:	e8 e3       	ldi	r30, 0x38	; 56
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	81 60       	ori	r24, 0x01	; 1
    1506:	8c 93       	st	X, r24
					Timer0_init(&timer_config);
    1508:	ce 01       	movw	r24, r28
    150a:	87 5b       	subi	r24, 0xB7	; 183
    150c:	9f 4f       	sbci	r25, 0xFF	; 255
    150e:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <Timer0_init>
					while(g_buzzer_ticks <= 1836);
    1512:	80 91 6a 00 	lds	r24, 0x006A
    1516:	90 91 6b 00 	lds	r25, 0x006B
    151a:	27 e0       	ldi	r18, 0x07	; 7
    151c:	8d 32       	cpi	r24, 0x2D	; 45
    151e:	92 07       	cpc	r25, r18
    1520:	c0 f3       	brcs	.-16     	; 0x1512 <main+0x816>
					PORTB &= ~(1<< PB0); //stop buzzer
    1522:	a8 e3       	ldi	r26, 0x38	; 56
    1524:	b0 e0       	ldi	r27, 0x00	; 0
    1526:	e8 e3       	ldi	r30, 0x38	; 56
    1528:	f0 e0       	ldi	r31, 0x00	; 0
    152a:	80 81       	ld	r24, Z
    152c:	8e 7f       	andi	r24, 0xFE	; 254
    152e:	8c 93       	st	X, r24
					Timer0_stop();
    1530:	0e 94 ea 0b 	call	0x17d4	; 0x17d4 <Timer0_stop>
    1534:	3d cc       	rjmp	.-1926   	; 0xdb0 <main+0xb4>

00001536 <TWI_init>:
 *******************************************************************************/
 
#include "i2c.h"

void TWI_init(void)
{
    1536:	df 93       	push	r29
    1538:	cf 93       	push	r28
    153a:	cd b7       	in	r28, 0x3d	; 61
    153c:	de b7       	in	r29, 0x3e	; 62
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = 0x02;
    153e:	e0 e2       	ldi	r30, 0x20	; 32
    1540:	f0 e0       	ldi	r31, 0x00	; 0
    1542:	82 e0       	ldi	r24, 0x02	; 2
    1544:	80 83       	st	Z, r24
	TWSR = 0x00;
    1546:	e1 e2       	ldi	r30, 0x21	; 33
    1548:	f0 e0       	ldi	r31, 0x00	; 0
    154a:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = 0b00000010; // my address = 0x01 :) 
    154c:	e2 e2       	ldi	r30, 0x22	; 34
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	82 e0       	ldi	r24, 0x02	; 2
    1552:	80 83       	st	Z, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1554:	e6 e5       	ldi	r30, 0x56	; 86
    1556:	f0 e0       	ldi	r31, 0x00	; 0
    1558:	84 e0       	ldi	r24, 0x04	; 4
    155a:	80 83       	st	Z, r24
}
    155c:	cf 91       	pop	r28
    155e:	df 91       	pop	r29
    1560:	08 95       	ret

00001562 <TWI_start>:

void TWI_start(void)
{
    1562:	df 93       	push	r29
    1564:	cf 93       	push	r28
    1566:	cd b7       	in	r28, 0x3d	; 61
    1568:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    156a:	e6 e5       	ldi	r30, 0x56	; 86
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	84 ea       	ldi	r24, 0xA4	; 164
    1570:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1572:	e6 e5       	ldi	r30, 0x56	; 86
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	80 81       	ld	r24, Z
    1578:	88 23       	and	r24, r24
    157a:	dc f7       	brge	.-10     	; 0x1572 <TWI_start+0x10>
}
    157c:	cf 91       	pop	r28
    157e:	df 91       	pop	r29
    1580:	08 95       	ret

00001582 <TWI_stop>:

void TWI_stop(void)
{
    1582:	df 93       	push	r29
    1584:	cf 93       	push	r28
    1586:	cd b7       	in	r28, 0x3d	; 61
    1588:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    158a:	e6 e5       	ldi	r30, 0x56	; 86
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	84 e9       	ldi	r24, 0x94	; 148
    1590:	80 83       	st	Z, r24
}
    1592:	cf 91       	pop	r28
    1594:	df 91       	pop	r29
    1596:	08 95       	ret

00001598 <TWI_write>:

void TWI_write(uint8 data)
{
    1598:	df 93       	push	r29
    159a:	cf 93       	push	r28
    159c:	0f 92       	push	r0
    159e:	cd b7       	in	r28, 0x3d	; 61
    15a0:	de b7       	in	r29, 0x3e	; 62
    15a2:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    15a4:	e3 e2       	ldi	r30, 0x23	; 35
    15a6:	f0 e0       	ldi	r31, 0x00	; 0
    15a8:	89 81       	ldd	r24, Y+1	; 0x01
    15aa:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    15ac:	e6 e5       	ldi	r30, 0x56	; 86
    15ae:	f0 e0       	ldi	r31, 0x00	; 0
    15b0:	84 e8       	ldi	r24, 0x84	; 132
    15b2:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    15b4:	e6 e5       	ldi	r30, 0x56	; 86
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	80 81       	ld	r24, Z
    15ba:	88 23       	and	r24, r24
    15bc:	dc f7       	brge	.-10     	; 0x15b4 <TWI_write+0x1c>
}
    15be:	0f 90       	pop	r0
    15c0:	cf 91       	pop	r28
    15c2:	df 91       	pop	r29
    15c4:	08 95       	ret

000015c6 <TWI_readWithACK>:

uint8 TWI_readWithACK(void)
{
    15c6:	df 93       	push	r29
    15c8:	cf 93       	push	r28
    15ca:	cd b7       	in	r28, 0x3d	; 61
    15cc:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    15ce:	e6 e5       	ldi	r30, 0x56	; 86
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	84 ec       	ldi	r24, 0xC4	; 196
    15d4:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    15d6:	e6 e5       	ldi	r30, 0x56	; 86
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	80 81       	ld	r24, Z
    15dc:	88 23       	and	r24, r24
    15de:	dc f7       	brge	.-10     	; 0x15d6 <TWI_readWithACK+0x10>
    /* Read Data */
    return TWDR;
    15e0:	e3 e2       	ldi	r30, 0x23	; 35
    15e2:	f0 e0       	ldi	r31, 0x00	; 0
    15e4:	80 81       	ld	r24, Z
}
    15e6:	cf 91       	pop	r28
    15e8:	df 91       	pop	r29
    15ea:	08 95       	ret

000015ec <TWI_readWithNACK>:

uint8 TWI_readWithNACK(void)
{
    15ec:	df 93       	push	r29
    15ee:	cf 93       	push	r28
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    15f4:	e6 e5       	ldi	r30, 0x56	; 86
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	84 e8       	ldi	r24, 0x84	; 132
    15fa:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    15fc:	e6 e5       	ldi	r30, 0x56	; 86
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	80 81       	ld	r24, Z
    1602:	88 23       	and	r24, r24
    1604:	dc f7       	brge	.-10     	; 0x15fc <TWI_readWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1606:	e3 e2       	ldi	r30, 0x23	; 35
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	80 81       	ld	r24, Z
}
    160c:	cf 91       	pop	r28
    160e:	df 91       	pop	r29
    1610:	08 95       	ret

00001612 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    1612:	df 93       	push	r29
    1614:	cf 93       	push	r28
    1616:	0f 92       	push	r0
    1618:	cd b7       	in	r28, 0x3d	; 61
    161a:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    161c:	e1 e2       	ldi	r30, 0x21	; 33
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	88 7f       	andi	r24, 0xF8	; 248
    1624:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1626:	89 81       	ldd	r24, Y+1	; 0x01
}
    1628:	0f 90       	pop	r0
    162a:	cf 91       	pop	r28
    162c:	df 91       	pop	r29
    162e:	08 95       	ret

00001630 <__vector_9>:
static volatile void (*g_callBack_COMP_Ptr)(void) = NULL_PTR;

/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/
ISR(TIMER0_OVF_vect){
    1630:	1f 92       	push	r1
    1632:	0f 92       	push	r0
    1634:	0f b6       	in	r0, 0x3f	; 63
    1636:	0f 92       	push	r0
    1638:	11 24       	eor	r1, r1
    163a:	2f 93       	push	r18
    163c:	3f 93       	push	r19
    163e:	4f 93       	push	r20
    1640:	5f 93       	push	r21
    1642:	6f 93       	push	r22
    1644:	7f 93       	push	r23
    1646:	8f 93       	push	r24
    1648:	9f 93       	push	r25
    164a:	af 93       	push	r26
    164c:	bf 93       	push	r27
    164e:	ef 93       	push	r30
    1650:	ff 93       	push	r31
    1652:	df 93       	push	r29
    1654:	cf 93       	push	r28
    1656:	cd b7       	in	r28, 0x3d	; 61
    1658:	de b7       	in	r29, 0x3e	; 62
	if(g_callBack_OVR_Ptr != NULL_PTR)
    165a:	80 91 6c 00 	lds	r24, 0x006C
    165e:	90 91 6d 00 	lds	r25, 0x006D
    1662:	00 97       	sbiw	r24, 0x00	; 0
    1664:	29 f0       	breq	.+10     	; 0x1670 <__vector_9+0x40>
		{
			(*g_callBack_OVR_Ptr)();
    1666:	e0 91 6c 00 	lds	r30, 0x006C
    166a:	f0 91 6d 00 	lds	r31, 0x006D
    166e:	09 95       	icall
		}
}
    1670:	cf 91       	pop	r28
    1672:	df 91       	pop	r29
    1674:	ff 91       	pop	r31
    1676:	ef 91       	pop	r30
    1678:	bf 91       	pop	r27
    167a:	af 91       	pop	r26
    167c:	9f 91       	pop	r25
    167e:	8f 91       	pop	r24
    1680:	7f 91       	pop	r23
    1682:	6f 91       	pop	r22
    1684:	5f 91       	pop	r21
    1686:	4f 91       	pop	r20
    1688:	3f 91       	pop	r19
    168a:	2f 91       	pop	r18
    168c:	0f 90       	pop	r0
    168e:	0f be       	out	0x3f, r0	; 63
    1690:	0f 90       	pop	r0
    1692:	1f 90       	pop	r1
    1694:	18 95       	reti

00001696 <TIMERO_COMP_vect>:
ISR(TIMERO_COMP_vect){
    1696:	1f 92       	push	r1
    1698:	0f 92       	push	r0
    169a:	0f b6       	in	r0, 0x3f	; 63
    169c:	0f 92       	push	r0
    169e:	11 24       	eor	r1, r1
    16a0:	2f 93       	push	r18
    16a2:	3f 93       	push	r19
    16a4:	4f 93       	push	r20
    16a6:	5f 93       	push	r21
    16a8:	6f 93       	push	r22
    16aa:	7f 93       	push	r23
    16ac:	8f 93       	push	r24
    16ae:	9f 93       	push	r25
    16b0:	af 93       	push	r26
    16b2:	bf 93       	push	r27
    16b4:	ef 93       	push	r30
    16b6:	ff 93       	push	r31
    16b8:	df 93       	push	r29
    16ba:	cf 93       	push	r28
    16bc:	cd b7       	in	r28, 0x3d	; 61
    16be:	de b7       	in	r29, 0x3e	; 62
	if(g_callBack_COMP_Ptr != NULL_PTR)
    16c0:	80 91 6e 00 	lds	r24, 0x006E
    16c4:	90 91 6f 00 	lds	r25, 0x006F
    16c8:	00 97       	sbiw	r24, 0x00	; 0
    16ca:	29 f0       	breq	.+10     	; 0x16d6 <TIMERO_COMP_vect+0x40>
			{
				(*g_callBack_COMP_Ptr)();
    16cc:	e0 91 6e 00 	lds	r30, 0x006E
    16d0:	f0 91 6f 00 	lds	r31, 0x006F
    16d4:	09 95       	icall
			}
}
    16d6:	cf 91       	pop	r28
    16d8:	df 91       	pop	r29
    16da:	ff 91       	pop	r31
    16dc:	ef 91       	pop	r30
    16de:	bf 91       	pop	r27
    16e0:	af 91       	pop	r26
    16e2:	9f 91       	pop	r25
    16e4:	8f 91       	pop	r24
    16e6:	7f 91       	pop	r23
    16e8:	6f 91       	pop	r22
    16ea:	5f 91       	pop	r21
    16ec:	4f 91       	pop	r20
    16ee:	3f 91       	pop	r19
    16f0:	2f 91       	pop	r18
    16f2:	0f 90       	pop	r0
    16f4:	0f be       	out	0x3f, r0	; 63
    16f6:	0f 90       	pop	r0
    16f8:	1f 90       	pop	r1
    16fa:	18 95       	reti

000016fc <Timer0_init>:

/*set Timer0 mode
 * set Timer0 clock
 * set initial value of timer0
 * set CompareValue if needed */
void Timer0_init(const Timer0_config * a_Config_Ptr){
    16fc:	df 93       	push	r29
    16fe:	cf 93       	push	r28
    1700:	00 d0       	rcall	.+0      	; 0x1702 <Timer0_init+0x6>
    1702:	cd b7       	in	r28, 0x3d	; 61
    1704:	de b7       	in	r29, 0x3e	; 62
    1706:	9a 83       	std	Y+2, r25	; 0x02
    1708:	89 83       	std	Y+1, r24	; 0x01
	if(a_Config_Ptr -> mode == NORMAL){
    170a:	e9 81       	ldd	r30, Y+1	; 0x01
    170c:	fa 81       	ldd	r31, Y+2	; 0x02
    170e:	81 81       	ldd	r24, Z+1	; 0x01
    1710:	88 23       	and	r24, r24
    1712:	41 f5       	brne	.+80     	; 0x1764 <Timer0_init+0x68>
		TCCR0 &= ~(1<<WGM00) & ~(1<<WGM01); //set timer in normal mode
    1714:	a3 e5       	ldi	r26, 0x53	; 83
    1716:	b0 e0       	ldi	r27, 0x00	; 0
    1718:	e3 e5       	ldi	r30, 0x53	; 83
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	80 81       	ld	r24, Z
    171e:	87 7b       	andi	r24, 0xB7	; 183
    1720:	8c 93       	st	X, r24
		/* set timer Clock*/
		TCCR0 =(TCCR0 & 0xF8) | (a_Config_Ptr -> clk);
    1722:	a3 e5       	ldi	r26, 0x53	; 83
    1724:	b0 e0       	ldi	r27, 0x00	; 0
    1726:	e3 e5       	ldi	r30, 0x53	; 83
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	80 81       	ld	r24, Z
    172c:	98 2f       	mov	r25, r24
    172e:	98 7f       	andi	r25, 0xF8	; 248
    1730:	e9 81       	ldd	r30, Y+1	; 0x01
    1732:	fa 81       	ldd	r31, Y+2	; 0x02
    1734:	80 81       	ld	r24, Z
    1736:	89 2b       	or	r24, r25
    1738:	8c 93       	st	X, r24
		/*setting initial value*/
		TCNT0 = a_Config_Ptr -> initial_value;
    173a:	a2 e5       	ldi	r26, 0x52	; 82
    173c:	b0 e0       	ldi	r27, 0x00	; 0
    173e:	e9 81       	ldd	r30, Y+1	; 0x01
    1740:	fa 81       	ldd	r31, Y+2	; 0x02
    1742:	82 81       	ldd	r24, Z+2	; 0x02
    1744:	8c 93       	st	X, r24
		/*enable overflow interrupt*/
		TIMSK |= (1<<TOIE0);
    1746:	a9 e5       	ldi	r26, 0x59	; 89
    1748:	b0 e0       	ldi	r27, 0x00	; 0
    174a:	e9 e5       	ldi	r30, 0x59	; 89
    174c:	f0 e0       	ldi	r31, 0x00	; 0
    174e:	80 81       	ld	r24, Z
    1750:	81 60       	ori	r24, 0x01	; 1
    1752:	8c 93       	st	X, r24
		TCCR0 |= (1<<FOC0);
    1754:	a3 e5       	ldi	r26, 0x53	; 83
    1756:	b0 e0       	ldi	r27, 0x00	; 0
    1758:	e3 e5       	ldi	r30, 0x53	; 83
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	80 68       	ori	r24, 0x80	; 128
    1760:	8c 93       	st	X, r24
    1762:	33 c0       	rjmp	.+102    	; 0x17ca <Timer0_init+0xce>
	}
	else if(a_Config_Ptr -> mode == COMPARE){
    1764:	e9 81       	ldd	r30, Y+1	; 0x01
    1766:	fa 81       	ldd	r31, Y+2	; 0x02
    1768:	81 81       	ldd	r24, Z+1	; 0x01
    176a:	82 30       	cpi	r24, 0x02	; 2
    176c:	71 f5       	brne	.+92     	; 0x17ca <Timer0_init+0xce>
		/* set timer in compare*/
		TCCR0 |= (1<<WGM01);
    176e:	a3 e5       	ldi	r26, 0x53	; 83
    1770:	b0 e0       	ldi	r27, 0x00	; 0
    1772:	e3 e5       	ldi	r30, 0x53	; 83
    1774:	f0 e0       	ldi	r31, 0x00	; 0
    1776:	80 81       	ld	r24, Z
    1778:	88 60       	ori	r24, 0x08	; 8
    177a:	8c 93       	st	X, r24
		TCCR0 &= ~(1<<WGM00);
    177c:	a3 e5       	ldi	r26, 0x53	; 83
    177e:	b0 e0       	ldi	r27, 0x00	; 0
    1780:	e3 e5       	ldi	r30, 0x53	; 83
    1782:	f0 e0       	ldi	r31, 0x00	; 0
    1784:	80 81       	ld	r24, Z
    1786:	8f 7b       	andi	r24, 0xBF	; 191
    1788:	8c 93       	st	X, r24
		/* set timer Clock*/
		TCCR0 =(TCCR0 & 0xF8) | (a_Config_Ptr -> clk);
    178a:	a3 e5       	ldi	r26, 0x53	; 83
    178c:	b0 e0       	ldi	r27, 0x00	; 0
    178e:	e3 e5       	ldi	r30, 0x53	; 83
    1790:	f0 e0       	ldi	r31, 0x00	; 0
    1792:	80 81       	ld	r24, Z
    1794:	98 2f       	mov	r25, r24
    1796:	98 7f       	andi	r25, 0xF8	; 248
    1798:	e9 81       	ldd	r30, Y+1	; 0x01
    179a:	fa 81       	ldd	r31, Y+2	; 0x02
    179c:	80 81       	ld	r24, Z
    179e:	89 2b       	or	r24, r25
    17a0:	8c 93       	st	X, r24
		/* enable Compare match interrupt*/
		TIMSK |= (1<<OCIE0);
    17a2:	a9 e5       	ldi	r26, 0x59	; 89
    17a4:	b0 e0       	ldi	r27, 0x00	; 0
    17a6:	e9 e5       	ldi	r30, 0x59	; 89
    17a8:	f0 e0       	ldi	r31, 0x00	; 0
    17aa:	80 81       	ld	r24, Z
    17ac:	82 60       	ori	r24, 0x02	; 2
    17ae:	8c 93       	st	X, r24
		TCCR0 |= (1<<FOC0);
    17b0:	a3 e5       	ldi	r26, 0x53	; 83
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	e3 e5       	ldi	r30, 0x53	; 83
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	80 81       	ld	r24, Z
    17ba:	80 68       	ori	r24, 0x80	; 128
    17bc:	8c 93       	st	X, r24
		/*set compare value*/
		OCR0 = a_Config_Ptr->compare_value;
    17be:	ac e5       	ldi	r26, 0x5C	; 92
    17c0:	b0 e0       	ldi	r27, 0x00	; 0
    17c2:	e9 81       	ldd	r30, Y+1	; 0x01
    17c4:	fa 81       	ldd	r31, Y+2	; 0x02
    17c6:	83 81       	ldd	r24, Z+3	; 0x03
    17c8:	8c 93       	st	X, r24
	}

}
    17ca:	0f 90       	pop	r0
    17cc:	0f 90       	pop	r0
    17ce:	cf 91       	pop	r28
    17d0:	df 91       	pop	r29
    17d2:	08 95       	ret

000017d4 <Timer0_stop>:
void Timer0_stop(void){
    17d4:	df 93       	push	r29
    17d6:	cf 93       	push	r28
    17d8:	cd b7       	in	r28, 0x3d	; 61
    17da:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0;
    17dc:	e3 e5       	ldi	r30, 0x53	; 83
    17de:	f0 e0       	ldi	r31, 0x00	; 0
    17e0:	10 82       	st	Z, r1
}
    17e2:	cf 91       	pop	r28
    17e4:	df 91       	pop	r29
    17e6:	08 95       	ret

000017e8 <Timer0_setCallBack_OVR>:
void Timer0_setCallBack_OVR(void(*a_OVR_ptr)(void)){
    17e8:	df 93       	push	r29
    17ea:	cf 93       	push	r28
    17ec:	00 d0       	rcall	.+0      	; 0x17ee <Timer0_setCallBack_OVR+0x6>
    17ee:	cd b7       	in	r28, 0x3d	; 61
    17f0:	de b7       	in	r29, 0x3e	; 62
    17f2:	9a 83       	std	Y+2, r25	; 0x02
    17f4:	89 83       	std	Y+1, r24	; 0x01
	g_callBack_OVR_Ptr = a_OVR_ptr;
    17f6:	89 81       	ldd	r24, Y+1	; 0x01
    17f8:	9a 81       	ldd	r25, Y+2	; 0x02
    17fa:	90 93 6d 00 	sts	0x006D, r25
    17fe:	80 93 6c 00 	sts	0x006C, r24
}
    1802:	0f 90       	pop	r0
    1804:	0f 90       	pop	r0
    1806:	cf 91       	pop	r28
    1808:	df 91       	pop	r29
    180a:	08 95       	ret

0000180c <Timer0_setCallBack_COMP>:

void Timer0_setCallBack_COMP(void(*a_COMP_ptr)(void)){
    180c:	df 93       	push	r29
    180e:	cf 93       	push	r28
    1810:	00 d0       	rcall	.+0      	; 0x1812 <Timer0_setCallBack_COMP+0x6>
    1812:	cd b7       	in	r28, 0x3d	; 61
    1814:	de b7       	in	r29, 0x3e	; 62
    1816:	9a 83       	std	Y+2, r25	; 0x02
    1818:	89 83       	std	Y+1, r24	; 0x01
	g_callBack_COMP_Ptr = a_COMP_ptr;
    181a:	89 81       	ldd	r24, Y+1	; 0x01
    181c:	9a 81       	ldd	r25, Y+2	; 0x02
    181e:	90 93 6f 00 	sts	0x006F, r25
    1822:	80 93 6e 00 	sts	0x006E, r24
}
    1826:	0f 90       	pop	r0
    1828:	0f 90       	pop	r0
    182a:	cf 91       	pop	r28
    182c:	df 91       	pop	r29
    182e:	08 95       	ret

00001830 <UART_init>:
 */
#include "uart.h"

#define BAUD_PRESCALE (((8000000 / (9600 * 8UL))) - 1)

void UART_init(const Uart_config * a_Config_Ptr ){
    1830:	df 93       	push	r29
    1832:	cf 93       	push	r28
    1834:	00 d0       	rcall	.+0      	; 0x1836 <UART_init+0x6>
    1836:	cd b7       	in	r28, 0x3d	; 61
    1838:	de b7       	in	r29, 0x3e	; 62
    183a:	9a 83       	std	Y+2, r25	; 0x02
    183c:	89 83       	std	Y+1, r24	; 0x01
	UCSRA = (1<<U2X);
    183e:	eb e2       	ldi	r30, 0x2B	; 43
    1840:	f0 e0       	ldi	r31, 0x00	; 0
    1842:	82 e0       	ldi	r24, 0x02	; 2
    1844:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For all Char size we use this bit is cleared
	 * RXB8 & TXB8 not used
	 ***********************************************************************/
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1846:	ea e2       	ldi	r30, 0x2A	; 42
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	88 e1       	ldi	r24, 0x18	; 24
    184c:	80 83       	st	Z, r24

	UCSRC |= (1<<URSEL);
    184e:	a0 e4       	ldi	r26, 0x40	; 64
    1850:	b0 e0       	ldi	r27, 0x00	; 0
    1852:	e0 e4       	ldi	r30, 0x40	; 64
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	80 81       	ld	r24, Z
    1858:	80 68       	ori	r24, 0x80	; 128
    185a:	8c 93       	st	X, r24
	//set UART_mode (ASYNC or SYNC)
	UCSRC = (UCSRC & 0xBF) | ((a_Config_Ptr->mode)<< 6);
    185c:	a0 e4       	ldi	r26, 0x40	; 64
    185e:	b0 e0       	ldi	r27, 0x00	; 0
    1860:	e0 e4       	ldi	r30, 0x40	; 64
    1862:	f0 e0       	ldi	r31, 0x00	; 0
    1864:	80 81       	ld	r24, Z
    1866:	28 2f       	mov	r18, r24
    1868:	2f 7b       	andi	r18, 0xBF	; 191
    186a:	e9 81       	ldd	r30, Y+1	; 0x01
    186c:	fa 81       	ldd	r31, Y+2	; 0x02
    186e:	80 81       	ld	r24, Z
    1870:	88 2f       	mov	r24, r24
    1872:	90 e0       	ldi	r25, 0x00	; 0
    1874:	00 24       	eor	r0, r0
    1876:	96 95       	lsr	r25
    1878:	87 95       	ror	r24
    187a:	07 94       	ror	r0
    187c:	96 95       	lsr	r25
    187e:	87 95       	ror	r24
    1880:	07 94       	ror	r0
    1882:	98 2f       	mov	r25, r24
    1884:	80 2d       	mov	r24, r0
    1886:	82 2b       	or	r24, r18
    1888:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0xCF) | ((a_Config_Ptr->ParityMode)<<4);
    188a:	a0 e4       	ldi	r26, 0x40	; 64
    188c:	b0 e0       	ldi	r27, 0x00	; 0
    188e:	e0 e4       	ldi	r30, 0x40	; 64
    1890:	f0 e0       	ldi	r31, 0x00	; 0
    1892:	80 81       	ld	r24, Z
    1894:	28 2f       	mov	r18, r24
    1896:	2f 7c       	andi	r18, 0xCF	; 207
    1898:	e9 81       	ldd	r30, Y+1	; 0x01
    189a:	fa 81       	ldd	r31, Y+2	; 0x02
    189c:	82 81       	ldd	r24, Z+2	; 0x02
    189e:	88 2f       	mov	r24, r24
    18a0:	90 e0       	ldi	r25, 0x00	; 0
    18a2:	82 95       	swap	r24
    18a4:	92 95       	swap	r25
    18a6:	90 7f       	andi	r25, 0xF0	; 240
    18a8:	98 27       	eor	r25, r24
    18aa:	80 7f       	andi	r24, 0xF0	; 240
    18ac:	98 27       	eor	r25, r24
    18ae:	82 2b       	or	r24, r18
    18b0:	8c 93       	st	X, r24
	UCSRC &= ~(1<<USBS); //one stop bit
    18b2:	a0 e4       	ldi	r26, 0x40	; 64
    18b4:	b0 e0       	ldi	r27, 0x00	; 0
    18b6:	e0 e4       	ldi	r30, 0x40	; 64
    18b8:	f0 e0       	ldi	r31, 0x00	; 0
    18ba:	80 81       	ld	r24, Z
    18bc:	87 7f       	andi	r24, 0xF7	; 247
    18be:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0xF9) | ((a_Config_Ptr->charSize)<<1 );
    18c0:	a0 e4       	ldi	r26, 0x40	; 64
    18c2:	b0 e0       	ldi	r27, 0x00	; 0
    18c4:	e0 e4       	ldi	r30, 0x40	; 64
    18c6:	f0 e0       	ldi	r31, 0x00	; 0
    18c8:	80 81       	ld	r24, Z
    18ca:	28 2f       	mov	r18, r24
    18cc:	29 7f       	andi	r18, 0xF9	; 249
    18ce:	e9 81       	ldd	r30, Y+1	; 0x01
    18d0:	fa 81       	ldd	r31, Y+2	; 0x02
    18d2:	81 81       	ldd	r24, Z+1	; 0x01
    18d4:	88 2f       	mov	r24, r24
    18d6:	90 e0       	ldi	r25, 0x00	; 0
    18d8:	88 0f       	add	r24, r24
    18da:	99 1f       	adc	r25, r25
    18dc:	82 2b       	or	r24, r18
    18de:	8c 93       	st	X, r24
	UCSRC &= ~(1<<UCPOL);
    18e0:	a0 e4       	ldi	r26, 0x40	; 64
    18e2:	b0 e0       	ldi	r27, 0x00	; 0
    18e4:	e0 e4       	ldi	r30, 0x40	; 64
    18e6:	f0 e0       	ldi	r31, 0x00	; 0
    18e8:	80 81       	ld	r24, Z
    18ea:	8e 7f       	andi	r24, 0xFE	; 254
    18ec:	8c 93       	st	X, r24
	UBRRH = BAUD_PRESCALE>>8;
    18ee:	e0 e4       	ldi	r30, 0x40	; 64
    18f0:	f0 e0       	ldi	r31, 0x00	; 0
    18f2:	10 82       	st	Z, r1
	UBRRL = BAUD_PRESCALE;
    18f4:	e9 e2       	ldi	r30, 0x29	; 41
    18f6:	f0 e0       	ldi	r31, 0x00	; 0
    18f8:	87 e6       	ldi	r24, 0x67	; 103
    18fa:	80 83       	st	Z, r24

}
    18fc:	0f 90       	pop	r0
    18fe:	0f 90       	pop	r0
    1900:	cf 91       	pop	r28
    1902:	df 91       	pop	r29
    1904:	08 95       	ret

00001906 <UART_sendByte>:
void UART_sendByte(const uint8 data)
{
    1906:	df 93       	push	r29
    1908:	cf 93       	push	r28
    190a:	0f 92       	push	r0
    190c:	cd b7       	in	r28, 0x3d	; 61
    190e:	de b7       	in	r29, 0x3e	; 62
    1910:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    1912:	eb e2       	ldi	r30, 0x2B	; 43
    1914:	f0 e0       	ldi	r31, 0x00	; 0
    1916:	80 81       	ld	r24, Z
    1918:	88 2f       	mov	r24, r24
    191a:	90 e0       	ldi	r25, 0x00	; 0
    191c:	80 72       	andi	r24, 0x20	; 32
    191e:	90 70       	andi	r25, 0x00	; 0
    1920:	00 97       	sbiw	r24, 0x00	; 0
    1922:	b9 f3       	breq	.-18     	; 0x1912 <UART_sendByte+0xc>
	/* Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now */
	UDR = data;
    1924:	ec e2       	ldi	r30, 0x2C	; 44
    1926:	f0 e0       	ldi	r31, 0x00	; 0
    1928:	89 81       	ldd	r24, Y+1	; 0x01
    192a:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transimission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    192c:	0f 90       	pop	r0
    192e:	cf 91       	pop	r28
    1930:	df 91       	pop	r29
    1932:	08 95       	ret

00001934 <UART_recieveByte>:

uint8 UART_recieveByte(void)
{
    1934:	df 93       	push	r29
    1936:	cf 93       	push	r28
    1938:	cd b7       	in	r28, 0x3d	; 61
    193a:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this
	 * flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    193c:	eb e2       	ldi	r30, 0x2B	; 43
    193e:	f0 e0       	ldi	r31, 0x00	; 0
    1940:	80 81       	ld	r24, Z
    1942:	88 23       	and	r24, r24
    1944:	dc f7       	brge	.-10     	; 0x193c <UART_recieveByte+0x8>
	/* Read the received data from the Rx buffer (UDR) and the RXC flag
	   will be cleared after read this data */
    return UDR;
    1946:	ec e2       	ldi	r30, 0x2C	; 44
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	80 81       	ld	r24, Z
}
    194c:	cf 91       	pop	r28
    194e:	df 91       	pop	r29
    1950:	08 95       	ret

00001952 <UART_sendString>:

void UART_sendString(const uint8 *Str)
{
    1952:	df 93       	push	r29
    1954:	cf 93       	push	r28
    1956:	00 d0       	rcall	.+0      	; 0x1958 <UART_sendString+0x6>
    1958:	0f 92       	push	r0
    195a:	cd b7       	in	r28, 0x3d	; 61
    195c:	de b7       	in	r29, 0x3e	; 62
    195e:	9b 83       	std	Y+3, r25	; 0x03
    1960:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1962:	19 82       	std	Y+1, r1	; 0x01
    1964:	0e c0       	rjmp	.+28     	; 0x1982 <UART_sendString+0x30>
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    1966:	89 81       	ldd	r24, Y+1	; 0x01
    1968:	28 2f       	mov	r18, r24
    196a:	30 e0       	ldi	r19, 0x00	; 0
    196c:	8a 81       	ldd	r24, Y+2	; 0x02
    196e:	9b 81       	ldd	r25, Y+3	; 0x03
    1970:	fc 01       	movw	r30, r24
    1972:	e2 0f       	add	r30, r18
    1974:	f3 1f       	adc	r31, r19
    1976:	80 81       	ld	r24, Z
    1978:	0e 94 83 0c 	call	0x1906	; 0x1906 <UART_sendByte>
		i++;
    197c:	89 81       	ldd	r24, Y+1	; 0x01
    197e:	8f 5f       	subi	r24, 0xFF	; 255
    1980:	89 83       	std	Y+1, r24	; 0x01
}

void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    1982:	89 81       	ldd	r24, Y+1	; 0x01
    1984:	28 2f       	mov	r18, r24
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	8a 81       	ldd	r24, Y+2	; 0x02
    198a:	9b 81       	ldd	r25, Y+3	; 0x03
    198c:	fc 01       	movw	r30, r24
    198e:	e2 0f       	add	r30, r18
    1990:	f3 1f       	adc	r31, r19
    1992:	80 81       	ld	r24, Z
    1994:	88 23       	and	r24, r24
    1996:	39 f7       	brne	.-50     	; 0x1966 <UART_sendString+0x14>
	{
		UART_sendByte(Str[i]);
		i++;
	}
}
    1998:	0f 90       	pop	r0
    199a:	0f 90       	pop	r0
    199c:	0f 90       	pop	r0
    199e:	cf 91       	pop	r28
    19a0:	df 91       	pop	r29
    19a2:	08 95       	ret

000019a4 <UART_receiveString>:

void UART_receiveString(uint8 *Str)
{
    19a4:	0f 93       	push	r16
    19a6:	1f 93       	push	r17
    19a8:	df 93       	push	r29
    19aa:	cf 93       	push	r28
    19ac:	00 d0       	rcall	.+0      	; 0x19ae <UART_receiveString+0xa>
    19ae:	0f 92       	push	r0
    19b0:	cd b7       	in	r28, 0x3d	; 61
    19b2:	de b7       	in	r29, 0x3e	; 62
    19b4:	9b 83       	std	Y+3, r25	; 0x03
    19b6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    19b8:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = UART_recieveByte();
    19ba:	89 81       	ldd	r24, Y+1	; 0x01
    19bc:	28 2f       	mov	r18, r24
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	8a 81       	ldd	r24, Y+2	; 0x02
    19c2:	9b 81       	ldd	r25, Y+3	; 0x03
    19c4:	8c 01       	movw	r16, r24
    19c6:	02 0f       	add	r16, r18
    19c8:	13 1f       	adc	r17, r19
    19ca:	0e 94 9a 0c 	call	0x1934	; 0x1934 <UART_recieveByte>
    19ce:	f8 01       	movw	r30, r16
    19d0:	80 83       	st	Z, r24
    19d2:	0f c0       	rjmp	.+30     	; 0x19f2 <UART_receiveString+0x4e>
	while(Str[i] != '#')
	{
		i++;
    19d4:	89 81       	ldd	r24, Y+1	; 0x01
    19d6:	8f 5f       	subi	r24, 0xFF	; 255
    19d8:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    19da:	89 81       	ldd	r24, Y+1	; 0x01
    19dc:	28 2f       	mov	r18, r24
    19de:	30 e0       	ldi	r19, 0x00	; 0
    19e0:	8a 81       	ldd	r24, Y+2	; 0x02
    19e2:	9b 81       	ldd	r25, Y+3	; 0x03
    19e4:	8c 01       	movw	r16, r24
    19e6:	02 0f       	add	r16, r18
    19e8:	13 1f       	adc	r17, r19
    19ea:	0e 94 9a 0c 	call	0x1934	; 0x1934 <UART_recieveByte>
    19ee:	f8 01       	movw	r30, r16
    19f0:	80 83       	st	Z, r24

void UART_receiveString(uint8 *Str)
{
	uint8 i = 0;
	Str[i] = UART_recieveByte();
	while(Str[i] != '#')
    19f2:	89 81       	ldd	r24, Y+1	; 0x01
    19f4:	28 2f       	mov	r18, r24
    19f6:	30 e0       	ldi	r19, 0x00	; 0
    19f8:	8a 81       	ldd	r24, Y+2	; 0x02
    19fa:	9b 81       	ldd	r25, Y+3	; 0x03
    19fc:	fc 01       	movw	r30, r24
    19fe:	e2 0f       	add	r30, r18
    1a00:	f3 1f       	adc	r31, r19
    1a02:	80 81       	ld	r24, Z
    1a04:	83 32       	cpi	r24, 0x23	; 35
    1a06:	31 f7       	brne	.-52     	; 0x19d4 <UART_receiveString+0x30>
	{
		i++;
		Str[i] = UART_recieveByte();
	}
	Str[i] = '\0';
    1a08:	89 81       	ldd	r24, Y+1	; 0x01
    1a0a:	28 2f       	mov	r18, r24
    1a0c:	30 e0       	ldi	r19, 0x00	; 0
    1a0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a10:	9b 81       	ldd	r25, Y+3	; 0x03
    1a12:	fc 01       	movw	r30, r24
    1a14:	e2 0f       	add	r30, r18
    1a16:	f3 1f       	adc	r31, r19
    1a18:	10 82       	st	Z, r1
}
    1a1a:	0f 90       	pop	r0
    1a1c:	0f 90       	pop	r0
    1a1e:	0f 90       	pop	r0
    1a20:	cf 91       	pop	r28
    1a22:	df 91       	pop	r29
    1a24:	1f 91       	pop	r17
    1a26:	0f 91       	pop	r16
    1a28:	08 95       	ret

00001a2a <__prologue_saves__>:
    1a2a:	2f 92       	push	r2
    1a2c:	3f 92       	push	r3
    1a2e:	4f 92       	push	r4
    1a30:	5f 92       	push	r5
    1a32:	6f 92       	push	r6
    1a34:	7f 92       	push	r7
    1a36:	8f 92       	push	r8
    1a38:	9f 92       	push	r9
    1a3a:	af 92       	push	r10
    1a3c:	bf 92       	push	r11
    1a3e:	cf 92       	push	r12
    1a40:	df 92       	push	r13
    1a42:	ef 92       	push	r14
    1a44:	ff 92       	push	r15
    1a46:	0f 93       	push	r16
    1a48:	1f 93       	push	r17
    1a4a:	cf 93       	push	r28
    1a4c:	df 93       	push	r29
    1a4e:	cd b7       	in	r28, 0x3d	; 61
    1a50:	de b7       	in	r29, 0x3e	; 62
    1a52:	ca 1b       	sub	r28, r26
    1a54:	db 0b       	sbc	r29, r27
    1a56:	0f b6       	in	r0, 0x3f	; 63
    1a58:	f8 94       	cli
    1a5a:	de bf       	out	0x3e, r29	; 62
    1a5c:	0f be       	out	0x3f, r0	; 63
    1a5e:	cd bf       	out	0x3d, r28	; 61
    1a60:	09 94       	ijmp

00001a62 <__epilogue_restores__>:
    1a62:	2a 88       	ldd	r2, Y+18	; 0x12
    1a64:	39 88       	ldd	r3, Y+17	; 0x11
    1a66:	48 88       	ldd	r4, Y+16	; 0x10
    1a68:	5f 84       	ldd	r5, Y+15	; 0x0f
    1a6a:	6e 84       	ldd	r6, Y+14	; 0x0e
    1a6c:	7d 84       	ldd	r7, Y+13	; 0x0d
    1a6e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1a70:	9b 84       	ldd	r9, Y+11	; 0x0b
    1a72:	aa 84       	ldd	r10, Y+10	; 0x0a
    1a74:	b9 84       	ldd	r11, Y+9	; 0x09
    1a76:	c8 84       	ldd	r12, Y+8	; 0x08
    1a78:	df 80       	ldd	r13, Y+7	; 0x07
    1a7a:	ee 80       	ldd	r14, Y+6	; 0x06
    1a7c:	fd 80       	ldd	r15, Y+5	; 0x05
    1a7e:	0c 81       	ldd	r16, Y+4	; 0x04
    1a80:	1b 81       	ldd	r17, Y+3	; 0x03
    1a82:	aa 81       	ldd	r26, Y+2	; 0x02
    1a84:	b9 81       	ldd	r27, Y+1	; 0x01
    1a86:	ce 0f       	add	r28, r30
    1a88:	d1 1d       	adc	r29, r1
    1a8a:	0f b6       	in	r0, 0x3f	; 63
    1a8c:	f8 94       	cli
    1a8e:	de bf       	out	0x3e, r29	; 62
    1a90:	0f be       	out	0x3f, r0	; 63
    1a92:	cd bf       	out	0x3d, r28	; 61
    1a94:	ed 01       	movw	r28, r26
    1a96:	08 95       	ret

00001a98 <_exit>:
    1a98:	f8 94       	cli

00001a9a <__stop_program>:
    1a9a:	ff cf       	rjmp	.-2      	; 0x1a9a <__stop_program>
