LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity Incinerador is
    port (
           x_incinerador : in std_logic_vector(15 downto 0);
			  vec_out_incinerador : out std_logic_vector(15 downto 0);
           s_out_incinerador: out std_logic
        );
end Incinerador;

architecture RTL2 OF Incinerador is

component TestPath is
    port (
           x_in : in std_logic_vector(15 downto 0);
			  vec_out : out std_logic_vector(15 downto 0);
           s_out: out std_logic
        );
end component;

component controladora is
	port 
	(
		AgtB	   : in std_logic;
		HELP  : out std_logic
	);
end component;

signal aux1: std_logic;

begin
DataPath : TestPath  port map (x_in=>x_incinerador, vec_out=>vec_out_incinerador, s_out=>aux1);
Controladora1 : controladora  port map (AgtB=>aux1, HELP=>s_out_incinerador);
--x3 : full_adder port map (Cin=> aux2, x=>x_in(2), y=>y_in(2), s=>s_out(2), Cout=>aux3);
--x4 : full_adder port map (Cin=> aux3, x=>x_in(3), y=>y_in(3), s=>s_out(3), Cout=>C_out);

end RTL2 ;