#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60effcdddd20 .scope module, "pc_verilog_tb" "pc_verilog_tb" 2 5;
 .timescale -9 -12;
v0x60effcdfc3c0_0 .var "clk", 0 0;
v0x60effcdfc480_0 .var "flags", 3 0;
v0x60effcdfc520_0 .var "op", 15 0;
v0x60effcdfc5c0_0 .var "operand", 15 0;
v0x60effcdfc660_0 .net "pc_val", 15 0, v0x60effcdcc8b0_0;  1 drivers
v0x60effcdfc750_0 .var "reset", 0 0;
E_0x60effcd9f480 .event negedge, v0x60effcdcba30_0;
S_0x60effcdce8d0 .scope module, "uut" "pc_verilog" 2 16, 3 9 0, S_0x60effcdddd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "op";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 4 "flags";
    .port_info 5 /OUTPUT 16 "pc";
P_0x60effcdceab0 .param/l "PC_JMP" 1 3 18, C4<0000>;
P_0x60effcdceaf0 .param/l "PC_JMPC" 1 3 19, C4<0001>;
P_0x60effcdceb30 .param/l "PC_JMPC_REL" 1 3 22, C4<0100>;
P_0x60effcdceb70 .param/l "PC_JMPZ" 1 3 20, C4<0010>;
P_0x60effcdcebb0 .param/l "PC_JMPZ_REL" 1 3 23, C4<0101>;
P_0x60effcdcebf0 .param/l "PC_JMP_REL" 1 3 21, C4<0011>;
v0x60effcdcba30_0 .net "clk", 0 0, v0x60effcdfc3c0_0;  1 drivers
v0x60effcdcbc40_0 .net "flags", 3 0, v0x60effcdfc480_0;  1 drivers
v0x60effcdcbe70_0 .net "op", 15 0, v0x60effcdfc520_0;  1 drivers
v0x60effcdcc420_0 .net "operand", 15 0, v0x60effcdfc5c0_0;  1 drivers
v0x60effcdcc8b0_0 .var "pc", 15 0;
v0x60effcdccac0_0 .net "pc_op_operation", 3 0, L_0x60effcdfc940;  1 drivers
v0x60effcdfc160_0 .net "pc_op_select", 3 0, L_0x60effcdfc820;  1 drivers
v0x60effcdfc240_0 .net "reset", 0 0, v0x60effcdfc750_0;  1 drivers
E_0x60effcdc29b0 .event posedge, v0x60effcdcba30_0;
L_0x60effcdfc820 .part v0x60effcdfc520_0, 12, 4;
L_0x60effcdfc940 .part v0x60effcdfc520_0, 8, 4;
    .scope S_0x60effcdce8d0;
T_0 ;
    %wait E_0x60effcdc29b0;
    %load/vec4 v0x60effcdfc240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60effcdcc8b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60effcdfc160_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x60effcdccac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %load/vec4 v0x60effcdcc8b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60effcdcc8b0_0, 0;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x60effcdcc420_0;
    %assign/vec4 v0x60effcdcc8b0_0, 0;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x60effcdcbc40_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x60effcdcc420_0;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x60effcdcc8b0_0;
    %addi 1, 0, 16;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v0x60effcdcc8b0_0, 0;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x60effcdcbc40_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.14, 8;
    %load/vec4 v0x60effcdcc420_0;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %load/vec4 v0x60effcdcc8b0_0;
    %addi 1, 0, 16;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %assign/vec4 v0x60effcdcc8b0_0, 0;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x60effcdcc8b0_0;
    %load/vec4 v0x60effcdcc420_0;
    %add;
    %assign/vec4 v0x60effcdcc8b0_0, 0;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x60effcdcbc40_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.16, 8;
    %load/vec4 v0x60effcdcc8b0_0;
    %load/vec4 v0x60effcdcc420_0;
    %add;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %load/vec4 v0x60effcdcc8b0_0;
    %addi 1, 0, 16;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %assign/vec4 v0x60effcdcc8b0_0, 0;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x60effcdcbc40_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.18, 8;
    %load/vec4 v0x60effcdcc8b0_0;
    %load/vec4 v0x60effcdcc420_0;
    %add;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %load/vec4 v0x60effcdcc8b0_0;
    %addi 1, 0, 16;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %assign/vec4 v0x60effcdcc8b0_0, 0;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x60effcdcc8b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60effcdcc8b0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x60effcdddd20;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x60effcdfc3c0_0;
    %inv;
    %store/vec4 v0x60effcdfc3c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x60effcdddd20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60effcdfc3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60effcdfc750_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60effcdfc750_0, 0, 1;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v0x60effcdfc520_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60effcdfc5c0_0, 0, 16;
    %wait E_0x60effcd9f480;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60effcdfc520_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60effcdfc5c0_0, 0, 16;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60effcdfc480_0, 0, 4;
    %pushi/vec4 29184, 0, 16;
    %store/vec4 v0x60effcdfc520_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x60effcdfc5c0_0, 0, 16;
    %wait E_0x60effcd9f480;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60effcdfc520_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60effcdfc5c0_0, 0, 16;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60effcdfc480_0, 0, 4;
    %pushi/vec4 28928, 0, 16;
    %store/vec4 v0x60effcdfc520_0, 0, 16;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v0x60effcdfc5c0_0, 0, 16;
    %wait E_0x60effcd9f480;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60effcdfc520_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60effcdfc5c0_0, 0, 16;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60effcdfc480_0, 0, 4;
    %pushi/vec4 29184, 0, 16;
    %store/vec4 v0x60effcdfc520_0, 0, 16;
    %pushi/vec4 768, 0, 16;
    %store/vec4 v0x60effcdfc5c0_0, 0, 16;
    %wait E_0x60effcd9f480;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60effcdfc520_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60effcdfc5c0_0, 0, 16;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %wait E_0x60effcd9f480;
    %delay 100000, 0;
    %vpi_call 2 104 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x60effcdddd20;
T_3 ;
    %vpi_call 2 110 "$monitor", "Time=%t | PC Value=%h | Flags=%h | Jump to=%h", $time, v0x60effcdfc660_0, v0x60effcdfc480_0, v0x60effcdfc5c0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pc_verilog_tb.v";
    "pc_verilog.v";
