<stg><name>aes_return_Pipeline_aes_return_label12</name>


<trans_list>

<trans id="397" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_01"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 1, i4 %i_01

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i = load i4 %i_01

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %pArray_addr = getelementptr i32 %pArray, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="pArray_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %pArray_addr_1 = getelementptr i32 %pArray, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="pArray_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %pArray_addr_2 = getelementptr i32 %pArray, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="pArray_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %pArray_addr_3 = getelementptr i32 %pArray, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="pArray_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %pArray_addr_4 = getelementptr i32 %pArray, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="pArray_addr_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %pArray_addr_5 = getelementptr i32 %pArray, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="pArray_addr_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %pArray_addr_6 = getelementptr i32 %pArray, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="pArray_addr_6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %pArray_addr_7 = getelementptr i32 %pArray, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="pArray_addr_7"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %pArray_addr_8 = getelementptr i32 %pArray, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="pArray_addr_8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %pArray_addr_9 = getelementptr i32 %pArray, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="pArray_addr_9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %pArray_addr_10 = getelementptr i32 %pArray, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="pArray_addr_10"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %pArray_addr_11 = getelementptr i32 %pArray, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="pArray_addr_11"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %pArray_addr_12 = getelementptr i32 %pArray, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pArray_addr_12"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %pArray_addr_13 = getelementptr i32 %pArray, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pArray_addr_13"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %pArray_addr_14 = getelementptr i32 %pArray, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pArray_addr_14"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %pArray_addr_15 = getelementptr i32 %pArray, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pArray_addr_15"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:18 %icmp_ln320 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20 %br_ln320 = br i1 %icmp_ln320, void %.split16, void %.preheader.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.split16:1 %pArray_load = load i4 %pArray_addr_15

]]></Node>
<StgValue><ssdm name="pArray_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
.split16:91 %pArray_load_15 = load i4 %pArray_addr

]]></Node>
<StgValue><ssdm name="pArray_load_15"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split16:210 %i_11 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split16:211 %store_ln320 = store i4 %i_11, i4 %i_01

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0">
<![CDATA[
.preheader.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.split16:1 %pArray_load = load i4 %pArray_addr_15

]]></Node>
<StgValue><ssdm name="pArray_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
.split16:2 %trunc_ln57 = trunc i32 %pArray_load

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4">
<![CDATA[
.split16:31 %pArray_load_5 = load i4 %pArray_addr_10

]]></Node>
<StgValue><ssdm name="pArray_load_5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
.split16:61 %pArray_load_10 = load i4 %pArray_addr_5

]]></Node>
<StgValue><ssdm name="pArray_load_10"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
.split16:91 %pArray_load_15 = load i4 %pArray_addr

]]></Node>
<StgValue><ssdm name="pArray_load_15"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
.split16:92 %trunc_ln57_15 = trunc i32 %pArray_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln57_15"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
.split16:93 %zext_ln57_21 = zext i8 %trunc_ln57_15

]]></Node>
<StgValue><ssdm name="zext_ln57_21"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:94 %S_addr_15 = getelementptr i8 %S, i64 0, i64 %zext_ln57_21

]]></Node>
<StgValue><ssdm name="S_addr_15"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
.split16:95 %S_load_15 = load i8 %S_addr_15

]]></Node>
<StgValue><ssdm name="S_load_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
.split16:3 %zext_ln57 = zext i8 %trunc_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:4 %S_addr = getelementptr i8 %S, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="S_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8">
<![CDATA[
.split16:5 %S_load = load i8 %S_addr

]]></Node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
.split16:19 %pArray_load_3 = load i4 %pArray_addr_12

]]></Node>
<StgValue><ssdm name="pArray_load_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4">
<![CDATA[
.split16:31 %pArray_load_5 = load i4 %pArray_addr_10

]]></Node>
<StgValue><ssdm name="pArray_load_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
.split16:32 %trunc_ln57_5 = trunc i32 %pArray_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln57_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
.split16:61 %pArray_load_10 = load i4 %pArray_addr_5

]]></Node>
<StgValue><ssdm name="pArray_load_10"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32">
<![CDATA[
.split16:62 %trunc_ln57_10 = trunc i32 %pArray_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln57_10"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="4">
<![CDATA[
.split16:85 %pArray_load_14 = load i4 %pArray_addr_1

]]></Node>
<StgValue><ssdm name="pArray_load_14"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
.split16:95 %S_load_15 = load i8 %S_addr_15

]]></Node>
<StgValue><ssdm name="S_load_15"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
.split16:96 %S_load_19_cast = zext i8 %S_load_15

]]></Node>
<StgValue><ssdm name="S_load_19_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:100 %tmp_4 = call i32 @GFMul, i4 1, i32 %S_load_19_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:159 %tmp_11_2 = call i32 @GFMul, i4 3, i32 %S_load_19_cast

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:186 %tmp_11_3 = call i32 @GFMul, i4 2, i32 %S_load_19_cast

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="89" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8">
<![CDATA[
.split16:5 %S_load = load i8 %S_addr

]]></Node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
.split16:6 %S_load_4_cast = zext i8 %S_load

]]></Node>
<StgValue><ssdm name="S_load_4_cast"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
.split16:19 %pArray_load_3 = load i4 %pArray_addr_12

]]></Node>
<StgValue><ssdm name="pArray_load_3"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
.split16:20 %trunc_ln57_3 = trunc i32 %pArray_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln57_3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
.split16:25 %pArray_load_4 = load i4 %pArray_addr_11

]]></Node>
<StgValue><ssdm name="pArray_load_4"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
.split16:55 %pArray_load_9 = load i4 %pArray_addr_6

]]></Node>
<StgValue><ssdm name="pArray_load_9"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
.split16:63 %zext_ln57_16 = zext i8 %trunc_ln57_10

]]></Node>
<StgValue><ssdm name="zext_ln57_16"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:64 %S_addr_10 = getelementptr i8 %S, i64 0, i64 %zext_ln57_16

]]></Node>
<StgValue><ssdm name="S_addr_10"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
.split16:65 %S_load_10 = load i8 %S_addr_10

]]></Node>
<StgValue><ssdm name="S_load_10"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="4">
<![CDATA[
.split16:85 %pArray_load_14 = load i4 %pArray_addr_1

]]></Node>
<StgValue><ssdm name="pArray_load_14"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
.split16:86 %trunc_ln57_14 = trunc i32 %pArray_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln57_14"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:97 %tmp = call i32 @GFMul, i4 2, i32 %S_load_4_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:129 %tmp_1 = call i32 @GFMul, i4 1, i32 %S_load_4_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:185 %tmp_3 = call i32 @GFMul, i4 3, i32 %S_load_4_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
.split16:13 %pArray_load_2 = load i4 %pArray_addr_13

]]></Node>
<StgValue><ssdm name="pArray_load_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
.split16:25 %pArray_load_4 = load i4 %pArray_addr_11

]]></Node>
<StgValue><ssdm name="pArray_load_4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
.split16:26 %trunc_ln57_4 = trunc i32 %pArray_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln57_4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
.split16:33 %zext_ln57_11 = zext i8 %trunc_ln57_5

]]></Node>
<StgValue><ssdm name="zext_ln57_11"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:34 %S_addr_5 = getelementptr i8 %S, i64 0, i64 %zext_ln57_11

]]></Node>
<StgValue><ssdm name="S_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
.split16:35 %S_load_5 = load i8 %S_addr_5

]]></Node>
<StgValue><ssdm name="S_load_5"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
.split16:55 %pArray_load_9 = load i4 %pArray_addr_6

]]></Node>
<StgValue><ssdm name="pArray_load_9"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
.split16:56 %trunc_ln57_9 = trunc i32 %pArray_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln57_9"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
.split16:65 %S_load_10 = load i8 %S_addr_10

]]></Node>
<StgValue><ssdm name="S_load_10"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="8">
<![CDATA[
.split16:66 %S_load_14_cast = zext i8 %S_load_10

]]></Node>
<StgValue><ssdm name="S_load_14_cast"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
.split16:79 %pArray_load_13 = load i4 %pArray_addr_2

]]></Node>
<StgValue><ssdm name="pArray_load_13"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:99 %tmp_2 = call i32 @GFMul, i4 1, i32 %S_load_14_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:131 %tmp_10_1 = call i32 @GFMul, i4 3, i32 %S_load_14_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:158 %tmp_10_2 = call i32 @GFMul, i4 2, i32 %S_load_14_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
.split16:13 %pArray_load_2 = load i4 %pArray_addr_13

]]></Node>
<StgValue><ssdm name="pArray_load_2"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
.split16:14 %trunc_ln57_2 = trunc i32 %pArray_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln57_2"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
.split16:35 %S_load_5 = load i8 %S_addr_5

]]></Node>
<StgValue><ssdm name="S_load_5"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
.split16:36 %S_load_9_cast = zext i8 %S_load_5

]]></Node>
<StgValue><ssdm name="S_load_9_cast"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
.split16:49 %pArray_load_8 = load i4 %pArray_addr_7

]]></Node>
<StgValue><ssdm name="pArray_load_8"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
.split16:73 %pArray_load_12 = load i4 %pArray_addr_3

]]></Node>
<StgValue><ssdm name="pArray_load_12"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
.split16:79 %pArray_load_13 = load i4 %pArray_addr_2

]]></Node>
<StgValue><ssdm name="pArray_load_13"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
.split16:80 %trunc_ln57_13 = trunc i32 %pArray_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln57_13"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
.split16:87 %zext_ln57_20 = zext i8 %trunc_ln57_14

]]></Node>
<StgValue><ssdm name="zext_ln57_20"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:88 %S_addr_14 = getelementptr i8 %S, i64 0, i64 %zext_ln57_20

]]></Node>
<StgValue><ssdm name="S_addr_14"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
.split16:89 %S_load_14 = load i8 %S_addr_14

]]></Node>
<StgValue><ssdm name="S_load_14"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:98 %tmp_s = call i32 @GFMul, i4 3, i32 %S_load_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:101 %xor_ln296 = xor i32 %tmp_s, i32 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln296"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:102 %xor_ln296_2 = xor i32 %tmp_2, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln296_2"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:103 %xor_ln296_1 = xor i32 %xor_ln296_2, i32 %xor_ln296

]]></Node>
<StgValue><ssdm name="xor_ln296_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:130 %tmp_1_129 = call i32 @GFMul, i4 2, i32 %S_load_9_cast

]]></Node>
<StgValue><ssdm name="tmp_1_129"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:132 %xor_ln296_16 = xor i32 %tmp_1_129, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln296_16"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:133 %xor_ln296_18 = xor i32 %tmp_10_1, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln296_18"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:134 %xor_ln296_9 = xor i32 %xor_ln296_18, i32 %xor_ln296_16

]]></Node>
<StgValue><ssdm name="xor_ln296_9"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:157 %tmp_2_133 = call i32 @GFMul, i4 1, i32 %S_load_9_cast

]]></Node>
<StgValue><ssdm name="tmp_2_133"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:160 %xor_ln296_32 = xor i32 %tmp_2_133, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln296_32"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:161 %xor_ln296_33 = xor i32 %tmp_10_2, i32 %tmp_11_2

]]></Node>
<StgValue><ssdm name="xor_ln296_33"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:162 %xor_ln296_17 = xor i32 %xor_ln296_33, i32 %xor_ln296_32

]]></Node>
<StgValue><ssdm name="xor_ln296_17"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:163 %store_ln295 = store i32 %xor_ln296_17, i4 %pArray_addr_7

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:187 %xor_ln296_40 = xor i32 %tmp_2_133, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln296_40"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:188 %xor_ln296_41 = xor i32 %tmp_2, i32 %tmp_11_3

]]></Node>
<StgValue><ssdm name="xor_ln296_41"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:189 %xor_ln296_25 = xor i32 %xor_ln296_41, i32 %xor_ln296_40

]]></Node>
<StgValue><ssdm name="xor_ln296_25"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:190 %store_ln295 = store i32 %xor_ln296_25, i4 %pArray_addr_3

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="145" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.split16:7 %pArray_load_1 = load i4 %pArray_addr_14

]]></Node>
<StgValue><ssdm name="pArray_load_1"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
.split16:21 %zext_ln57_9 = zext i8 %trunc_ln57_3

]]></Node>
<StgValue><ssdm name="zext_ln57_9"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:22 %S_addr_3 = getelementptr i8 %S, i64 0, i64 %zext_ln57_9

]]></Node>
<StgValue><ssdm name="S_addr_3"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
.split16:23 %S_load_3 = load i8 %S_addr_3

]]></Node>
<StgValue><ssdm name="S_load_3"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
.split16:43 %pArray_load_7 = load i4 %pArray_addr_8

]]></Node>
<StgValue><ssdm name="pArray_load_7"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
.split16:49 %pArray_load_8 = load i4 %pArray_addr_7

]]></Node>
<StgValue><ssdm name="pArray_load_8"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
.split16:50 %trunc_ln57_8 = trunc i32 %pArray_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln57_8"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
.split16:73 %pArray_load_12 = load i4 %pArray_addr_3

]]></Node>
<StgValue><ssdm name="pArray_load_12"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32">
<![CDATA[
.split16:74 %trunc_ln57_12 = trunc i32 %pArray_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln57_12"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
.split16:89 %S_load_14 = load i8 %S_addr_14

]]></Node>
<StgValue><ssdm name="S_load_14"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="8">
<![CDATA[
.split16:90 %S_load_18_cast = zext i8 %S_load_14

]]></Node>
<StgValue><ssdm name="S_load_18_cast"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:124 %tmp_11_0_3 = call i32 @GFMul, i4 1, i32 %S_load_18_cast

]]></Node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:180 %tmp_11_2_3 = call i32 @GFMul, i4 3, i32 %S_load_18_cast

]]></Node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:204 %tmp_11_3_3 = call i32 @GFMul, i4 2, i32 %S_load_18_cast

]]></Node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="159" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.split16:7 %pArray_load_1 = load i4 %pArray_addr_14

]]></Node>
<StgValue><ssdm name="pArray_load_1"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
.split16:8 %trunc_ln57_1 = trunc i32 %pArray_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln57_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
.split16:23 %S_load_3 = load i8 %S_addr_3

]]></Node>
<StgValue><ssdm name="S_load_3"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
.split16:24 %S_load_7_cast = zext i8 %S_load_3

]]></Node>
<StgValue><ssdm name="S_load_7_cast"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
.split16:37 %pArray_load_6 = load i4 %pArray_addr_9

]]></Node>
<StgValue><ssdm name="pArray_load_6"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
.split16:43 %pArray_load_7 = load i4 %pArray_addr_8

]]></Node>
<StgValue><ssdm name="pArray_load_7"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32">
<![CDATA[
.split16:44 %trunc_ln57_7 = trunc i32 %pArray_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln57_7"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
.split16:57 %zext_ln57_15 = zext i8 %trunc_ln57_9

]]></Node>
<StgValue><ssdm name="zext_ln57_15"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:58 %S_addr_9 = getelementptr i8 %S, i64 0, i64 %zext_ln57_15

]]></Node>
<StgValue><ssdm name="S_addr_9"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
.split16:59 %S_load_9 = load i8 %S_addr_9

]]></Node>
<StgValue><ssdm name="S_load_9"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
.split16:67 %pArray_load_11 = load i4 %pArray_addr_4

]]></Node>
<StgValue><ssdm name="pArray_load_11"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:121 %tmp_0_3 = call i32 @GFMul, i4 2, i32 %S_load_7_cast

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:150 %tmp_1_3 = call i32 @GFMul, i4 1, i32 %S_load_7_cast

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:203 %tmp_3_3 = call i32 @GFMul, i4 3, i32 %S_load_7_cast

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
.split16:27 %zext_ln57_10 = zext i8 %trunc_ln57_4

]]></Node>
<StgValue><ssdm name="zext_ln57_10"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:28 %S_addr_4 = getelementptr i8 %S, i64 0, i64 %zext_ln57_10

]]></Node>
<StgValue><ssdm name="S_addr_4"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
.split16:29 %S_load_4 = load i8 %S_addr_4

]]></Node>
<StgValue><ssdm name="S_load_4"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
.split16:37 %pArray_load_6 = load i4 %pArray_addr_9

]]></Node>
<StgValue><ssdm name="pArray_load_6"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
.split16:38 %trunc_ln57_6 = trunc i32 %pArray_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln57_6"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
.split16:59 %S_load_9 = load i8 %S_addr_9

]]></Node>
<StgValue><ssdm name="S_load_9"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
.split16:60 %S_load_13_cast = zext i8 %S_load_9

]]></Node>
<StgValue><ssdm name="S_load_13_cast"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
.split16:67 %pArray_load_11 = load i4 %pArray_addr_4

]]></Node>
<StgValue><ssdm name="pArray_load_11"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
.split16:68 %trunc_ln57_11 = trunc i32 %pArray_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln57_11"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:104 %store_ln295 = store i32 %xor_ln296_1, i4 %pArray_addr_15

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:123 %tmp_10_0_3 = call i32 @GFMul, i4 1, i32 %S_load_13_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:135 %store_ln295 = store i32 %xor_ln296_9, i4 %pArray_addr_11

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:152 %tmp_10_1_3 = call i32 @GFMul, i4 3, i32 %S_load_13_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_3"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:179 %tmp_10_2_3 = call i32 @GFMul, i4 2, i32 %S_load_13_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="187" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
.split16:29 %S_load_4 = load i8 %S_addr_4

]]></Node>
<StgValue><ssdm name="S_load_4"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
.split16:30 %S_load_8_cast = zext i8 %S_load_4

]]></Node>
<StgValue><ssdm name="S_load_8_cast"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
.split16:81 %zext_ln57_19 = zext i8 %trunc_ln57_13

]]></Node>
<StgValue><ssdm name="zext_ln57_19"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:82 %S_addr_13 = getelementptr i8 %S, i64 0, i64 %zext_ln57_19

]]></Node>
<StgValue><ssdm name="S_addr_13"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
.split16:83 %S_load_13 = load i8 %S_addr_13

]]></Node>
<StgValue><ssdm name="S_load_13"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:122 %tmp_0_3_128 = call i32 @GFMul, i4 3, i32 %S_load_8_cast

]]></Node>
<StgValue><ssdm name="tmp_0_3_128"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:125 %xor_ln296_12 = xor i32 %tmp_0_3_128, i32 %tmp_0_3

]]></Node>
<StgValue><ssdm name="xor_ln296_12"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:126 %xor_ln296_14 = xor i32 %tmp_10_0_3, i32 %tmp_11_0_3

]]></Node>
<StgValue><ssdm name="xor_ln296_14"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:127 %xor_ln296_7 = xor i32 %xor_ln296_14, i32 %xor_ln296_12

]]></Node>
<StgValue><ssdm name="xor_ln296_7"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:128 %store_ln295 = store i32 %xor_ln296_7, i4 %pArray_addr_12

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:151 %tmp_1_3_132 = call i32 @GFMul, i4 2, i32 %S_load_8_cast

]]></Node>
<StgValue><ssdm name="tmp_1_3_132"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:153 %xor_ln296_28 = xor i32 %tmp_1_3_132, i32 %tmp_1_3

]]></Node>
<StgValue><ssdm name="xor_ln296_28"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:154 %xor_ln296_30 = xor i32 %tmp_10_1_3, i32 %tmp_11_0_3

]]></Node>
<StgValue><ssdm name="xor_ln296_30"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:155 %xor_ln296_15 = xor i32 %xor_ln296_30, i32 %xor_ln296_28

]]></Node>
<StgValue><ssdm name="xor_ln296_15"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:178 %tmp_2_3 = call i32 @GFMul, i4 1, i32 %S_load_8_cast

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:181 %xor_ln296_38 = xor i32 %tmp_2_3, i32 %tmp_1_3

]]></Node>
<StgValue><ssdm name="xor_ln296_38"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:182 %xor_ln296_39 = xor i32 %tmp_10_2_3, i32 %tmp_11_2_3

]]></Node>
<StgValue><ssdm name="xor_ln296_39"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:183 %xor_ln296_23 = xor i32 %xor_ln296_39, i32 %xor_ln296_38

]]></Node>
<StgValue><ssdm name="xor_ln296_23"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:184 %store_ln295 = store i32 %xor_ln296_23, i4 %pArray_addr_4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:205 %xor_ln296_46 = xor i32 %tmp_2_3, i32 %tmp_3_3

]]></Node>
<StgValue><ssdm name="xor_ln296_46"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:206 %xor_ln296_47 = xor i32 %tmp_10_0_3, i32 %tmp_11_3_3

]]></Node>
<StgValue><ssdm name="xor_ln296_47"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:207 %xor_ln296_31 = xor i32 %xor_ln296_47, i32 %xor_ln296_46

]]></Node>
<StgValue><ssdm name="xor_ln296_31"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
.split16:15 %zext_ln57_8 = zext i8 %trunc_ln57_2

]]></Node>
<StgValue><ssdm name="zext_ln57_8"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:16 %S_addr_2 = getelementptr i8 %S, i64 0, i64 %zext_ln57_8

]]></Node>
<StgValue><ssdm name="S_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
.split16:17 %S_load_2 = load i8 %S_addr_2

]]></Node>
<StgValue><ssdm name="S_load_2"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
.split16:83 %S_load_13 = load i8 %S_addr_13

]]></Node>
<StgValue><ssdm name="S_load_13"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
.split16:84 %S_load_17_cast = zext i8 %S_load_13

]]></Node>
<StgValue><ssdm name="S_load_17_cast"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:116 %tmp_11_0_2 = call i32 @GFMul, i4 1, i32 %S_load_17_cast

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:156 %store_ln295 = store i32 %xor_ln296_15, i4 %pArray_addr_8

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:173 %tmp_11_2_2 = call i32 @GFMul, i4 3, i32 %S_load_17_cast

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:198 %tmp_11_3_2 = call i32 @GFMul, i4 2, i32 %S_load_17_cast

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:208 %store_ln295 = store i32 %xor_ln296_31, i4 %pArray_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="219" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
.split16:17 %S_load_2 = load i8 %S_addr_2

]]></Node>
<StgValue><ssdm name="S_load_2"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
.split16:18 %S_load_6_cast = zext i8 %S_load_2

]]></Node>
<StgValue><ssdm name="S_load_6_cast"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
.split16:51 %zext_ln57_14 = zext i8 %trunc_ln57_8

]]></Node>
<StgValue><ssdm name="zext_ln57_14"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:52 %S_addr_8 = getelementptr i8 %S, i64 0, i64 %zext_ln57_14

]]></Node>
<StgValue><ssdm name="S_addr_8"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
.split16:53 %S_load_8 = load i8 %S_addr_8

]]></Node>
<StgValue><ssdm name="S_load_8"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:113 %tmp_0_2 = call i32 @GFMul, i4 2, i32 %S_load_6_cast

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:143 %tmp_1_2 = call i32 @GFMul, i4 1, i32 %S_load_6_cast

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:197 %tmp_3_2 = call i32 @GFMul, i4 3, i32 %S_load_6_cast

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
.split16:45 %zext_ln57_13 = zext i8 %trunc_ln57_7

]]></Node>
<StgValue><ssdm name="zext_ln57_13"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:46 %S_addr_7 = getelementptr i8 %S, i64 0, i64 %zext_ln57_13

]]></Node>
<StgValue><ssdm name="S_addr_7"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
.split16:47 %S_load_7 = load i8 %S_addr_7

]]></Node>
<StgValue><ssdm name="S_load_7"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
.split16:53 %S_load_8 = load i8 %S_addr_8

]]></Node>
<StgValue><ssdm name="S_load_8"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="8">
<![CDATA[
.split16:54 %S_load_12_cast = zext i8 %S_load_8

]]></Node>
<StgValue><ssdm name="S_load_12_cast"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:115 %tmp_10_0_2 = call i32 @GFMul, i4 1, i32 %S_load_12_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:145 %tmp_10_1_2 = call i32 @GFMul, i4 3, i32 %S_load_12_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:172 %tmp_10_2_2 = call i32 @GFMul, i4 2, i32 %S_load_12_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
.split16:9 %zext_ln57_7 = zext i8 %trunc_ln57_1

]]></Node>
<StgValue><ssdm name="zext_ln57_7"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:10 %S_addr_1 = getelementptr i8 %S, i64 0, i64 %zext_ln57_7

]]></Node>
<StgValue><ssdm name="S_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
.split16:11 %S_load_1 = load i8 %S_addr_1

]]></Node>
<StgValue><ssdm name="S_load_1"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
.split16:47 %S_load_7 = load i8 %S_addr_7

]]></Node>
<StgValue><ssdm name="S_load_7"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="8">
<![CDATA[
.split16:48 %S_load_11_cast = zext i8 %S_load_7

]]></Node>
<StgValue><ssdm name="S_load_11_cast"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:114 %tmp_0_2_127 = call i32 @GFMul, i4 3, i32 %S_load_11_cast

]]></Node>
<StgValue><ssdm name="tmp_0_2_127"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:117 %xor_ln296_8 = xor i32 %tmp_0_2_127, i32 %tmp_0_2

]]></Node>
<StgValue><ssdm name="xor_ln296_8"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:118 %xor_ln296_10 = xor i32 %tmp_10_0_2, i32 %tmp_11_0_2

]]></Node>
<StgValue><ssdm name="xor_ln296_10"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:119 %xor_ln296_5 = xor i32 %xor_ln296_10, i32 %xor_ln296_8

]]></Node>
<StgValue><ssdm name="xor_ln296_5"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:120 %store_ln295 = store i32 %xor_ln296_5, i4 %pArray_addr_13

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:144 %tmp_1_2_131 = call i32 @GFMul, i4 2, i32 %S_load_11_cast

]]></Node>
<StgValue><ssdm name="tmp_1_2_131"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:146 %xor_ln296_24 = xor i32 %tmp_1_2_131, i32 %tmp_1_2

]]></Node>
<StgValue><ssdm name="xor_ln296_24"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:147 %xor_ln296_26 = xor i32 %tmp_10_1_2, i32 %tmp_11_0_2

]]></Node>
<StgValue><ssdm name="xor_ln296_26"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:148 %xor_ln296_13 = xor i32 %xor_ln296_26, i32 %xor_ln296_24

]]></Node>
<StgValue><ssdm name="xor_ln296_13"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:171 %tmp_2_2 = call i32 @GFMul, i4 1, i32 %S_load_11_cast

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:174 %xor_ln296_36 = xor i32 %tmp_2_2, i32 %tmp_1_2

]]></Node>
<StgValue><ssdm name="xor_ln296_36"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:175 %xor_ln296_37 = xor i32 %tmp_10_2_2, i32 %tmp_11_2_2

]]></Node>
<StgValue><ssdm name="xor_ln296_37"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:176 %xor_ln296_21 = xor i32 %xor_ln296_37, i32 %xor_ln296_36

]]></Node>
<StgValue><ssdm name="xor_ln296_21"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:177 %store_ln295 = store i32 %xor_ln296_21, i4 %pArray_addr_5

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:199 %xor_ln296_44 = xor i32 %tmp_2_2, i32 %tmp_3_2

]]></Node>
<StgValue><ssdm name="xor_ln296_44"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:200 %xor_ln296_45 = xor i32 %tmp_10_0_2, i32 %tmp_11_3_2

]]></Node>
<StgValue><ssdm name="xor_ln296_45"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:201 %xor_ln296_29 = xor i32 %xor_ln296_45, i32 %xor_ln296_44

]]></Node>
<StgValue><ssdm name="xor_ln296_29"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="257" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
.split16:11 %S_load_1 = load i8 %S_addr_1

]]></Node>
<StgValue><ssdm name="S_load_1"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
.split16:12 %S_load_5_cast = zext i8 %S_load_1

]]></Node>
<StgValue><ssdm name="S_load_5_cast"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
.split16:39 %zext_ln57_12 = zext i8 %trunc_ln57_6

]]></Node>
<StgValue><ssdm name="zext_ln57_12"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:40 %S_addr_6 = getelementptr i8 %S, i64 0, i64 %zext_ln57_12

]]></Node>
<StgValue><ssdm name="S_addr_6"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
.split16:41 %S_load_6 = load i8 %S_addr_6

]]></Node>
<StgValue><ssdm name="S_load_6"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:105 %tmp_0_1 = call i32 @GFMul, i4 2, i32 %S_load_5_cast

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:136 %tmp_1_1 = call i32 @GFMul, i4 1, i32 %S_load_5_cast

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:149 %store_ln295 = store i32 %xor_ln296_13, i4 %pArray_addr_9

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:191 %tmp_3_1 = call i32 @GFMul, i4 3, i32 %S_load_5_cast

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:202 %store_ln295 = store i32 %xor_ln296_29, i4 %pArray_addr_1

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="267" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
.split16:41 %S_load_6 = load i8 %S_addr_6

]]></Node>
<StgValue><ssdm name="S_load_6"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
.split16:42 %S_load_10_cast = zext i8 %S_load_6

]]></Node>
<StgValue><ssdm name="S_load_10_cast"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
.split16:69 %zext_ln57_17 = zext i8 %trunc_ln57_11

]]></Node>
<StgValue><ssdm name="zext_ln57_17"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:70 %S_addr_11 = getelementptr i8 %S, i64 0, i64 %zext_ln57_17

]]></Node>
<StgValue><ssdm name="S_addr_11"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8">
<![CDATA[
.split16:71 %S_load_11 = load i8 %S_addr_11

]]></Node>
<StgValue><ssdm name="S_load_11"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:106 %tmp_0_1_126 = call i32 @GFMul, i4 3, i32 %S_load_10_cast

]]></Node>
<StgValue><ssdm name="tmp_0_1_126"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:137 %tmp_1_1_130 = call i32 @GFMul, i4 2, i32 %S_load_10_cast

]]></Node>
<StgValue><ssdm name="tmp_1_1_130"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:164 %tmp_2_1 = call i32 @GFMul, i4 1, i32 %S_load_10_cast

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="275" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8">
<![CDATA[
.split16:71 %S_load_11 = load i8 %S_addr_11

]]></Node>
<StgValue><ssdm name="S_load_11"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
.split16:72 %S_load_15_cast = zext i8 %S_load_11

]]></Node>
<StgValue><ssdm name="S_load_15_cast"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
.split16:75 %zext_ln57_18 = zext i8 %trunc_ln57_12

]]></Node>
<StgValue><ssdm name="zext_ln57_18"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:76 %S_addr_12 = getelementptr i8 %S, i64 0, i64 %zext_ln57_18

]]></Node>
<StgValue><ssdm name="S_addr_12"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8">
<![CDATA[
.split16:77 %S_load_12 = load i8 %S_addr_12

]]></Node>
<StgValue><ssdm name="S_load_12"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:107 %tmp_10_0_1 = call i32 @GFMul, i4 1, i32 %S_load_15_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:138 %tmp_10_1_1 = call i32 @GFMul, i4 3, i32 %S_load_15_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:165 %tmp_10_2_1 = call i32 @GFMul, i4 2, i32 %S_load_15_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="283" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8">
<![CDATA[
.split16:77 %S_load_12 = load i8 %S_addr_12

]]></Node>
<StgValue><ssdm name="S_load_12"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="8">
<![CDATA[
.split16:78 %S_load_16_cast = zext i8 %S_load_12

]]></Node>
<StgValue><ssdm name="S_load_16_cast"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:108 %tmp_11_0_1 = call i32 @GFMul, i4 1, i32 %S_load_16_cast

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:109 %xor_ln296_4 = xor i32 %tmp_0_1_126, i32 %tmp_0_1

]]></Node>
<StgValue><ssdm name="xor_ln296_4"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:110 %xor_ln296_6 = xor i32 %tmp_11_0_1, i32 %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="xor_ln296_6"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:111 %xor_ln296_3 = xor i32 %xor_ln296_6, i32 %xor_ln296_4

]]></Node>
<StgValue><ssdm name="xor_ln296_3"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:112 %store_ln295 = store i32 %xor_ln296_3, i4 %pArray_addr_14

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:139 %xor_ln296_20 = xor i32 %tmp_1_1_130, i32 %tmp_1_1

]]></Node>
<StgValue><ssdm name="xor_ln296_20"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:140 %xor_ln296_22 = xor i32 %tmp_11_0_1, i32 %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="xor_ln296_22"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:141 %xor_ln296_11 = xor i32 %xor_ln296_22, i32 %xor_ln296_20

]]></Node>
<StgValue><ssdm name="xor_ln296_11"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:142 %store_ln295 = store i32 %xor_ln296_11, i4 %pArray_addr_10

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:166 %tmp_11_2_1 = call i32 @GFMul, i4 3, i32 %S_load_16_cast

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:167 %xor_ln296_34 = xor i32 %tmp_2_1, i32 %tmp_1_1

]]></Node>
<StgValue><ssdm name="xor_ln296_34"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:168 %xor_ln296_35 = xor i32 %tmp_11_2_1, i32 %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="xor_ln296_35"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:169 %xor_ln296_19 = xor i32 %xor_ln296_35, i32 %xor_ln296_34

]]></Node>
<StgValue><ssdm name="xor_ln296_19"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split16:192 %tmp_11_3_1 = call i32 @GFMul, i4 2, i32 %S_load_16_cast

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:193 %xor_ln296_42 = xor i32 %tmp_2_1, i32 %tmp_3_1

]]></Node>
<StgValue><ssdm name="xor_ln296_42"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:194 %xor_ln296_43 = xor i32 %tmp_11_3_1, i32 %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="xor_ln296_43"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:195 %xor_ln296_27 = xor i32 %xor_ln296_43, i32 %xor_ln296_42

]]></Node>
<StgValue><ssdm name="xor_ln296_27"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="302" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:170 %store_ln295 = store i32 %xor_ln296_19, i4 %pArray_addr_6

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:196 %store_ln295 = store i32 %xor_ln296_27, i4 %pArray_addr_2

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="304" st_id="20" stage="16" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="305" st_id="21" stage="15" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="306" st_id="22" stage="14" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="307" st_id="23" stage="13" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="308" st_id="24" stage="12" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="309" st_id="25" stage="11" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="310" st_id="26" stage="10" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="311" st_id="27" stage="9" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="312" st_id="28" stage="8" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="313" st_id="29" stage="7" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="314" st_id="30" stage="6" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="315" st_id="31" stage="5" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="316" st_id="32" stage="4" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="317" st_id="33" stage="3" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="318" st_id="34" stage="2" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="319" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln311"/></StgValue>
</operation>

<operation id="320" st_id="35" stage="1" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split16:209 %call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.split16:212 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
