// Seed: 4257867921
module module_0 (
    input  tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    input  wand id_3,
    input  wor  id_4,
    output tri1 id_5,
    input  wand id_6,
    input  tri  id_7
);
  assign id_5 = ~id_6 ==? 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri1 id_8,
    output wor id_9,
    input tri1 id_10
    , id_15,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13
);
  always @(negedge 1) id_15 = id_13;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_11,
      id_4,
      id_4,
      id_0,
      id_7,
      id_4
  );
endmodule
