timestamp=1619113510894

[~A]
LastVerilogToplevel=valid_in_tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*571*1273

[~MFT]
0=5|0work.mgf|1273|0
1=3|1work.mgf|1507|0
3=6|3work.mgf|1908|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2020.04.130 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216035729c24ad86e1c3b9dd84cd878d590

[valid_in]
A/valid_in=22|../design.sv|3|1*390
BinL64/valid_in=3*174
R=../design.sv|3
SLP=3*532
Version=2020.04.130 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|bb9748440843f233e89ad9560391d9de729e6221e4efaa6a8714f045f53f59334b42ff1431f2df1417969b7fe2359ad9

[valid_in_tb]
A/valid_in_tb=22|../testbench.sv|2|1*1507
BinL64/valid_in_tb=3*751
R=../testbench.sv|2
SLP=3*1908
Version=2020.04.130 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|2e928692c2ac55b96a70afed39b113713539af358b4155152e5ae65e1e8dfdfff286584c8c88cd2377e19b69f307c743

[~U]
$root=12|0*0|
valid_in=12|0*182|
valid_in_tb=12|0*400||0x10
