Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: VGADemo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGADemo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGADemo"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : VGADemo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/newfrogger.v" into library work
Parsing module <hvsync_generator>.
Parsing module <frogger>.
Parsing module <VGADemo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 87: Port CounterY is not connected to this instance

Elaborating module <VGADemo>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 84: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 18: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 27: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <frogger>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 63: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 65: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 69: Signal <vert1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 70: Signal <vert1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 70: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/newfrogger.v" Line 103: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGADemo>.
    Related source file is "/home/troy/Embedded/Finalproj1/newfrogger.v".
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/newfrogger.v" line 87: Output port <CounterY> of the instance <hvsync> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <pixel>.
    Found 2-bit register for signal <clk_counter>.
    Found 2-bit adder for signal <clk_counter[1]_GND_1_o_add_1_OUT> created at line 84.
    Found 10-bit comparator greater for signal <CounterX[9]_vert1[9]_LessThan_6_o> created at line 102
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <VGADemo> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "/home/troy/Embedded/Finalproj1/newfrogger.v".
    Found 9-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_2_o_add_2_OUT> created at line 18.
    Found 9-bit adder for signal <CounterY[8]_GND_2_o_mux_7_OUT> created at line 27.
    Found 10-bit comparator greater for signal <PWR_2_o_CounterX[9]_LessThan_12_o> created at line 33
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_2_o_LessThan_13_o> created at line 33
    Found 9-bit comparator greater for signal <PWR_2_o_CounterY[8]_LessThan_14_o> created at line 34
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_2_o_LessThan_15_o> created at line 34
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_2_o_LessThan_17_o> created at line 39
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_2_o_LessThan_18_o> created at line 39
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <hvsync_generator> synthesized.

Synthesizing Unit <frogger>.
    Related source file is "/home/troy/Embedded/Finalproj1/newfrogger.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit adder for signal <vert1[9]_GND_3_o_add_9_OUT> created at line 70.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <frogger> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 2-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 3
 10-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 7
 10-bit comparator greater                             : 4
 9-bit comparator greater                              : 3
# Multiplexers                                         : 1
 10-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGADemo>.
The following registers are absorbed into counter <clk_counter>: 1 register on signal <clk_counter>.
Unit <VGADemo> synthesized (advanced).

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 7
 10-bit comparator greater                             : 4
 9-bit comparator greater                              : 3
# Multiplexers                                         : 1
 10-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit VGADemo : the following signal(s) form a combinatorial loop: frog1/GND_3_o_GND_3_o_equal_9_o, CounterX[9]_vert1[9]_LessThan_6_o, frog1/Madd_vert1[9]_GND_3_o_add_9_OUT_cy<0>, Mcompar_CounterX[9]_vert1[9]_LessThan_6_o_lutdi, Mcompar_CounterX[9]_vert1[9]_LessThan_6_o_cy<1>, Mcompar_CounterX[9]_vert1[9]_LessThan_6_o_cy<0>, Mcompar_CounterX[9]_vert1[9]_LessThan_6_o_cy<4>, Mcompar_CounterX[9]_vert1[9]_LessThan_6_o_cy<3>, Mcompar_CounterX[9]_vert1[9]_LessThan_6_o_cy<2>, frog1/Madd_vert1[9]_GND_3_o_add_9_OUT_lut<9>.
WARNING:Xst:2170 - Unit VGADemo : the following signal(s) form a combinatorial loop: frog1/Madd_vert1[9]_GND_3_o_add_9_OUT_cy<0>.

Optimizing unit <VGADemo> ...

Optimizing unit <hvsync_generator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGADemo, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGADemo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 125
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 17
#      LUT2                        : 17
#      LUT3                        : 12
#      LUT4                        : 14
#      LUT5                        : 6
#      LUT6                        : 10
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 27
#      FD                          : 13
#      FDE                         : 9
#      FDR                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  11440     0%  
 Number of Slice LUTs:                   82  out of   5720     1%  
    Number used as Logic:                82  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     82
   Number with an unused Flip Flop:      55  out of     82    67%  
   Number with an unused LUT:             0  out of     82     0%  
   Number of fully used LUT-FF pairs:    27  out of     82    32%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    200     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clk                                | BUFGP                     | 2     |
clk_25(clk_25<1>1:O)               | BUFG(*)(hvsync/CounterY_8)| 25    |
-----------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.716ns (Maximum Frequency: 269.074MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.382ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            clk_counter_0 (FF)
  Destination:       clk_counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_counter_0 to clk_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  clk_counter_0 (clk_counter_0)
     INV:I->O              1   0.206   0.579  Mcount_clk_counter_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.102          clk_counter_0
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25'
  Clock period: 3.716ns (frequency: 269.074MHz)
  Total number of paths / destination ports: 404 / 39
-------------------------------------------------------------------------
Delay:               3.716ns (Levels of Logic = 3)
  Source:            hvsync/CounterX_4 (FF)
  Destination:       hvsync/CounterX_9 (FF)
  Source Clock:      clk_25 rising
  Destination Clock: clk_25 rising

  Data Path: hvsync/CounterX_4 to hvsync/CounterX_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.118  hvsync/CounterX_4 (hvsync/CounterX_4)
     LUT5:I0->O            1   0.203   0.580  hvsync/CounterXmaxed<9>_SW0 (N8)
     LUT6:I5->O           10   0.205   0.857  hvsync/CounterXmaxed<9> (hvsync/CounterXmaxed)
     LUT2:I1->O            1   0.205   0.000  hvsync/CounterX_9_rstpot (hvsync/CounterX_9_rstpot)
     FD:D                      0.102          hvsync/CounterX_9
    ----------------------------------------
    Total                      3.716ns (1.162ns logic, 2.554ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            hvsync/vga_HS (FF)
  Destination:       hsync_out (PAD)
  Source Clock:      clk_25 rising

  Data Path: hvsync/vga_HS to hsync_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hvsync/vga_HS (hvsync/vga_HS)
     INV:I->O              1   0.206   0.579  hvsync/vga_h_sync1_INV_0 (hsync_out_OBUF)
     OBUF:I->O                 2.571          hsync_out_OBUF (hsync_out)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25         |    3.716|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 9.94 secs
 
--> 


Total memory usage is 394884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

