ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB347:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "motor.h"
  25:Core/Src/main.c **** #include "stm32g4xx.h"
  26:Core/Src/main.c **** #include "stm32g431xx.h"
  27:Core/Src/main.c **** #include "stm32g4xx_hal.h"
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** #define ADC_BUF_LENGTH 4096
  38:Core/Src/main.c **** #define TIMCLOCK   150000000
  39:Core/Src/main.c **** #define PRESCALAR  150
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  48:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  51:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  54:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  55:Core/Src/main.c **** TIM_HandleTypeDef htim8;
  56:Core/Src/main.c **** TIM_HandleTypeDef htim17;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** UART_HandleTypeDef huart3;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE BEGIN PV */
  61:Core/Src/main.c **** uint16_t adc1Buf[3];
  62:Core/Src/main.c **** uint16_t adc2Buf[2];
  63:Core/Src/main.c **** uint8_t adcDataReady;
  64:Core/Src/main.c **** uint8_t uartDataReady;
  65:Core/Src/main.c **** uint32_t tim1Val1 = 0;
  66:Core/Src/main.c **** uint32_t tim1Val2 = 0;
  67:Core/Src/main.c **** uint32_t Difference1 = 0;
  68:Core/Src/main.c **** int isFirstCap1 = 0;
  69:Core/Src/main.c **** float frequency1 = 0;
  70:Core/Src/main.c **** uint32_t tim2Val1 = 0;
  71:Core/Src/main.c **** uint32_t tim2Val2 = 0;
  72:Core/Src/main.c **** uint32_t Difference2 = 0;
  73:Core/Src/main.c **** int isFirstCap2 = 0;
  74:Core/Src/main.c **** float frequency2 = 0;
  75:Core/Src/main.c **** uint32_t tim3Val1 = 0;
  76:Core/Src/main.c **** uint32_t tim3Val2 = 0;
  77:Core/Src/main.c **** uint32_t Difference3 = 0;
  78:Core/Src/main.c **** int isFirstCap3 = 0;
  79:Core/Src/main.c **** float frequency3 = 0;
  80:Core/Src/main.c **** float combinedSpeed;
  81:Core/Src/main.c **** float lastSpeedErr;
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** double angle;
  84:Core/Src/main.c **** motor_t motor;
  85:Core/Src/main.c **** gpio_Pin Hall_1 = { .gpioGroup = GPIOA, .gpioPin = GPIO_PIN_3 };        //TIM2 CH4
  86:Core/Src/main.c **** gpio_Pin Hall_2 = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_3 };        //TIM2 CH2
  87:Core/Src/main.c **** gpio_Pin Hall_3 = { .gpioGroup = GPIOA, .gpioPin = GPIO_PIN_15 };       //TIM2 CH1
  88:Core/Src/main.c **** gpio_Pin fault = { .gpioGroup = GPIOA, .gpioPin = GPIO_PIN_12 };	//FAULT
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 3


  89:Core/Src/main.c **** gpio_Pin txen = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_1 };            //txen
  90:Core/Src/main.c **** gpio_Pin imuInt = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_2 };
  91:Core/Src/main.c **** gpio_Pin imuCS = { .gpioGroup = GPIOA, .gpioPin = GPIO_PIN_11 };
  92:Core/Src/main.c **** double newAngle;
  93:Core/Src/main.c **** bool doDMArx;
  94:Core/Src/main.c **** gpio_Pin ena = { .gpioGroup = GPIOC, .gpioPin = GPIO_PIN_10 };            //motor ENA
  95:Core/Src/main.c **** gpio_Pin enb = { .gpioGroup = GPIOC, .gpioPin = GPIO_PIN_11 };            //motor ENB
  96:Core/Src/main.c **** gpio_Pin enc = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_6 };            //motor ENC
  97:Core/Src/main.c **** gpio_Pin motor_Sleep = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_7 };          //motor SLEEP
  98:Core/Src/main.c **** gpio_Pin proxi = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_12 };         //proxy
  99:Core/Src/main.c **** uint8_t rx_buff[5];
 100:Core/Src/main.c **** uint8_t isDA[] = {0xDA, 0XBA, 0xD0, 0x00};
 101:Core/Src/main.c **** uint8_t retDA[] = {0x00, 0xD0, 0xBA, 0xDA};
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** int address[8] = {0,1, 1, 0, 1, 1, 0, 0};
 104:Core/Src/main.c **** int startState;
 105:Core/Src/main.c **** int nextState;
 106:Core/Src/main.c **** uint32_t timVal1 = 0;
 107:Core/Src/main.c **** uint32_t timVal2 = 0;
 108:Core/Src/main.c **** uint32_t Difference = 0;
 109:Core/Src/main.c **** int isFirstCap = 0;
 110:Core/Src/main.c **** float frequency = 0;
 111:Core/Src/main.c **** uint8_t lastHallState;
 112:Core/Src/main.c **** int hallCount;
 113:Core/Src/main.c **** int revolutions;
 114:Core/Src/main.c **** int timerCount;
 115:Core/Src/main.c **** int toggleState;
 116:Core/Src/main.c **** uint32_t node = 0x69;
 117:Core/Src/main.c **** /* USER CODE END PV */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 120:Core/Src/main.c **** void SystemClock_Config(void);
 121:Core/Src/main.c **** static void MX_GPIO_Init(void);
 122:Core/Src/main.c **** static void MX_ADC1_Init(void);
 123:Core/Src/main.c **** static void MX_ADC2_Init(void);
 124:Core/Src/main.c **** static void MX_SPI1_Init(void);
 125:Core/Src/main.c **** static void MX_TIM1_Init(void);
 126:Core/Src/main.c **** static void MX_TIM2_Init(void);
 127:Core/Src/main.c **** static void MX_TIM8_Init(void);
 128:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
 129:Core/Src/main.c **** static void MX_SPI2_Init(void);
 130:Core/Src/main.c **** static void MX_TIM17_Init(void);
 131:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 132:Core/Src/main.c **** void RGB_Init(void);
 133:Core/Src/main.c **** void RGB_setIntensity(uint8_t red, uint8_t green, uint8_t blue);
 134:Core/Src/main.c **** /* USER CODE END PFP */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 137:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 138:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 139:Core/Src/main.c ****     if(1){  // RX is complete
 140:Core/Src/main.c ****         // SYNC
 141:Core/Src/main.c ****         if(rx_buff[0] == isDA[0] && rx_buff[1] == isDA[1] && rx_buff[2] == isDA[2] && rx_buff[3] ==
 142:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 143:Core/Src/main.c ****         	HAL_GPIO_WritePin(txen.gpioGroup, txen.gpioPin, 1); // setting txen high
 144:Core/Src/main.c ****         	HAL_UART_Transmit(&huart3, retDA, 4, 100);
 145:Core/Src/main.c ****         	HAL_GPIO_WritePin(txen.gpioGroup, txen.gpioPin, 0); // setting txen low
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 4


 146:Core/Src/main.c ****         }
 147:Core/Src/main.c ****     }
 148:Core/Src/main.c **** }
 149:Core/Src/main.c **** void readAccel(void){
 150:Core/Src/main.c **** 	int buffer[8];
 151:Core/Src/main.c **** 	int rxBuffer[8];
 152:Core/Src/main.c **** 	buffer[0] = 1; // read mode
 153:Core/Src/main.c **** 	HAL_GPIO_WritePin(imuCS.gpioGroup, imuCS.gpioPin, 0); // setting CS LOW
 154:Core/Src/main.c **** 	for(int i = 1; i < 8; i++){
 155:Core/Src/main.c **** 		buffer[i] = address[i-1];
 156:Core/Src/main.c **** 	}
 157:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, &buffer, 1, 100);
 158:Core/Src/main.c **** 	HAL_SPI_Receive(&hspi1, rxBuffer, 1, 100);
 159:Core/Src/main.c **** 	HAL_GPIO_WritePin(imuCS.gpioGroup, imuCS.gpioPin, 1);// setting CS HIGH
 160:Core/Src/main.c **** }
 161:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 162:Core/Src/main.c ****   _adcHandler(&motor);
 163:Core/Src/main.c ****   //start again
 164:Core/Src/main.c ****   //HAL_ADC_Start_DMA(motor.adc, (uint32_t *) motor.adcData, 3);
 165:Core/Src/main.c ****   return;
 166:Core/Src/main.c **** }
 167:Core/Src/main.c **** void goTo(int steps){
 168:Core/Src/main.c **** 	int timeSteps;
 169:Core/Src/main.c **** 	int lastStep;
 170:Core/Src/main.c **** 	motor.hallCount = 0;
 171:Core/Src/main.c **** 	HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1);
 172:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim17);
 173:Core/Src/main.c **** 	while(motor.hallCount < steps){
 174:Core/Src/main.c **** 		readHalls(&motor);
 175:Core/Src/main.c **** 		timeSteps = __HAL_TIM_GET_COUNTER(&htim17);
 176:Core/Src/main.c **** 		MOTOR_SVPWMtask(&motor);
 177:Core/Src/main.c **** 		motor.speed =(double) (motor.hallCount)/(timeSteps - lastStep);
 178:Core/Src/main.c **** 		lastStep = timeSteps;
 179:Core/Src/main.c **** 		if(motor.hallspeed > 20.0f){
 180:Core/Src/main.c **** 			motor.dutyCycle -= 0.0001;
 181:Core/Src/main.c **** 		}
 182:Core/Src/main.c **** 	}
 183:Core/Src/main.c **** 	HAL_TIM_Base_Stop(&htim17);
 184:Core/Src/main.c **** 	HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 0);
 185:Core/Src/main.c **** }
 186:Core/Src/main.c **** void RGB_Init(void){
 187:Core/Src/main.c ****   // initiate all pins for RGB LED
 188:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 189:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 190:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 191:Core/Src/main.c **** }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 194:Core/Src/main.c **** {
 195:Core/Src/main.c **** 	if (HAL_TIM_GetActiveChannel(htim) == HAL_TIM_ACTIVE_CHANNEL_1)
 196:Core/Src/main.c **** 	{
 197:Core/Src/main.c **** 		motor.hallCount++;
 198:Core/Src/main.c **** 		if (isFirstCap1==0) // if the first rising edge is not captured
 199:Core/Src/main.c **** 			{
 200:Core/Src/main.c **** 			tim1Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 201:Core/Src/main.c **** 			isFirstCap1 = 1;  // set the first captured as true
 202:Core/Src/main.c **** 			}
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 5


 203:Core/Src/main.c **** 		else   // If the first rising edge is captured, now we will capture the second edge
 204:Core/Src/main.c **** 		{
 205:Core/Src/main.c **** 			tim1Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 206:Core/Src/main.c **** 			if (tim1Val2 > tim1Val1)
 207:Core/Src/main.c **** 			{
 208:Core/Src/main.c **** 				Difference1 = tim1Val2-tim1Val1;
 209:Core/Src/main.c **** 			}
 210:Core/Src/main.c **** 			else if (tim1Val1 > tim1Val2)
 211:Core/Src/main.c **** 				{
 212:Core/Src/main.c **** 					Difference1 = (0xffffffff - tim1Val1) + tim1Val2;
 213:Core/Src/main.c **** 				}
 214:Core/Src/main.c **** 			float refClock = TIMCLOCK/(PRESCALAR);
 215:Core/Src/main.c **** 			frequency1 = refClock/Difference1;
 216:Core/Src/main.c **** 			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 217:Core/Src/main.c **** 			isFirstCap1 = 0; // set it back to false
 218:Core/Src/main.c **** 			motor.hallspeed = (frequency1);
 219:Core/Src/main.c **** 		}
 220:Core/Src/main.c **** 	}
 221:Core/Src/main.c **** 	if (HAL_TIM_GetActiveChannel(htim) == HAL_TIM_ACTIVE_CHANNEL_2)
 222:Core/Src/main.c **** 		{
 223:Core/Src/main.c **** 			motor.hallCount++;
 224:Core/Src/main.c **** 		}
 225:Core/Src/main.c **** 	if (HAL_TIM_GetActiveChannel(htim) == HAL_TIM_ACTIVE_CHANNEL_4)
 226:Core/Src/main.c **** 		{
 227:Core/Src/main.c **** 			motor.hallCount++;
 228:Core/Src/main.c **** 		}
 229:Core/Src/main.c **** 	int timeSteps;
 230:Core/Src/main.c **** 	HAL_TIM_Base_Stop(&htim17);
 231:Core/Src/main.c **** 	timeSteps = __HAL_TIM_GET_COUNTER(&htim17);
 232:Core/Src/main.c **** 	float refClock = TIMCLOCK/(PRESCALAR);
 233:Core/Src/main.c **** 	motor.speed = (60.0f * 3.14159 / 180.0f )*((double)refClock/timeSteps);
 234:Core/Src/main.c **** 	htim17.Instance->CNT = 0;
 235:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim17);
 236:Core/Src/main.c **** /**
 237:Core/Src/main.c **** 	if (HAL_TIM_GetActiveChannel(htim) == HAL_TIM_ACTIVE_CHANNEL_2)
 238:Core/Src/main.c **** 	{
 239:Core/Src/main.c **** 		if (isFirstCap2==0) // if the first rising edge is not captured
 240:Core/Src/main.c **** 			{
 241:Core/Src/main.c **** 			tim2Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 242:Core/Src/main.c **** 			isFirstCap2 = 1;  // set the first captured as true
 243:Core/Src/main.c **** 			}
 244:Core/Src/main.c **** 		else   // If the first rising edge is captured, now we will capture the second edge
 245:Core/Src/main.c **** 		{
 246:Core/Src/main.c **** 			tim2Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);  // read second value
 247:Core/Src/main.c **** 			if (tim2Val2 > tim2Val1)
 248:Core/Src/main.c **** 			{
 249:Core/Src/main.c **** 				Difference2 = tim2Val2-tim2Val1;
 250:Core/Src/main.c **** 			}
 251:Core/Src/main.c **** 			else if (tim2Val1 > tim2Val2)
 252:Core/Src/main.c **** 				{
 253:Core/Src/main.c **** 					Difference2 = (0xffffffff - tim2Val1) + tim2Val2;
 254:Core/Src/main.c **** 				}
 255:Core/Src/main.c **** 			float refClock = TIMCLOCK/(PRESCALAR);
 256:Core/Src/main.c **** 			frequency2 = refClock/Difference2;
 257:Core/Src/main.c **** 			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 258:Core/Src/main.c **** 			isFirstCap2 = 0; // set it back to false
 259:Core/Src/main.c **** 			motor.hallspeed = (frequency2 / 2);
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 6


 260:Core/Src/main.c **** 		}
 261:Core/Src/main.c **** 	}
 262:Core/Src/main.c **** 	if (HAL_TIM_GetActiveChannel(htim) == HAL_TIM_ACTIVE_CHANNEL_4)
 263:Core/Src/main.c **** 	{
 264:Core/Src/main.c **** 		if (isFirstCap3==0) // if the first rising edge is not captured
 265:Core/Src/main.c **** 			{
 266:Core/Src/main.c **** 			tim3Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4); // read the first value
 267:Core/Src/main.c **** 			isFirstCap3 = 1;  // set the first captured as true
 268:Core/Src/main.c **** 			}
 269:Core/Src/main.c **** 		else   // If the first rising edge is captured, now we will capture the second edge
 270:Core/Src/main.c **** 		{
 271:Core/Src/main.c **** 			tim3Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);  // read second value
 272:Core/Src/main.c **** 			if (tim3Val2 > tim3Val1)
 273:Core/Src/main.c **** 			{
 274:Core/Src/main.c **** 				Difference3 = tim3Val2-tim3Val1;
 275:Core/Src/main.c **** 			}
 276:Core/Src/main.c **** 3:59
 277:Core/Src/main.c **** else if (tim3Val1 > tim3Val2)
 278:Core/Src/main.c **** 				{
 279:Core/Src/main.c **** 					Difference3 = (0xffffffff - tim3Val1) + tim3Val2;
 280:Core/Src/main.c **** 				}
 281:Core/Src/main.c **** 			float refClock = TIMCLOCK/(PRESCALAR);
 282:Core/Src/main.c **** 			frequency3 = refClock/Difference3;
 283:Core/Src/main.c **** 			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 284:Core/Src/main.c **** 			isFirstCap3 = 0; // set it back to false
 285:Core/Src/main.c **** 			motor.hallspeed = (frequency3 / 2);
 286:Core/Src/main.c **** 		}
 287:Core/Src/main.c **** 	}
 288:Core/Src/main.c **** **/
 289:Core/Src/main.c **** 	return;
 290:Core/Src/main.c **** }
 291:Core/Src/main.c **** void RGB_setIntensity(uint8_t red, uint8_t green, uint8_t blue){
 292:Core/Src/main.c ****   if(red > 255){
 293:Core/Src/main.c ****     red = 255;
 294:Core/Src/main.c ****   }
 295:Core/Src/main.c ****   else if(red < 0){
 296:Core/Src/main.c ****     red = 0;
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c ****   if(blue > 255){
 299:Core/Src/main.c ****     blue = 255;
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   else if(blue < 0){
 302:Core/Src/main.c ****     blue = 0;
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   if(green > 255){
 305:Core/Src/main.c ****     green = 255;
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c ****   else if(green < 0){
 308:Core/Src/main.c ****     green = 0;
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c ****   htim8.Instance->CCR1 = red;
 311:Core/Src/main.c ****   htim8.Instance->CCR2 = green;
 312:Core/Src/main.c ****   htim8.Instance->CCR3 = blue;
 313:Core/Src/main.c **** }
 314:Core/Src/main.c **** /* USER CODE END 0 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /**
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 7


 317:Core/Src/main.c ****   * @brief  The application entry point.
 318:Core/Src/main.c ****   * @retval int
 319:Core/Src/main.c ****   */
 320:Core/Src/main.c **** int main(void)
 321:Core/Src/main.c **** {
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 324:Core/Src/main.c ****   /* USER CODE END 1 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 329:Core/Src/main.c ****   HAL_Init();
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 332:Core/Src/main.c ****   /* USER CODE END Init */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* Configure the system clock */
 335:Core/Src/main.c ****   SystemClock_Config();
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 338:Core/Src/main.c ****   /* USER CODE END SysInit */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* Initialize all configured peripherals */
 341:Core/Src/main.c ****   MX_GPIO_Init();
 342:Core/Src/main.c ****   MX_ADC1_Init();
 343:Core/Src/main.c ****   MX_ADC2_Init();
 344:Core/Src/main.c ****   MX_SPI1_Init();
 345:Core/Src/main.c ****   MX_TIM1_Init();
 346:Core/Src/main.c ****   MX_TIM2_Init();
 347:Core/Src/main.c ****   MX_TIM8_Init();
 348:Core/Src/main.c ****   MX_USART3_UART_Init();
 349:Core/Src/main.c ****   MX_SPI2_Init();
 350:Core/Src/main.c ****   MX_TIM17_Init();
 351:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 352:Core/Src/main.c ****   // Set up joystick
 353:Core/Src/main.c ****   //input capture
 354:Core/Src/main.c ****   //HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 355:Core/Src/main.c ****   //HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 356:Core/Src/main.c ****   //HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 357:Core/Src/main.c ****   // set up motor struct
 358:Core/Src/main.c ****   motor.pwm = &htim1;
 359:Core/Src/main.c ****   motor.adc = &hadc1;
 360:Core/Src/main.c ****   motor.encoder = &hspi2;
 361:Core/Src/main.c ****   // Enable pins
 362:Core/Src/main.c ****   motor.enablePins[0] = ena;
 363:Core/Src/main.c ****   motor.enablePins[1] = enb;
 364:Core/Src/main.c ****   motor.enablePins[2] = enc;
 365:Core/Src/main.c ****   motor.motorSleep = motor_Sleep;
 366:Core/Src/main.c ****   motor.hallPins[0] = Hall_1;
 367:Core/Src/main.c ****   motor.hallPins[1] = Hall_2;
 368:Core/Src/main.c ****   motor.hallPins[2] = Hall_3;
 369:Core/Src/main.c ****   motor.dutyCycle = 0.3;
 370:Core/Src/main.c ****   motor.dir = 1;        // make go forward
 371:Core/Src/main.c ****   HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1);
 372:Core/Src/main.c ****   MOTOR_init(&motor);
 373:Core/Src/main.c ****   if( HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1) != HAL_OK){
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 8


 374:Core/Src/main.c ****   	  Error_Handler();
 375:Core/Src/main.c ****   }
 376:Core/Src/main.c ****   if( HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2) != HAL_OK){
 377:Core/Src/main.c **** 	  Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c ****   if( HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4) != HAL_OK){
 380:Core/Src/main.c ****   	  Error_Handler();
 381:Core/Src/main.c ****   }
 382:Core/Src/main.c ****   toggleState = 0;
 383:Core/Src/main.c **** //
 384:Core/Src/main.c ****   //VIC_Serial_Init(node, &huart3, txen.gpioGroup,  txen.gpioPin, true, &hdma_usart3_rx);
 385:Core/Src/main.c ****   //uint16_t angle;
 386:Core/Src/main.c ****   //HAL_ADC_Start_DMA(motor.adc, &motor.adcData, 3); // start ADC DMA
 387:Core/Src/main.c ****   double kp = 0.0000003;
 388:Core/Src/main.c ****   double kd = 0.0008;
 389:Core/Src/main.c ****   double lastDuty = 0;
 390:Core/Src/main.c ****   double speedErr = 0;
 391:Core/Src/main.c **** 	//goTo(5000);
 392:Core/Src/main.c ****   /* USER CODE END 2 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* Infinite loop */
 395:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 396:Core/Src/main.c ****   while (1)
 397:Core/Src/main.c ****   {
 398:Core/Src/main.c ****     /* USER CODE END WHILE */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 401:Core/Src/main.c **** 	    //RGB_setIntensity(0, 255, 191);
 402:Core/Src/main.c **** 	    readHalls(&motor);
 403:Core/Src/main.c **** 	    /**
 404:Core/Src/main.c **** 	    if(motor.hallState != motor.lastHallState){
 405:Core/Src/main.c **** 	  	  if(motor.hallState == 0b100){
 406:Core/Src/main.c **** 	  		  if(toggleState == 1){
 407:Core/Src/main.c **** 	  			  HAL_TIM_Base_Stop(&htim17);
 408:Core/Src/main.c **** 	  			  hallCount = __HAL_TIM_GET_COUNTER(&htim17);
 409:Core/Src/main.c **** 	  			  htim17.Instance->CNT = 0;
 410:Core/Src/main.c **** 	  			  toggleState = 0;
 411:Core/Src/main.c **** 	  			  float refClock = TIMCLOCK/(PRESCALAR);
 412:Core/Src/main.c **** 	  			  motor.stateSpeed = 1.0f /(refClock/hallCount);
 413:Core/Src/main.c **** 	  		  }
 414:Core/Src/main.c **** 	  		  else{
 415:Core/Src/main.c **** 		  		  revolutions++;
 416:Core/Src/main.c **** 		  		  HAL_TIM_Base_Start(&htim17);
 417:Core/Src/main.c **** 		  		  toggleState = 1;
 418:Core/Src/main.c **** 	  		  }
 419:Core/Src/main.c **** 	  	  }
 420:Core/Src/main.c **** 	    }
 421:Core/Src/main.c **** 	    **/
 422:Core/Src/main.c **** 	    //motor.angle = motor.angle + (double)(htim17.Instance->CNT / 255);
 423:Core/Src/main.c **** 	    /**
 424:Core/Src/main.c **** 	  motor.lastHallState = motor.hallState;
 425:Core/Src/main.c ****     **/
 426:Core/Src/main.c **** 	  speedErr = (double)(100.0f - motor.hallspeed);
 427:Core/Src/main.c **** 	  motor.dutyCycle = motor.dutyCycle + (double)(kp *speedErr) + (double)(kd * (speedErr - lastSpeed
 428:Core/Src/main.c **** 		if(motor.dutyCycle > 0.4){
 429:Core/Src/main.c **** 			motor.dutyCycle = 0.4f;
 430:Core/Src/main.c **** 		}
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 9


 431:Core/Src/main.c **** 		else if(motor.dutyCycle < 0.005f){
 432:Core/Src/main.c **** 			motor.dutyCycle = 0.005f;
 433:Core/Src/main.c **** 		}
 434:Core/Src/main.c **** 		
 435:Core/Src/main.c **** 	    //angle  = readEncoder(&motor);
 436:Core/Src/main.c **** 	    //Command_Task();
 437:Core/Src/main.c **** 	    //HAL_GPIO_WritePin(txen.gpioGroup, txen.gpioPin, 1); // setting txen high
 438:Core/Src/main.c **** 	    //HAL_UART_Transmit(&huart3, isDA, 4, 100);
 439:Core/Src/main.c **** 	    //HAL_GPIO_WritePin(txen.gpioGroup, txen.gpioPin, 0); // setting txen low
 440:Core/Src/main.c **** 	    //HAL_Delay(1);
 441:Core/Src/main.c **** 	    MOTOR_SVPWMtask(&motor);
 442:Core/Src/main.c **** 	    //MOTOR_task(&motor); // spins motor continu` ously
 443:Core/Src/main.c **** 	    //MOTOR_FOCtask(&motor);
 444:Core/Src/main.c **** 	    //readAccel();
 445:Core/Src/main.c **** 	    lastSpeedErr = speedErr;
 446:Core/Src/main.c **** 		lastDuty = motor.dutyCycle;
 447:Core/Src/main.c ****   }
 448:Core/Src/main.c ****   /* USER CODE END 3 */
 449:Core/Src/main.c **** }
 450:Core/Src/main.c **** 
 451:Core/Src/main.c **** /**
 452:Core/Src/main.c ****   * @brief System Clock Configuration
 453:Core/Src/main.c ****   * @retval None
 454:Core/Src/main.c ****   */
 455:Core/Src/main.c **** void SystemClock_Config(void)
 456:Core/Src/main.c **** {
 457:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 458:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 461:Core/Src/main.c ****   */
 462:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 465:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 466:Core/Src/main.c ****   */
 467:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 468:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 469:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 470:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 471:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 472:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 473:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 474:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 475:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 476:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 477:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 478:Core/Src/main.c ****   {
 479:Core/Src/main.c ****     Error_Handler();
 480:Core/Src/main.c ****   }
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 483:Core/Src/main.c ****   */
 484:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 485:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 486:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 487:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 10


 488:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 489:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 492:Core/Src/main.c ****   {
 493:Core/Src/main.c ****     Error_Handler();
 494:Core/Src/main.c ****   }
 495:Core/Src/main.c **** }
 496:Core/Src/main.c **** 
 497:Core/Src/main.c **** /**
 498:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 499:Core/Src/main.c ****   * @param None
 500:Core/Src/main.c ****   * @retval None
 501:Core/Src/main.c ****   */
 502:Core/Src/main.c **** static void MX_ADC1_Init(void)
 503:Core/Src/main.c **** {
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 510:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /** Common config
 517:Core/Src/main.c ****   */
 518:Core/Src/main.c ****   hadc1.Instance = ADC1;
 519:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 520:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 521:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 522:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 523:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 524:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 525:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 526:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 527:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 528:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 529:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 530:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 531:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 532:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 533:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 534:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 535:Core/Src/main.c ****   {
 536:Core/Src/main.c ****     Error_Handler();
 537:Core/Src/main.c ****   }
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   /** Configure the ADC multi-mode
 540:Core/Src/main.c ****   */
 541:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 542:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 543:Core/Src/main.c ****   {
 544:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 11


 545:Core/Src/main.c ****   }
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /** Configure Regular Channel
 548:Core/Src/main.c ****   */
 549:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 550:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 551:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 552:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 553:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 554:Core/Src/main.c ****   sConfig.Offset = 0;
 555:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 556:Core/Src/main.c ****   {
 557:Core/Src/main.c ****     Error_Handler();
 558:Core/Src/main.c ****   }
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /** Configure Regular Channel
 561:Core/Src/main.c ****   */
 562:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 563:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 564:Core/Src/main.c ****   {
 565:Core/Src/main.c ****     Error_Handler();
 566:Core/Src/main.c ****   }
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /** Configure Regular Channel
 569:Core/Src/main.c ****   */
 570:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 571:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 572:Core/Src/main.c ****   {
 573:Core/Src/main.c ****     Error_Handler();
 574:Core/Src/main.c ****   }
 575:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 576:Core/Src/main.c **** 
 577:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 578:Core/Src/main.c **** 
 579:Core/Src/main.c **** }
 580:Core/Src/main.c **** 
 581:Core/Src/main.c **** /**
 582:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 583:Core/Src/main.c ****   * @param None
 584:Core/Src/main.c ****   * @retval None
 585:Core/Src/main.c ****   */
 586:Core/Src/main.c **** static void MX_ADC2_Init(void)
 587:Core/Src/main.c **** {
 588:Core/Src/main.c **** 
 589:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 590:Core/Src/main.c **** 
 591:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 592:Core/Src/main.c **** 
 593:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 598:Core/Src/main.c **** 
 599:Core/Src/main.c ****   /** Common config
 600:Core/Src/main.c ****   */
 601:Core/Src/main.c ****   hadc2.Instance = ADC2;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 12


 602:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 603:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 604:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 605:Core/Src/main.c ****   hadc2.Init.GainCompensation = 0;
 606:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 607:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 608:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 609:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 610:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 2;
 611:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 612:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 613:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 614:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 615:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 616:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 617:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 618:Core/Src/main.c ****   {
 619:Core/Src/main.c ****     Error_Handler();
 620:Core/Src/main.c ****   }
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   /** Configure Regular Channel
 623:Core/Src/main.c ****   */
 624:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_3;
 625:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 626:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 627:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 628:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 629:Core/Src/main.c ****   sConfig.Offset = 0;
 630:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 631:Core/Src/main.c ****   {
 632:Core/Src/main.c ****     Error_Handler();
 633:Core/Src/main.c ****   }
 634:Core/Src/main.c **** 
 635:Core/Src/main.c ****   /** Configure Regular Channel
 636:Core/Src/main.c ****   */
 637:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 638:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 639:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 640:Core/Src/main.c ****   {
 641:Core/Src/main.c ****     Error_Handler();
 642:Core/Src/main.c ****   }
 643:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 646:Core/Src/main.c **** 
 647:Core/Src/main.c **** }
 648:Core/Src/main.c **** 
 649:Core/Src/main.c **** /**
 650:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 651:Core/Src/main.c ****   * @param None
 652:Core/Src/main.c ****   * @retval None
 653:Core/Src/main.c ****   */
 654:Core/Src/main.c **** static void MX_SPI1_Init(void)
 655:Core/Src/main.c **** {
 656:Core/Src/main.c **** 
 657:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 658:Core/Src/main.c **** 
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 13


 659:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 660:Core/Src/main.c **** 
 661:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 662:Core/Src/main.c **** 
 663:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 664:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 665:Core/Src/main.c ****   hspi1.Instance = SPI1;
 666:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 667:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 668:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 669:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 670:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 671:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 672:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 673:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 674:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 675:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 676:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 677:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 678:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 679:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 680:Core/Src/main.c ****   {
 681:Core/Src/main.c ****     Error_Handler();
 682:Core/Src/main.c ****   }
 683:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 686:Core/Src/main.c **** 
 687:Core/Src/main.c **** }
 688:Core/Src/main.c **** 
 689:Core/Src/main.c **** /**
 690:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 691:Core/Src/main.c ****   * @param None
 692:Core/Src/main.c ****   * @retval None
 693:Core/Src/main.c ****   */
 694:Core/Src/main.c **** static void MX_SPI2_Init(void)
 695:Core/Src/main.c **** {
 696:Core/Src/main.c **** 
 697:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 698:Core/Src/main.c **** 
 699:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 700:Core/Src/main.c **** 
 701:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 702:Core/Src/main.c **** 
 703:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 704:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 705:Core/Src/main.c ****   hspi2.Instance = SPI2;
 706:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 707:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 708:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_12BIT;
 709:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 710:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 711:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 712:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 713:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 714:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 715:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 14


 716:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 717:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 718:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 719:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 720:Core/Src/main.c ****   {
 721:Core/Src/main.c ****     Error_Handler();
 722:Core/Src/main.c ****   }
 723:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 724:Core/Src/main.c **** 
 725:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 726:Core/Src/main.c **** 
 727:Core/Src/main.c **** }
 728:Core/Src/main.c **** 
 729:Core/Src/main.c **** /**
 730:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 731:Core/Src/main.c ****   * @param None
 732:Core/Src/main.c ****   * @retval None
 733:Core/Src/main.c ****   */
 734:Core/Src/main.c **** static void MX_TIM1_Init(void)
 735:Core/Src/main.c **** {
 736:Core/Src/main.c **** 
 737:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 738:Core/Src/main.c **** 
 739:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 740:Core/Src/main.c **** 
 741:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 742:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 743:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 744:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 745:Core/Src/main.c **** 
 746:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 747:Core/Src/main.c **** 
 748:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 749:Core/Src/main.c ****   htim1.Instance = TIM1;
 750:Core/Src/main.c ****   htim1.Init.Prescaler = 6;
 751:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 752:Core/Src/main.c ****   htim1.Init.Period = 255;
 753:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 754:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 755:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 756:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 757:Core/Src/main.c ****   {
 758:Core/Src/main.c ****     Error_Handler();
 759:Core/Src/main.c ****   }
 760:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 761:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 762:Core/Src/main.c ****   {
 763:Core/Src/main.c ****     Error_Handler();
 764:Core/Src/main.c ****   }
 765:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 766:Core/Src/main.c ****   {
 767:Core/Src/main.c ****     Error_Handler();
 768:Core/Src/main.c ****   }
 769:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 770:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 771:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 772:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 15


 773:Core/Src/main.c ****   {
 774:Core/Src/main.c ****     Error_Handler();
 775:Core/Src/main.c ****   }
 776:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 777:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 778:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 779:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 780:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 781:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 782:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 783:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 784:Core/Src/main.c ****   {
 785:Core/Src/main.c ****     Error_Handler();
 786:Core/Src/main.c ****   }
 787:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 788:Core/Src/main.c ****   {
 789:Core/Src/main.c ****     Error_Handler();
 790:Core/Src/main.c ****   }
 791:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 792:Core/Src/main.c ****   {
 793:Core/Src/main.c ****     Error_Handler();
 794:Core/Src/main.c ****   }
 795:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 796:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 797:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 798:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 799:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 801:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 802:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 803:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 804:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 805:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 806:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 807:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 808:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 809:Core/Src/main.c ****   {
 810:Core/Src/main.c ****     Error_Handler();
 811:Core/Src/main.c ****   }
 812:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 813:Core/Src/main.c **** 
 814:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 815:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 816:Core/Src/main.c **** 
 817:Core/Src/main.c **** }
 818:Core/Src/main.c **** 
 819:Core/Src/main.c **** /**
 820:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 821:Core/Src/main.c ****   * @param None
 822:Core/Src/main.c ****   * @retval None
 823:Core/Src/main.c ****   */
 824:Core/Src/main.c **** static void MX_TIM2_Init(void)
 825:Core/Src/main.c **** {
 826:Core/Src/main.c **** 
 827:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 828:Core/Src/main.c **** 
 829:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 16


 830:Core/Src/main.c **** 
 831:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 832:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 833:Core/Src/main.c **** 
 834:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 835:Core/Src/main.c **** 
 836:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 837:Core/Src/main.c ****   htim2.Instance = TIM2;
 838:Core/Src/main.c ****   htim2.Init.Prescaler = 150;
 839:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 840:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 841:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 842:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 843:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 844:Core/Src/main.c ****   {
 845:Core/Src/main.c ****     Error_Handler();
 846:Core/Src/main.c ****   }
 847:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 848:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 849:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 850:Core/Src/main.c ****   {
 851:Core/Src/main.c ****     Error_Handler();
 852:Core/Src/main.c ****   }
 853:Core/Src/main.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 854:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 855:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 856:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 857:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 858:Core/Src/main.c ****   {
 859:Core/Src/main.c ****     Error_Handler();
 860:Core/Src/main.c ****   }
 861:Core/Src/main.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 862:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 863:Core/Src/main.c ****   {
 864:Core/Src/main.c ****     Error_Handler();
 865:Core/Src/main.c ****   }
 866:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 867:Core/Src/main.c ****   {
 868:Core/Src/main.c ****     Error_Handler();
 869:Core/Src/main.c ****   }
 870:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 871:Core/Src/main.c **** 
 872:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 873:Core/Src/main.c **** 
 874:Core/Src/main.c **** }
 875:Core/Src/main.c **** 
 876:Core/Src/main.c **** /**
 877:Core/Src/main.c ****   * @brief TIM8 Initialization Function
 878:Core/Src/main.c ****   * @param None
 879:Core/Src/main.c ****   * @retval None
 880:Core/Src/main.c ****   */
 881:Core/Src/main.c **** static void MX_TIM8_Init(void)
 882:Core/Src/main.c **** {
 883:Core/Src/main.c **** 
 884:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 885:Core/Src/main.c **** 
 886:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 17


 887:Core/Src/main.c **** 
 888:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 889:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 890:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 891:Core/Src/main.c **** 
 892:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 893:Core/Src/main.c **** 
 894:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
 895:Core/Src/main.c ****   htim8.Instance = TIM8;
 896:Core/Src/main.c ****   htim8.Init.Prescaler = 523;
 897:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 898:Core/Src/main.c ****   htim8.Init.Period = 254;
 899:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 900:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 901:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 902:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 903:Core/Src/main.c ****   {
 904:Core/Src/main.c ****     Error_Handler();
 905:Core/Src/main.c ****   }
 906:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 907:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 908:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 909:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 910:Core/Src/main.c ****   {
 911:Core/Src/main.c ****     Error_Handler();
 912:Core/Src/main.c ****   }
 913:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 914:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 915:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 916:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 917:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 918:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 919:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 920:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 921:Core/Src/main.c ****   {
 922:Core/Src/main.c ****     Error_Handler();
 923:Core/Src/main.c ****   }
 924:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 925:Core/Src/main.c ****   {
 926:Core/Src/main.c ****     Error_Handler();
 927:Core/Src/main.c ****   }
 928:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 929:Core/Src/main.c ****   {
 930:Core/Src/main.c ****     Error_Handler();
 931:Core/Src/main.c ****   }
 932:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 933:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 934:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 935:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 936:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 937:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 938:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 939:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 940:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 941:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 942:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 943:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 18


 944:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 945:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 946:Core/Src/main.c ****   {
 947:Core/Src/main.c ****     Error_Handler();
 948:Core/Src/main.c ****   }
 949:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 950:Core/Src/main.c **** 
 951:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
 952:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim8);
 953:Core/Src/main.c **** 
 954:Core/Src/main.c **** }
 955:Core/Src/main.c **** 
 956:Core/Src/main.c **** /**
 957:Core/Src/main.c ****   * @brief TIM17 Initialization Function
 958:Core/Src/main.c ****   * @param None
 959:Core/Src/main.c ****   * @retval None
 960:Core/Src/main.c ****   */
 961:Core/Src/main.c **** static void MX_TIM17_Init(void)
 962:Core/Src/main.c **** {
 963:Core/Src/main.c **** 
 964:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 965:Core/Src/main.c **** 
 966:Core/Src/main.c ****   /* USER CODE END TIM17_Init 0 */
 967:Core/Src/main.c **** 
 968:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 969:Core/Src/main.c **** 
 970:Core/Src/main.c ****   /* USER CODE END TIM17_Init 1 */
 971:Core/Src/main.c ****   htim17.Instance = TIM17;
 972:Core/Src/main.c ****   htim17.Init.Prescaler = 150;
 973:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 974:Core/Src/main.c ****   htim17.Init.Period = 65535;
 975:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 976:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 977:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 978:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 979:Core/Src/main.c ****   {
 980:Core/Src/main.c ****     Error_Handler();
 981:Core/Src/main.c ****   }
 982:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 983:Core/Src/main.c **** 
 984:Core/Src/main.c ****   /* USER CODE END TIM17_Init 2 */
 985:Core/Src/main.c **** 
 986:Core/Src/main.c **** }
 987:Core/Src/main.c **** 
 988:Core/Src/main.c **** /**
 989:Core/Src/main.c ****   * @brief USART3 Initialization Function
 990:Core/Src/main.c ****   * @param None
 991:Core/Src/main.c ****   * @retval None
 992:Core/Src/main.c ****   */
 993:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 994:Core/Src/main.c **** {
 995:Core/Src/main.c **** 
 996:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 997:Core/Src/main.c **** 
 998:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 999:Core/Src/main.c **** 
1000:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 19


1001:Core/Src/main.c **** 
1002:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
1003:Core/Src/main.c ****   huart3.Instance = USART3;
1004:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
1005:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
1006:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
1007:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
1008:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
1009:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1010:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
1011:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1012:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
1013:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1014:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
1015:Core/Src/main.c ****   {
1016:Core/Src/main.c ****     Error_Handler();
1017:Core/Src/main.c ****   }
1018:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
1019:Core/Src/main.c ****   {
1020:Core/Src/main.c ****     Error_Handler();
1021:Core/Src/main.c ****   }
1022:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
1023:Core/Src/main.c ****   {
1024:Core/Src/main.c ****     Error_Handler();
1025:Core/Src/main.c ****   }
1026:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
1027:Core/Src/main.c ****   {
1028:Core/Src/main.c ****     Error_Handler();
1029:Core/Src/main.c ****   }
1030:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
1031:Core/Src/main.c **** 
1032:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
1033:Core/Src/main.c **** 
1034:Core/Src/main.c **** }
1035:Core/Src/main.c **** 
1036:Core/Src/main.c **** /**
1037:Core/Src/main.c ****   * @brief GPIO Initialization Function
1038:Core/Src/main.c ****   * @param None
1039:Core/Src/main.c ****   * @retval None
1040:Core/Src/main.c ****   */
1041:Core/Src/main.c **** static void MX_GPIO_Init(void)
1042:Core/Src/main.c **** {
  28              		.loc 1 1042 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 4, -24
  36              		.cfi_offset 5, -20
  37              		.cfi_offset 6, -16
  38              		.cfi_offset 7, -12
  39              		.cfi_offset 8, -8
  40              		.cfi_offset 14, -4
  41 0004 88B0     		sub	sp, sp, #32
  42              	.LCFI1:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 20


  43              		.cfi_def_cfa_offset 56
1043:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 1043 3 view .LVU1
  45              		.loc 1 1043 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0394     		str	r4, [sp, #12]
  48 000a 0494     		str	r4, [sp, #16]
  49 000c 0594     		str	r4, [sp, #20]
  50 000e 0694     		str	r4, [sp, #24]
  51 0010 0794     		str	r4, [sp, #28]
1044:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
1045:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
1046:Core/Src/main.c **** 
1047:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
1048:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  52              		.loc 1 1048 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 1048 3 view .LVU4
  55              		.loc 1 1048 3 view .LVU5
  56 0012 3B4B     		ldr	r3, .L3
  57 0014 DA6C     		ldr	r2, [r3, #76]
  58 0016 42F00102 		orr	r2, r2, #1
  59 001a DA64     		str	r2, [r3, #76]
  60              		.loc 1 1048 3 view .LVU6
  61 001c DA6C     		ldr	r2, [r3, #76]
  62 001e 02F00102 		and	r2, r2, #1
  63 0022 0092     		str	r2, [sp]
  64              		.loc 1 1048 3 view .LVU7
  65 0024 009A     		ldr	r2, [sp]
  66              	.LBE4:
  67              		.loc 1 1048 3 view .LVU8
1049:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  68              		.loc 1 1049 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 1049 3 view .LVU10
  71              		.loc 1 1049 3 view .LVU11
  72 0026 DA6C     		ldr	r2, [r3, #76]
  73 0028 42F00202 		orr	r2, r2, #2
  74 002c DA64     		str	r2, [r3, #76]
  75              		.loc 1 1049 3 view .LVU12
  76 002e DA6C     		ldr	r2, [r3, #76]
  77 0030 02F00202 		and	r2, r2, #2
  78 0034 0192     		str	r2, [sp, #4]
  79              		.loc 1 1049 3 view .LVU13
  80 0036 019A     		ldr	r2, [sp, #4]
  81              	.LBE5:
  82              		.loc 1 1049 3 view .LVU14
1050:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  83              		.loc 1 1050 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 1050 3 view .LVU16
  86              		.loc 1 1050 3 view .LVU17
  87 0038 DA6C     		ldr	r2, [r3, #76]
  88 003a 42F00402 		orr	r2, r2, #4
  89 003e DA64     		str	r2, [r3, #76]
  90              		.loc 1 1050 3 view .LVU18
  91 0040 DB6C     		ldr	r3, [r3, #76]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 21


  92 0042 03F00403 		and	r3, r3, #4
  93 0046 0293     		str	r3, [sp, #8]
  94              		.loc 1 1050 3 view .LVU19
  95 0048 029B     		ldr	r3, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 1050 3 view .LVU20
1051:Core/Src/main.c **** 
1052:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1053:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
  98              		.loc 1 1053 3 view .LVU21
  99 004a 2E4D     		ldr	r5, .L3+4
 100 004c 2246     		mov	r2, r4
 101 004e C221     		movs	r1, #194
 102 0050 2846     		mov	r0, r5
 103 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 104              	.LVL0:
1054:Core/Src/main.c **** 
1055:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1056:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 105              		.loc 1 1056 3 view .LVU22
 106 0056 2246     		mov	r2, r4
 107 0058 4FF40061 		mov	r1, #2048
 108 005c 4FF09040 		mov	r0, #1207959552
 109 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 110              	.LVL1:
1057:Core/Src/main.c **** 
1058:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1059:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 111              		.loc 1 1059 3 view .LVU23
 112 0064 284F     		ldr	r7, .L3+8
 113 0066 2246     		mov	r2, r4
 114 0068 4FF44061 		mov	r1, #3072
 115 006c 3846     		mov	r0, r7
 116 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 117              	.LVL2:
1060:Core/Src/main.c **** 
1061:Core/Src/main.c ****   /*Configure GPIO pins : PB1 PB6 PB7 */
1062:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 118              		.loc 1 1062 3 view .LVU24
 119              		.loc 1 1062 23 is_stmt 0 view .LVU25
 120 0072 C223     		movs	r3, #194
 121 0074 0393     		str	r3, [sp, #12]
1063:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 122              		.loc 1 1063 3 is_stmt 1 view .LVU26
 123              		.loc 1 1063 24 is_stmt 0 view .LVU27
 124 0076 0126     		movs	r6, #1
 125 0078 0496     		str	r6, [sp, #16]
1064:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 126              		.loc 1 1064 3 is_stmt 1 view .LVU28
 127              		.loc 1 1064 24 is_stmt 0 view .LVU29
 128 007a 0594     		str	r4, [sp, #20]
1065:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 129              		.loc 1 1065 3 is_stmt 1 view .LVU30
 130              		.loc 1 1065 25 is_stmt 0 view .LVU31
 131 007c 0694     		str	r4, [sp, #24]
1066:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 132              		.loc 1 1066 3 is_stmt 1 view .LVU32
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 22


 133 007e 03A9     		add	r1, sp, #12
 134 0080 2846     		mov	r0, r5
 135 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL3:
1067:Core/Src/main.c **** 
1068:Core/Src/main.c ****   /*Configure GPIO pin : PB2 */
1069:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 137              		.loc 1 1069 3 view .LVU33
 138              		.loc 1 1069 23 is_stmt 0 view .LVU34
 139 0086 0423     		movs	r3, #4
 140 0088 0393     		str	r3, [sp, #12]
1070:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 141              		.loc 1 1070 3 is_stmt 1 view .LVU35
 142              		.loc 1 1070 24 is_stmt 0 view .LVU36
 143 008a 4FF48813 		mov	r3, #1114112
 144 008e 0493     		str	r3, [sp, #16]
1071:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 1071 3 is_stmt 1 view .LVU37
 146              		.loc 1 1071 24 is_stmt 0 view .LVU38
 147 0090 0594     		str	r4, [sp, #20]
1072:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 148              		.loc 1 1072 3 is_stmt 1 view .LVU39
 149 0092 03A9     		add	r1, sp, #12
 150 0094 2846     		mov	r0, r5
 151 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL4:
1073:Core/Src/main.c **** 
1074:Core/Src/main.c ****   /*Configure GPIO pin : PB12 */
1075:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 153              		.loc 1 1075 3 view .LVU40
 154              		.loc 1 1075 23 is_stmt 0 view .LVU41
 155 009a 4FF48058 		mov	r8, #4096
 156 009e CDF80C80 		str	r8, [sp, #12]
1076:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 157              		.loc 1 1076 3 is_stmt 1 view .LVU42
 158              		.loc 1 1076 24 is_stmt 0 view .LVU43
 159 00a2 0494     		str	r4, [sp, #16]
1077:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 1077 3 is_stmt 1 view .LVU44
 161              		.loc 1 1077 24 is_stmt 0 view .LVU45
 162 00a4 0594     		str	r4, [sp, #20]
1078:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 163              		.loc 1 1078 3 is_stmt 1 view .LVU46
 164 00a6 03A9     		add	r1, sp, #12
 165 00a8 2846     		mov	r0, r5
 166 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL5:
1079:Core/Src/main.c **** 
1080:Core/Src/main.c ****   /*Configure GPIO pin : PA11 */
1081:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11;
 168              		.loc 1 1081 3 view .LVU47
 169              		.loc 1 1081 23 is_stmt 0 view .LVU48
 170 00ae 4FF40063 		mov	r3, #2048
 171 00b2 0393     		str	r3, [sp, #12]
1082:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 172              		.loc 1 1082 3 is_stmt 1 view .LVU49
 173              		.loc 1 1082 24 is_stmt 0 view .LVU50
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 23


 174 00b4 0496     		str	r6, [sp, #16]
1083:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 1083 3 is_stmt 1 view .LVU51
 176              		.loc 1 1083 24 is_stmt 0 view .LVU52
 177 00b6 0594     		str	r4, [sp, #20]
1084:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 178              		.loc 1 1084 3 is_stmt 1 view .LVU53
 179              		.loc 1 1084 25 is_stmt 0 view .LVU54
 180 00b8 0694     		str	r4, [sp, #24]
1085:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 1085 3 is_stmt 1 view .LVU55
 182 00ba 03A9     		add	r1, sp, #12
 183 00bc 4FF09040 		mov	r0, #1207959552
 184 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 185              	.LVL6:
1086:Core/Src/main.c **** 
1087:Core/Src/main.c ****   /*Configure GPIO pin : PA12 */
1088:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 186              		.loc 1 1088 3 view .LVU56
 187              		.loc 1 1088 23 is_stmt 0 view .LVU57
 188 00c4 CDF80C80 		str	r8, [sp, #12]
1089:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 189              		.loc 1 1089 3 is_stmt 1 view .LVU58
 190              		.loc 1 1089 24 is_stmt 0 view .LVU59
 191 00c8 0494     		str	r4, [sp, #16]
1090:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 1090 3 is_stmt 1 view .LVU60
 193              		.loc 1 1090 24 is_stmt 0 view .LVU61
 194 00ca 0594     		str	r4, [sp, #20]
1091:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195              		.loc 1 1091 3 is_stmt 1 view .LVU62
 196 00cc 03A9     		add	r1, sp, #12
 197 00ce 4FF09040 		mov	r0, #1207959552
 198 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL7:
1092:Core/Src/main.c **** 
1093:Core/Src/main.c ****   /*Configure GPIO pins : PC10 PC11 */
1094:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 200              		.loc 1 1094 3 view .LVU63
 201              		.loc 1 1094 23 is_stmt 0 view .LVU64
 202 00d6 4FF44063 		mov	r3, #3072
 203 00da 0393     		str	r3, [sp, #12]
1095:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 204              		.loc 1 1095 3 is_stmt 1 view .LVU65
 205              		.loc 1 1095 24 is_stmt 0 view .LVU66
 206 00dc 0496     		str	r6, [sp, #16]
1096:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 1096 3 is_stmt 1 view .LVU67
 208              		.loc 1 1096 24 is_stmt 0 view .LVU68
 209 00de 0594     		str	r4, [sp, #20]
1097:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 1097 3 is_stmt 1 view .LVU69
 211              		.loc 1 1097 25 is_stmt 0 view .LVU70
 212 00e0 0694     		str	r4, [sp, #24]
1098:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 213              		.loc 1 1098 3 is_stmt 1 view .LVU71
 214 00e2 03A9     		add	r1, sp, #12
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 24


 215 00e4 3846     		mov	r0, r7
 216 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL8:
1099:Core/Src/main.c **** 
1100:Core/Src/main.c ****   /* EXTI interrupt init*/
1101:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 218              		.loc 1 1101 3 view .LVU72
 219 00ea 2246     		mov	r2, r4
 220 00ec 2146     		mov	r1, r4
 221 00ee 0820     		movs	r0, #8
 222 00f0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 223              	.LVL9:
1102:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 224              		.loc 1 1102 3 view .LVU73
 225 00f4 0820     		movs	r0, #8
 226 00f6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 227              	.LVL10:
1103:Core/Src/main.c **** 
1104:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
1105:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
1106:Core/Src/main.c **** }
 228              		.loc 1 1106 1 is_stmt 0 view .LVU74
 229 00fa 08B0     		add	sp, sp, #32
 230              	.LCFI2:
 231              		.cfi_def_cfa_offset 24
 232              		@ sp needed
 233 00fc BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 234              	.L4:
 235              		.align	2
 236              	.L3:
 237 0100 00100240 		.word	1073876992
 238 0104 00040048 		.word	1207960576
 239 0108 00080048 		.word	1207961600
 240              		.cfi_endproc
 241              	.LFE347:
 243              		.section	.text.readAccel,"ax",%progbits
 244              		.align	1
 245              		.global	readAccel
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 249              		.fpu fpv4-sp-d16
 251              	readAccel:
 252              	.LFB330:
 149:Core/Src/main.c **** 	int buffer[8];
 253              		.loc 1 149 21 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 64
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257 0000 10B5     		push	{r4, lr}
 258              	.LCFI3:
 259              		.cfi_def_cfa_offset 8
 260              		.cfi_offset 4, -8
 261              		.cfi_offset 14, -4
 262 0002 90B0     		sub	sp, sp, #64
 263              	.LCFI4:
 264              		.cfi_def_cfa_offset 72
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 25


 150:Core/Src/main.c **** 	int rxBuffer[8];
 265              		.loc 1 150 2 view .LVU76
 151:Core/Src/main.c **** 	buffer[0] = 1; // read mode
 266              		.loc 1 151 2 view .LVU77
 152:Core/Src/main.c **** 	HAL_GPIO_WritePin(imuCS.gpioGroup, imuCS.gpioPin, 0); // setting CS LOW
 267              		.loc 1 152 2 view .LVU78
 152:Core/Src/main.c **** 	HAL_GPIO_WritePin(imuCS.gpioGroup, imuCS.gpioPin, 0); // setting CS LOW
 268              		.loc 1 152 12 is_stmt 0 view .LVU79
 269 0004 0124     		movs	r4, #1
 270 0006 0894     		str	r4, [sp, #32]
 153:Core/Src/main.c **** 	for(int i = 1; i < 8; i++){
 271              		.loc 1 153 2 is_stmt 1 view .LVU80
 272 0008 144B     		ldr	r3, .L9
 273 000a 0022     		movs	r2, #0
 274 000c 9988     		ldrh	r1, [r3, #4]
 275 000e 1868     		ldr	r0, [r3]
 276 0010 FFF7FEFF 		bl	HAL_GPIO_WritePin
 277              	.LVL11:
 154:Core/Src/main.c **** 		buffer[i] = address[i-1];
 278              		.loc 1 154 2 view .LVU81
 279              	.LBB7:
 154:Core/Src/main.c **** 		buffer[i] = address[i-1];
 280              		.loc 1 154 6 view .LVU82
 154:Core/Src/main.c **** 		buffer[i] = address[i-1];
 281              		.loc 1 154 10 is_stmt 0 view .LVU83
 282 0014 2346     		mov	r3, r4
 154:Core/Src/main.c **** 		buffer[i] = address[i-1];
 283              		.loc 1 154 2 view .LVU84
 284 0016 09E0     		b	.L6
 285              	.LVL12:
 286              	.L7:
 155:Core/Src/main.c **** 	}
 287              		.loc 1 155 3 is_stmt 1 discriminator 3 view .LVU85
 155:Core/Src/main.c **** 	}
 288              		.loc 1 155 24 is_stmt 0 discriminator 3 view .LVU86
 289 0018 591E     		subs	r1, r3, #1
 155:Core/Src/main.c **** 	}
 290              		.loc 1 155 22 discriminator 3 view .LVU87
 291 001a 114A     		ldr	r2, .L9+4
 292 001c 52F82110 		ldr	r1, [r2, r1, lsl #2]
 155:Core/Src/main.c **** 	}
 293              		.loc 1 155 13 discriminator 3 view .LVU88
 294 0020 10AA     		add	r2, sp, #64
 295 0022 02EB8302 		add	r2, r2, r3, lsl #2
 296 0026 42F8201C 		str	r1, [r2, #-32]
 154:Core/Src/main.c **** 		buffer[i] = address[i-1];
 297              		.loc 1 154 24 is_stmt 1 discriminator 3 view .LVU89
 154:Core/Src/main.c **** 		buffer[i] = address[i-1];
 298              		.loc 1 154 25 is_stmt 0 discriminator 3 view .LVU90
 299 002a 0133     		adds	r3, r3, #1
 300              	.LVL13:
 301              	.L6:
 154:Core/Src/main.c **** 		buffer[i] = address[i-1];
 302              		.loc 1 154 17 is_stmt 1 discriminator 1 view .LVU91
 154:Core/Src/main.c **** 		buffer[i] = address[i-1];
 303              		.loc 1 154 2 is_stmt 0 discriminator 1 view .LVU92
 304 002c 072B     		cmp	r3, #7
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 26


 305 002e F3DD     		ble	.L7
 306              	.LBE7:
 157:Core/Src/main.c **** 	HAL_SPI_Receive(&hspi1, rxBuffer, 1, 100);
 307              		.loc 1 157 2 is_stmt 1 view .LVU93
 308 0030 0C4C     		ldr	r4, .L9+8
 309 0032 6423     		movs	r3, #100
 310              	.LVL14:
 157:Core/Src/main.c **** 	HAL_SPI_Receive(&hspi1, rxBuffer, 1, 100);
 311              		.loc 1 157 2 is_stmt 0 view .LVU94
 312 0034 0122     		movs	r2, #1
 313 0036 08A9     		add	r1, sp, #32
 314 0038 2046     		mov	r0, r4
 315 003a FFF7FEFF 		bl	HAL_SPI_Transmit
 316              	.LVL15:
 158:Core/Src/main.c **** 	HAL_GPIO_WritePin(imuCS.gpioGroup, imuCS.gpioPin, 1);// setting CS HIGH
 317              		.loc 1 158 2 is_stmt 1 view .LVU95
 318 003e 6423     		movs	r3, #100
 319 0040 0122     		movs	r2, #1
 320 0042 6946     		mov	r1, sp
 321 0044 2046     		mov	r0, r4
 322 0046 FFF7FEFF 		bl	HAL_SPI_Receive
 323              	.LVL16:
 159:Core/Src/main.c **** }
 324              		.loc 1 159 2 view .LVU96
 325 004a 044B     		ldr	r3, .L9
 326 004c 0122     		movs	r2, #1
 327 004e 9988     		ldrh	r1, [r3, #4]
 328 0050 1868     		ldr	r0, [r3]
 329 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 330              	.LVL17:
 160:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 331              		.loc 1 160 1 is_stmt 0 view .LVU97
 332 0056 10B0     		add	sp, sp, #64
 333              	.LCFI5:
 334              		.cfi_def_cfa_offset 8
 335              		@ sp needed
 336 0058 10BD     		pop	{r4, pc}
 337              	.L10:
 338 005a 00BF     		.align	2
 339              	.L9:
 340 005c 00000000 		.word	.LANCHOR0
 341 0060 00000000 		.word	.LANCHOR1
 342 0064 00000000 		.word	.LANCHOR2
 343              		.cfi_endproc
 344              	.LFE330:
 346              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 347              		.align	1
 348              		.global	HAL_ADC_ConvCpltCallback
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 352              		.fpu fpv4-sp-d16
 354              	HAL_ADC_ConvCpltCallback:
 355              	.LVL18:
 356              	.LFB331:
 161:Core/Src/main.c ****   _adcHandler(&motor);
 357              		.loc 1 161 55 is_stmt 1 view -0
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 27


 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 161:Core/Src/main.c ****   _adcHandler(&motor);
 361              		.loc 1 161 55 is_stmt 0 view .LVU99
 362 0000 08B5     		push	{r3, lr}
 363              	.LCFI6:
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 3, -8
 366              		.cfi_offset 14, -4
 162:Core/Src/main.c ****   //start again
 367              		.loc 1 162 3 is_stmt 1 view .LVU100
 368 0002 0248     		ldr	r0, .L13
 369              	.LVL19:
 162:Core/Src/main.c ****   //start again
 370              		.loc 1 162 3 is_stmt 0 view .LVU101
 371 0004 FFF7FEFF 		bl	_adcHandler
 372              	.LVL20:
 165:Core/Src/main.c **** }
 373              		.loc 1 165 3 is_stmt 1 view .LVU102
 166:Core/Src/main.c **** void goTo(int steps){
 374              		.loc 1 166 1 is_stmt 0 view .LVU103
 375 0008 08BD     		pop	{r3, pc}
 376              	.L14:
 377 000a 00BF     		.align	2
 378              	.L13:
 379 000c 00000000 		.word	.LANCHOR3
 380              		.cfi_endproc
 381              	.LFE331:
 383              		.global	__aeabi_i2d
 384              		.global	__aeabi_ddiv
 385              		.global	__aeabi_f2d
 386              		.global	__aeabi_dsub
 387              		.global	__aeabi_d2f
 388              		.section	.text.goTo,"ax",%progbits
 389              		.align	1
 390              		.global	goTo
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 394              		.fpu fpv4-sp-d16
 396              	goTo:
 397              	.LVL21:
 398              	.LFB332:
 167:Core/Src/main.c **** 	int timeSteps;
 399              		.loc 1 167 21 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 167:Core/Src/main.c **** 	int timeSteps;
 403              		.loc 1 167 21 is_stmt 0 view .LVU105
 404 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 405              	.LCFI7:
 406              		.cfi_def_cfa_offset 32
 407              		.cfi_offset 3, -32
 408              		.cfi_offset 4, -28
 409              		.cfi_offset 5, -24
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 28


 410              		.cfi_offset 6, -20
 411              		.cfi_offset 7, -16
 412              		.cfi_offset 8, -12
 413              		.cfi_offset 9, -8
 414              		.cfi_offset 14, -4
 415 0004 8146     		mov	r9, r0
 168:Core/Src/main.c **** 	int lastStep;
 416              		.loc 1 168 2 is_stmt 1 view .LVU106
 169:Core/Src/main.c **** 	motor.hallCount = 0;
 417              		.loc 1 169 2 view .LVU107
 170:Core/Src/main.c **** 	HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1);
 418              		.loc 1 170 2 view .LVU108
 170:Core/Src/main.c **** 	HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1);
 419              		.loc 1 170 18 is_stmt 0 view .LVU109
 420 0006 2A4B     		ldr	r3, .L23+8
 421 0008 0022     		movs	r2, #0
 422 000a 9A67     		str	r2, [r3, #120]
 171:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim17);
 423              		.loc 1 171 2 is_stmt 1 view .LVU110
 424 000c 294B     		ldr	r3, .L23+12
 425 000e 0122     		movs	r2, #1
 426 0010 9988     		ldrh	r1, [r3, #4]
 427 0012 1868     		ldr	r0, [r3]
 428              	.LVL22:
 171:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim17);
 429              		.loc 1 171 2 is_stmt 0 view .LVU111
 430 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 431              	.LVL23:
 172:Core/Src/main.c **** 	while(motor.hallCount < steps){
 432              		.loc 1 172 2 is_stmt 1 view .LVU112
 433 0018 2748     		ldr	r0, .L23+16
 434 001a FFF7FEFF 		bl	HAL_TIM_Base_Start
 435              	.LVL24:
 173:Core/Src/main.c **** 		readHalls(&motor);
 436              		.loc 1 173 2 view .LVU113
 173:Core/Src/main.c **** 		readHalls(&motor);
 437              		.loc 1 173 7 is_stmt 0 view .LVU114
 438 001e 00E0     		b	.L16
 439              	.LVL25:
 440              	.L17:
 167:Core/Src/main.c **** 	int timeSteps;
 441              		.loc 1 167 21 view .LVU115
 442 0020 A846     		mov	r8, r5
 443              	.LVL26:
 444              	.L16:
 173:Core/Src/main.c **** 		readHalls(&motor);
 445              		.loc 1 173 7 is_stmt 1 view .LVU116
 173:Core/Src/main.c **** 		readHalls(&motor);
 446              		.loc 1 173 13 is_stmt 0 view .LVU117
 447 0022 234B     		ldr	r3, .L23+8
 448 0024 9B6F     		ldr	r3, [r3, #120]
 173:Core/Src/main.c **** 		readHalls(&motor);
 449              		.loc 1 173 7 view .LVU118
 450 0026 4B45     		cmp	r3, r9
 451 0028 31DA     		bge	.L22
 174:Core/Src/main.c **** 		timeSteps = __HAL_TIM_GET_COUNTER(&htim17);
 452              		.loc 1 174 3 is_stmt 1 view .LVU119
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 29


 453 002a 214C     		ldr	r4, .L23+8
 454 002c 2046     		mov	r0, r4
 455 002e FFF7FEFF 		bl	readHalls
 456              	.LVL27:
 175:Core/Src/main.c **** 		MOTOR_SVPWMtask(&motor);
 457              		.loc 1 175 3 view .LVU120
 175:Core/Src/main.c **** 		MOTOR_SVPWMtask(&motor);
 458              		.loc 1 175 15 is_stmt 0 view .LVU121
 459 0032 214B     		ldr	r3, .L23+16
 460 0034 1B68     		ldr	r3, [r3]
 461 0036 5D6A     		ldr	r5, [r3, #36]
 462              	.LVL28:
 176:Core/Src/main.c **** 		motor.speed =(double) (motor.hallCount)/(timeSteps - lastStep);
 463              		.loc 1 176 3 is_stmt 1 view .LVU122
 464 0038 2046     		mov	r0, r4
 465 003a FFF7FEFF 		bl	MOTOR_SVPWMtask
 466              	.LVL29:
 177:Core/Src/main.c **** 		lastStep = timeSteps;
 467              		.loc 1 177 3 view .LVU123
 177:Core/Src/main.c **** 		lastStep = timeSteps;
 468              		.loc 1 177 16 is_stmt 0 view .LVU124
 469 003e A06F     		ldr	r0, [r4, #120]
 470 0040 FFF7FEFF 		bl	__aeabi_i2d
 471              	.LVL30:
 472 0044 0646     		mov	r6, r0
 473 0046 0F46     		mov	r7, r1
 177:Core/Src/main.c **** 		lastStep = timeSteps;
 474              		.loc 1 177 42 view .LVU125
 475 0048 A5EB0800 		sub	r0, r5, r8
 476 004c FFF7FEFF 		bl	__aeabi_i2d
 477              	.LVL31:
 478 0050 0246     		mov	r2, r0
 479 0052 0B46     		mov	r3, r1
 480 0054 3046     		mov	r0, r6
 481 0056 3946     		mov	r1, r7
 482 0058 FFF7FEFF 		bl	__aeabi_ddiv
 483              	.LVL32:
 177:Core/Src/main.c **** 		lastStep = timeSteps;
 484              		.loc 1 177 15 view .LVU126
 485 005c C4E91601 		strd	r0, [r4, #88]
 178:Core/Src/main.c **** 		if(motor.hallspeed > 20.0f){
 486              		.loc 1 178 3 is_stmt 1 view .LVU127
 487              	.LVL33:
 179:Core/Src/main.c **** 			motor.dutyCycle -= 0.0001;
 488              		.loc 1 179 3 view .LVU128
 179:Core/Src/main.c **** 			motor.dutyCycle -= 0.0001;
 489              		.loc 1 179 11 is_stmt 0 view .LVU129
 490 0060 94ED247A 		vldr.32	s14, [r4, #144]
 179:Core/Src/main.c **** 			motor.dutyCycle -= 0.0001;
 491              		.loc 1 179 5 view .LVU130
 492 0064 F3EE047A 		vmov.f32	s15, #2.0e+1
 493 0068 B4EEE77A 		vcmpe.f32	s14, s15
 494 006c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 495 0070 D6DD     		ble	.L17
 180:Core/Src/main.c **** 		}
 496              		.loc 1 180 4 is_stmt 1 view .LVU131
 180:Core/Src/main.c **** 		}
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 30


 497              		.loc 1 180 20 is_stmt 0 view .LVU132
 498 0072 D4F88800 		ldr	r0, [r4, #136]	@ float
 499 0076 FFF7FEFF 		bl	__aeabi_f2d
 500              	.LVL34:
 501 007a 0BA3     		adr	r3, .L23
 502 007c D3E90023 		ldrd	r2, [r3]
 503 0080 FFF7FEFF 		bl	__aeabi_dsub
 504              	.LVL35:
 505 0084 FFF7FEFF 		bl	__aeabi_d2f
 506              	.LVL36:
 507 0088 C4F88800 		str	r0, [r4, #136]	@ float
 508 008c C8E7     		b	.L17
 509              	.LVL37:
 510              	.L22:
 183:Core/Src/main.c **** 	HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 0);
 511              		.loc 1 183 2 is_stmt 1 view .LVU133
 512 008e 0A48     		ldr	r0, .L23+16
 513 0090 FFF7FEFF 		bl	HAL_TIM_Base_Stop
 514              	.LVL38:
 184:Core/Src/main.c **** }
 515              		.loc 1 184 2 view .LVU134
 516 0094 074B     		ldr	r3, .L23+12
 517 0096 0022     		movs	r2, #0
 518 0098 9988     		ldrh	r1, [r3, #4]
 519 009a 1868     		ldr	r0, [r3]
 520 009c FFF7FEFF 		bl	HAL_GPIO_WritePin
 521              	.LVL39:
 185:Core/Src/main.c **** void RGB_Init(void){
 522              		.loc 1 185 1 is_stmt 0 view .LVU135
 523 00a0 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 524              	.LVL40:
 525              	.L24:
 185:Core/Src/main.c **** void RGB_Init(void){
 526              		.loc 1 185 1 view .LVU136
 527 00a4 AFF30080 		.align	3
 528              	.L23:
 529 00a8 2D431CEB 		.word	-350469331
 530 00ac E2361A3F 		.word	1058682594
 531 00b0 00000000 		.word	.LANCHOR3
 532 00b4 00000000 		.word	.LANCHOR4
 533 00b8 00000000 		.word	.LANCHOR5
 534              		.cfi_endproc
 535              	.LFE332:
 537              		.section	.text.RGB_Init,"ax",%progbits
 538              		.align	1
 539              		.global	RGB_Init
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 543              		.fpu fpv4-sp-d16
 545              	RGB_Init:
 546              	.LFB333:
 186:Core/Src/main.c ****   // initiate all pins for RGB LED
 547              		.loc 1 186 20 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 31


 551 0000 10B5     		push	{r4, lr}
 552              	.LCFI8:
 553              		.cfi_def_cfa_offset 8
 554              		.cfi_offset 4, -8
 555              		.cfi_offset 14, -4
 188:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 556              		.loc 1 188 3 view .LVU138
 557 0002 074C     		ldr	r4, .L27
 558 0004 0021     		movs	r1, #0
 559 0006 2046     		mov	r0, r4
 560 0008 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 561              	.LVL41:
 189:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 562              		.loc 1 189 3 view .LVU139
 563 000c 0421     		movs	r1, #4
 564 000e 2046     		mov	r0, r4
 565 0010 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 566              	.LVL42:
 190:Core/Src/main.c **** }
 567              		.loc 1 190 3 view .LVU140
 568 0014 0821     		movs	r1, #8
 569 0016 2046     		mov	r0, r4
 570 0018 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 571              	.LVL43:
 191:Core/Src/main.c **** 
 572              		.loc 1 191 1 is_stmt 0 view .LVU141
 573 001c 10BD     		pop	{r4, pc}
 574              	.L28:
 575 001e 00BF     		.align	2
 576              	.L27:
 577 0020 00000000 		.word	.LANCHOR6
 578              		.cfi_endproc
 579              	.LFE333:
 581              		.global	__aeabi_dmul
 582              		.section	.text.HAL_TIM_IC_CaptureCallback,"ax",%progbits
 583              		.align	1
 584              		.global	HAL_TIM_IC_CaptureCallback
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 588              		.fpu fpv4-sp-d16
 590              	HAL_TIM_IC_CaptureCallback:
 591              	.LVL44:
 592              	.LFB334:
 194:Core/Src/main.c **** 	if (HAL_TIM_GetActiveChannel(htim) == HAL_TIM_ACTIVE_CHANNEL_1)
 593              		.loc 1 194 1 is_stmt 1 view -0
 594              		.cfi_startproc
 595              		@ args = 0, pretend = 0, frame = 0
 596              		@ frame_needed = 0, uses_anonymous_args = 0
 194:Core/Src/main.c **** 	if (HAL_TIM_GetActiveChannel(htim) == HAL_TIM_ACTIVE_CHANNEL_1)
 597              		.loc 1 194 1 is_stmt 0 view .LVU143
 598 0000 38B5     		push	{r3, r4, r5, lr}
 599              	.LCFI9:
 600              		.cfi_def_cfa_offset 16
 601              		.cfi_offset 3, -16
 602              		.cfi_offset 4, -12
 603              		.cfi_offset 5, -8
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 32


 604              		.cfi_offset 14, -4
 605 0002 0446     		mov	r4, r0
 195:Core/Src/main.c **** 	{
 606              		.loc 1 195 2 is_stmt 1 view .LVU144
 195:Core/Src/main.c **** 	{
 607              		.loc 1 195 6 is_stmt 0 view .LVU145
 608 0004 FFF7FEFF 		bl	HAL_TIM_GetActiveChannel
 609              	.LVL45:
 195:Core/Src/main.c **** 	{
 610              		.loc 1 195 5 view .LVU146
 611 0008 0128     		cmp	r0, #1
 612 000a 26D0     		beq	.L37
 613              	.L30:
 221:Core/Src/main.c **** 		{
 614              		.loc 1 221 2 is_stmt 1 view .LVU147
 221:Core/Src/main.c **** 		{
 615              		.loc 1 221 6 is_stmt 0 view .LVU148
 616 000c 2046     		mov	r0, r4
 617 000e FFF7FEFF 		bl	HAL_TIM_GetActiveChannel
 618              	.LVL46:
 221:Core/Src/main.c **** 		{
 619              		.loc 1 221 5 view .LVU149
 620 0012 0228     		cmp	r0, #2
 621 0014 5BD0     		beq	.L38
 622              	.L34:
 225:Core/Src/main.c **** 		{
 623              		.loc 1 225 2 is_stmt 1 view .LVU150
 225:Core/Src/main.c **** 		{
 624              		.loc 1 225 6 is_stmt 0 view .LVU151
 625 0016 2046     		mov	r0, r4
 626 0018 FFF7FEFF 		bl	HAL_TIM_GetActiveChannel
 627              	.LVL47:
 225:Core/Src/main.c **** 		{
 628              		.loc 1 225 5 view .LVU152
 629 001c 0828     		cmp	r0, #8
 630 001e 5BD0     		beq	.L39
 631              	.L35:
 229:Core/Src/main.c **** 	HAL_TIM_Base_Stop(&htim17);
 632              		.loc 1 229 2 is_stmt 1 view .LVU153
 230:Core/Src/main.c **** 	timeSteps = __HAL_TIM_GET_COUNTER(&htim17);
 633              		.loc 1 230 2 view .LVU154
 634 0020 354C     		ldr	r4, .L40+16
 635              	.LVL48:
 230:Core/Src/main.c **** 	timeSteps = __HAL_TIM_GET_COUNTER(&htim17);
 636              		.loc 1 230 2 is_stmt 0 view .LVU155
 637 0022 2046     		mov	r0, r4
 638 0024 FFF7FEFF 		bl	HAL_TIM_Base_Stop
 639              	.LVL49:
 231:Core/Src/main.c **** 	float refClock = TIMCLOCK/(PRESCALAR);
 640              		.loc 1 231 2 is_stmt 1 view .LVU156
 231:Core/Src/main.c **** 	float refClock = TIMCLOCK/(PRESCALAR);
 641              		.loc 1 231 14 is_stmt 0 view .LVU157
 642 0028 2568     		ldr	r5, [r4]
 643 002a 686A     		ldr	r0, [r5, #36]
 644              	.LVL50:
 232:Core/Src/main.c **** 	motor.speed = (60.0f * 3.14159 / 180.0f )*((double)refClock/timeSteps);
 645              		.loc 1 232 2 is_stmt 1 view .LVU158
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 33


 233:Core/Src/main.c **** 	htim17.Instance->CNT = 0;
 646              		.loc 1 233 2 view .LVU159
 233:Core/Src/main.c **** 	htim17.Instance->CNT = 0;
 647              		.loc 1 233 61 is_stmt 0 view .LVU160
 648 002c FFF7FEFF 		bl	__aeabi_i2d
 649              	.LVL51:
 233:Core/Src/main.c **** 	htim17.Instance->CNT = 0;
 650              		.loc 1 233 61 view .LVU161
 651 0030 0246     		mov	r2, r0
 652 0032 0B46     		mov	r3, r1
 653 0034 2CA1     		adr	r1, .L40
 654 0036 D1E90001 		ldrd	r0, [r1]
 655 003a FFF7FEFF 		bl	__aeabi_ddiv
 656              	.LVL52:
 233:Core/Src/main.c **** 	htim17.Instance->CNT = 0;
 657              		.loc 1 233 43 view .LVU162
 658 003e 2CA3     		adr	r3, .L40+8
 659 0040 D3E90023 		ldrd	r2, [r3]
 660 0044 FFF7FEFF 		bl	__aeabi_dmul
 661              	.LVL53:
 233:Core/Src/main.c **** 	htim17.Instance->CNT = 0;
 662              		.loc 1 233 14 view .LVU163
 663 0048 2C4B     		ldr	r3, .L40+20
 664 004a C3E91601 		strd	r0, [r3, #88]
 234:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim17);
 665              		.loc 1 234 2 is_stmt 1 view .LVU164
 234:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim17);
 666              		.loc 1 234 23 is_stmt 0 view .LVU165
 667 004e 0023     		movs	r3, #0
 668 0050 6B62     		str	r3, [r5, #36]
 235:Core/Src/main.c **** /**
 669              		.loc 1 235 2 is_stmt 1 view .LVU166
 670 0052 2046     		mov	r0, r4
 671 0054 FFF7FEFF 		bl	HAL_TIM_Base_Start
 672              	.LVL54:
 289:Core/Src/main.c **** }
 673              		.loc 1 289 2 view .LVU167
 290:Core/Src/main.c **** void RGB_setIntensity(uint8_t red, uint8_t green, uint8_t blue){
 674              		.loc 1 290 1 is_stmt 0 view .LVU168
 675 0058 38BD     		pop	{r3, r4, r5, pc}
 676              	.LVL55:
 677              	.L37:
 197:Core/Src/main.c **** 		if (isFirstCap1==0) // if the first rising edge is not captured
 678              		.loc 1 197 3 is_stmt 1 view .LVU169
 197:Core/Src/main.c **** 		if (isFirstCap1==0) // if the first rising edge is not captured
 679              		.loc 1 197 8 is_stmt 0 view .LVU170
 680 005a 284A     		ldr	r2, .L40+20
 681 005c 936F     		ldr	r3, [r2, #120]
 197:Core/Src/main.c **** 		if (isFirstCap1==0) // if the first rising edge is not captured
 682              		.loc 1 197 18 view .LVU171
 683 005e 0133     		adds	r3, r3, #1
 684 0060 9367     		str	r3, [r2, #120]
 198:Core/Src/main.c **** 			{
 685              		.loc 1 198 3 is_stmt 1 view .LVU172
 198:Core/Src/main.c **** 			{
 686              		.loc 1 198 18 is_stmt 0 view .LVU173
 687 0062 274B     		ldr	r3, .L40+24
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 34


 688 0064 1B68     		ldr	r3, [r3]
 198:Core/Src/main.c **** 			{
 689              		.loc 1 198 6 view .LVU174
 690 0066 4BB9     		cbnz	r3, .L31
 200:Core/Src/main.c **** 			isFirstCap1 = 1;  // set the first captured as true
 691              		.loc 1 200 4 is_stmt 1 view .LVU175
 200:Core/Src/main.c **** 			isFirstCap1 = 1;  // set the first captured as true
 692              		.loc 1 200 15 is_stmt 0 view .LVU176
 693 0068 0021     		movs	r1, #0
 694 006a 2046     		mov	r0, r4
 695 006c FFF7FEFF 		bl	HAL_TIM_ReadCapturedValue
 696              	.LVL56:
 200:Core/Src/main.c **** 			isFirstCap1 = 1;  // set the first captured as true
 697              		.loc 1 200 13 view .LVU177
 698 0070 244B     		ldr	r3, .L40+28
 699 0072 1860     		str	r0, [r3]
 201:Core/Src/main.c **** 			}
 700              		.loc 1 201 4 is_stmt 1 view .LVU178
 201:Core/Src/main.c **** 			}
 701              		.loc 1 201 16 is_stmt 0 view .LVU179
 702 0074 224B     		ldr	r3, .L40+24
 703 0076 0122     		movs	r2, #1
 704 0078 1A60     		str	r2, [r3]
 705 007a C7E7     		b	.L30
 706              	.L31:
 707              	.LBB8:
 205:Core/Src/main.c **** 			if (tim1Val2 > tim1Val1)
 708              		.loc 1 205 4 is_stmt 1 view .LVU180
 205:Core/Src/main.c **** 			if (tim1Val2 > tim1Val1)
 709              		.loc 1 205 15 is_stmt 0 view .LVU181
 710 007c 0021     		movs	r1, #0
 711 007e 2046     		mov	r0, r4
 712 0080 FFF7FEFF 		bl	HAL_TIM_ReadCapturedValue
 713              	.LVL57:
 205:Core/Src/main.c **** 			if (tim1Val2 > tim1Val1)
 714              		.loc 1 205 13 view .LVU182
 715 0084 204B     		ldr	r3, .L40+32
 716 0086 1860     		str	r0, [r3]
 206:Core/Src/main.c **** 			{
 717              		.loc 1 206 4 is_stmt 1 view .LVU183
 206:Core/Src/main.c **** 			{
 718              		.loc 1 206 17 is_stmt 0 view .LVU184
 719 0088 1E4B     		ldr	r3, .L40+28
 720 008a 1B68     		ldr	r3, [r3]
 206:Core/Src/main.c **** 			{
 721              		.loc 1 206 7 view .LVU185
 722 008c 9842     		cmp	r0, r3
 723 008e 17D9     		bls	.L32
 208:Core/Src/main.c **** 			}
 724              		.loc 1 208 5 is_stmt 1 view .LVU186
 208:Core/Src/main.c **** 			}
 725              		.loc 1 208 27 is_stmt 0 view .LVU187
 726 0090 C01A     		subs	r0, r0, r3
 208:Core/Src/main.c **** 			}
 727              		.loc 1 208 17 view .LVU188
 728 0092 1E4B     		ldr	r3, .L40+36
 729 0094 1860     		str	r0, [r3]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 35


 730              	.L33:
 214:Core/Src/main.c **** 			frequency1 = refClock/Difference1;
 731              		.loc 1 214 4 is_stmt 1 view .LVU189
 732              	.LVL58:
 215:Core/Src/main.c **** 			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 733              		.loc 1 215 4 view .LVU190
 215:Core/Src/main.c **** 			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 734              		.loc 1 215 25 is_stmt 0 view .LVU191
 735 0096 1D4B     		ldr	r3, .L40+36
 736 0098 D3ED007A 		vldr.32	s15, [r3]	@ int
 737 009c F8EE677A 		vcvt.f32.u32	s15, s15
 738 00a0 DFED1B6A 		vldr.32	s13, .L40+40
 739 00a4 86EEA77A 		vdiv.f32	s14, s13, s15
 215:Core/Src/main.c **** 			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 740              		.loc 1 215 15 view .LVU192
 741 00a8 1A4B     		ldr	r3, .L40+44
 742 00aa 83ED007A 		vstr.32	s14, [r3]
 216:Core/Src/main.c **** 			isFirstCap1 = 0; // set it back to false
 743              		.loc 1 216 4 is_stmt 1 view .LVU193
 744 00ae 2268     		ldr	r2, [r4]
 745 00b0 0023     		movs	r3, #0
 746 00b2 5362     		str	r3, [r2, #36]
 217:Core/Src/main.c **** 			motor.hallspeed = (frequency1);
 747              		.loc 1 217 4 view .LVU194
 217:Core/Src/main.c **** 			motor.hallspeed = (frequency1);
 748              		.loc 1 217 16 is_stmt 0 view .LVU195
 749 00b4 124A     		ldr	r2, .L40+24
 750 00b6 1360     		str	r3, [r2]
 218:Core/Src/main.c **** 		}
 751              		.loc 1 218 4 is_stmt 1 view .LVU196
 218:Core/Src/main.c **** 		}
 752              		.loc 1 218 20 is_stmt 0 view .LVU197
 753 00b8 104B     		ldr	r3, .L40+20
 754 00ba 83ED247A 		vstr.32	s14, [r3, #144]
 755 00be A5E7     		b	.L30
 756              	.LVL59:
 757              	.L32:
 210:Core/Src/main.c **** 				{
 758              		.loc 1 210 9 is_stmt 1 view .LVU198
 210:Core/Src/main.c **** 				{
 759              		.loc 1 210 12 is_stmt 0 view .LVU199
 760 00c0 9842     		cmp	r0, r3
 761 00c2 E8D2     		bcs	.L33
 212:Core/Src/main.c **** 				}
 762              		.loc 1 212 6 is_stmt 1 view .LVU200
 212:Core/Src/main.c **** 				}
 763              		.loc 1 212 44 is_stmt 0 view .LVU201
 764 00c4 C01A     		subs	r0, r0, r3
 765 00c6 0138     		subs	r0, r0, #1
 212:Core/Src/main.c **** 				}
 766              		.loc 1 212 18 view .LVU202
 767 00c8 104B     		ldr	r3, .L40+36
 768 00ca 1860     		str	r0, [r3]
 769 00cc E3E7     		b	.L33
 770              	.L38:
 212:Core/Src/main.c **** 				}
 771              		.loc 1 212 18 view .LVU203
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 36


 772              	.LBE8:
 223:Core/Src/main.c **** 		}
 773              		.loc 1 223 4 is_stmt 1 view .LVU204
 223:Core/Src/main.c **** 		}
 774              		.loc 1 223 9 is_stmt 0 view .LVU205
 775 00ce 0B4A     		ldr	r2, .L40+20
 776 00d0 936F     		ldr	r3, [r2, #120]
 223:Core/Src/main.c **** 		}
 777              		.loc 1 223 19 view .LVU206
 778 00d2 0133     		adds	r3, r3, #1
 779 00d4 9367     		str	r3, [r2, #120]
 780 00d6 9EE7     		b	.L34
 781              	.L39:
 227:Core/Src/main.c **** 		}
 782              		.loc 1 227 4 is_stmt 1 view .LVU207
 227:Core/Src/main.c **** 		}
 783              		.loc 1 227 9 is_stmt 0 view .LVU208
 784 00d8 084A     		ldr	r2, .L40+20
 785 00da 936F     		ldr	r3, [r2, #120]
 227:Core/Src/main.c **** 		}
 786              		.loc 1 227 19 view .LVU209
 787 00dc 0133     		adds	r3, r3, #1
 788 00de 9367     		str	r3, [r2, #120]
 789 00e0 9EE7     		b	.L35
 790              	.L41:
 791 00e2 00BFAFF3 		.align	3
 791      0080
 792              	.L40:
 793 00e8 00000000 		.word	0
 794 00ec 80842E41 		.word	1093567616
 795 00f0 4904BD4A 		.word	1253901385
 796 00f4 51C1F03F 		.word	1072742737
 797 00f8 00000000 		.word	.LANCHOR5
 798 00fc 00000000 		.word	.LANCHOR3
 799 0100 00000000 		.word	.LANCHOR7
 800 0104 00000000 		.word	.LANCHOR8
 801 0108 00000000 		.word	.LANCHOR9
 802 010c 00000000 		.word	.LANCHOR10
 803 0110 00247449 		.word	1232348160
 804 0114 00000000 		.word	.LANCHOR11
 805              		.cfi_endproc
 806              	.LFE334:
 808              		.section	.text.RGB_setIntensity,"ax",%progbits
 809              		.align	1
 810              		.global	RGB_setIntensity
 811              		.syntax unified
 812              		.thumb
 813              		.thumb_func
 814              		.fpu fpv4-sp-d16
 816              	RGB_setIntensity:
 817              	.LVL60:
 818              	.LFB335:
 291:Core/Src/main.c ****   if(red > 255){
 819              		.loc 1 291 64 is_stmt 1 view -0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 0
 822              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 37


 823              		@ link register save eliminated.
 292:Core/Src/main.c ****     red = 255;
 824              		.loc 1 292 3 view .LVU211
 295:Core/Src/main.c ****     red = 0;
 825              		.loc 1 295 8 view .LVU212
 298:Core/Src/main.c ****     blue = 255;
 826              		.loc 1 298 3 view .LVU213
 301:Core/Src/main.c ****     blue = 0;
 827              		.loc 1 301 8 view .LVU214
 304:Core/Src/main.c ****     green = 255;
 828              		.loc 1 304 3 view .LVU215
 307:Core/Src/main.c ****     green = 0;
 829              		.loc 1 307 8 view .LVU216
 310:Core/Src/main.c ****   htim8.Instance->CCR2 = green;
 830              		.loc 1 310 3 view .LVU217
 310:Core/Src/main.c ****   htim8.Instance->CCR2 = green;
 831              		.loc 1 310 8 is_stmt 0 view .LVU218
 832 0000 024B     		ldr	r3, .L43
 833 0002 1B68     		ldr	r3, [r3]
 310:Core/Src/main.c ****   htim8.Instance->CCR2 = green;
 834              		.loc 1 310 24 view .LVU219
 835 0004 5863     		str	r0, [r3, #52]
 311:Core/Src/main.c ****   htim8.Instance->CCR3 = blue;
 836              		.loc 1 311 3 is_stmt 1 view .LVU220
 311:Core/Src/main.c ****   htim8.Instance->CCR3 = blue;
 837              		.loc 1 311 24 is_stmt 0 view .LVU221
 838 0006 9963     		str	r1, [r3, #56]
 312:Core/Src/main.c **** }
 839              		.loc 1 312 3 is_stmt 1 view .LVU222
 312:Core/Src/main.c **** }
 840              		.loc 1 312 24 is_stmt 0 view .LVU223
 841 0008 DA63     		str	r2, [r3, #60]
 313:Core/Src/main.c **** /* USER CODE END 0 */
 842              		.loc 1 313 1 view .LVU224
 843 000a 7047     		bx	lr
 844              	.L44:
 845              		.align	2
 846              	.L43:
 847 000c 00000000 		.word	.LANCHOR6
 848              		.cfi_endproc
 849              	.LFE335:
 851              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 852              		.align	1
 853              		.global	HAL_UART_RxCpltCallback
 854              		.syntax unified
 855              		.thumb
 856              		.thumb_func
 857              		.fpu fpv4-sp-d16
 859              	HAL_UART_RxCpltCallback:
 860              	.LVL61:
 861              	.LFB329:
 138:Core/Src/main.c ****     if(1){  // RX is complete
 862              		.loc 1 138 56 is_stmt 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 0
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 139:Core/Src/main.c ****         // SYNC
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 38


 866              		.loc 1 139 5 view .LVU226
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 867              		.loc 1 141 9 view .LVU227
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 868              		.loc 1 141 19 is_stmt 0 view .LVU228
 869 0000 184B     		ldr	r3, .L52
 870 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 871              		.loc 1 141 30 view .LVU229
 872 0004 184B     		ldr	r3, .L52+4
 873 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 874              		.loc 1 141 11 view .LVU230
 875 0008 9A42     		cmp	r2, r3
 876 000a 00D0     		beq	.L51
 877              	.L48:
 878 000c 7047     		bx	lr
 879              	.L51:
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 880              		.loc 1 141 44 discriminator 1 view .LVU231
 881 000e 154B     		ldr	r3, .L52
 882 0010 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 883              		.loc 1 141 55 discriminator 1 view .LVU232
 884 0012 154B     		ldr	r3, .L52+4
 885 0014 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 886              		.loc 1 141 34 discriminator 1 view .LVU233
 887 0016 9A42     		cmp	r2, r3
 888 0018 F8D1     		bne	.L48
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 889              		.loc 1 141 69 discriminator 2 view .LVU234
 890 001a 124B     		ldr	r3, .L52
 891 001c 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 892              		.loc 1 141 80 discriminator 2 view .LVU235
 893 001e 124B     		ldr	r3, .L52+4
 894 0020 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 895              		.loc 1 141 59 discriminator 2 view .LVU236
 896 0022 9A42     		cmp	r2, r3
 897 0024 F2D1     		bne	.L48
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 898              		.loc 1 141 94 discriminator 3 view .LVU237
 899 0026 0F4B     		ldr	r3, .L52
 900 0028 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 901              		.loc 1 141 105 discriminator 3 view .LVU238
 902 002a 0F4B     		ldr	r3, .L52+4
 903 002c DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 141:Core/Src/main.c ****         	RGB_setIntensity(186, 26, 133); //186, 26, 133
 904              		.loc 1 141 84 discriminator 3 view .LVU239
 905 002e 9A42     		cmp	r2, r3
 906 0030 ECD1     		bne	.L48
 138:Core/Src/main.c ****     if(1){  // RX is complete
 907              		.loc 1 138 56 view .LVU240
 908 0032 10B5     		push	{r4, lr}
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 39


 909              	.LCFI10:
 910              		.cfi_def_cfa_offset 8
 911              		.cfi_offset 4, -8
 912              		.cfi_offset 14, -4
 142:Core/Src/main.c ****         	HAL_GPIO_WritePin(txen.gpioGroup, txen.gpioPin, 1); // setting txen high
 913              		.loc 1 142 10 is_stmt 1 view .LVU241
 914 0034 8522     		movs	r2, #133
 915 0036 1A21     		movs	r1, #26
 916 0038 BA20     		movs	r0, #186
 917              	.LVL62:
 142:Core/Src/main.c ****         	HAL_GPIO_WritePin(txen.gpioGroup, txen.gpioPin, 1); // setting txen high
 918              		.loc 1 142 10 is_stmt 0 view .LVU242
 919 003a FFF7FEFF 		bl	RGB_setIntensity
 920              	.LVL63:
 143:Core/Src/main.c ****         	HAL_UART_Transmit(&huart3, retDA, 4, 100);
 921              		.loc 1 143 10 is_stmt 1 view .LVU243
 922 003e 0B4C     		ldr	r4, .L52+8
 923 0040 0122     		movs	r2, #1
 924 0042 A188     		ldrh	r1, [r4, #4]
 925 0044 2068     		ldr	r0, [r4]
 926 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 927              	.LVL64:
 144:Core/Src/main.c ****         	HAL_GPIO_WritePin(txen.gpioGroup, txen.gpioPin, 0); // setting txen low
 928              		.loc 1 144 10 view .LVU244
 929 004a 6423     		movs	r3, #100
 930 004c 0422     		movs	r2, #4
 931 004e 0849     		ldr	r1, .L52+12
 932 0050 0848     		ldr	r0, .L52+16
 933 0052 FFF7FEFF 		bl	HAL_UART_Transmit
 934              	.LVL65:
 145:Core/Src/main.c ****         }
 935              		.loc 1 145 10 view .LVU245
 936 0056 0022     		movs	r2, #0
 937 0058 A188     		ldrh	r1, [r4, #4]
 938 005a 2068     		ldr	r0, [r4]
 939 005c FFF7FEFF 		bl	HAL_GPIO_WritePin
 940              	.LVL66:
 148:Core/Src/main.c **** void readAccel(void){
 941              		.loc 1 148 1 is_stmt 0 view .LVU246
 942 0060 10BD     		pop	{r4, pc}
 943              	.L53:
 944 0062 00BF     		.align	2
 945              	.L52:
 946 0064 00000000 		.word	.LANCHOR12
 947 0068 00000000 		.word	.LANCHOR13
 948 006c 00000000 		.word	.LANCHOR14
 949 0070 00000000 		.word	.LANCHOR15
 950 0074 00000000 		.word	.LANCHOR16
 951              		.cfi_endproc
 952              	.LFE329:
 954              		.section	.text.Error_Handler,"ax",%progbits
 955              		.align	1
 956              		.global	Error_Handler
 957              		.syntax unified
 958              		.thumb
 959              		.thumb_func
 960              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 40


 962              	Error_Handler:
 963              	.LFB348:
1107:Core/Src/main.c **** 
1108:Core/Src/main.c **** /* USER CODE BEGIN 4 */
1109:Core/Src/main.c **** 
1110:Core/Src/main.c **** /* USER CODE END 4 */
1111:Core/Src/main.c **** 
1112:Core/Src/main.c **** /**
1113:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1114:Core/Src/main.c ****   * @retval None
1115:Core/Src/main.c ****   */
1116:Core/Src/main.c **** void Error_Handler(void)
1117:Core/Src/main.c **** {
 964              		.loc 1 1117 1 is_stmt 1 view -0
 965              		.cfi_startproc
 966              		@ Volatile: function does not return.
 967              		@ args = 0, pretend = 0, frame = 0
 968              		@ frame_needed = 0, uses_anonymous_args = 0
 969              		@ link register save eliminated.
1118:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1119:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1120:Core/Src/main.c ****   __disable_irq();
 970              		.loc 1 1120 3 view .LVU248
 971              	.LBB9:
 972              	.LBI9:
 973              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 41


  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 42


  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 43


 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 44


 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 974              		.loc 2 207 27 view .LVU249
 975              	.LBB10:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 976              		.loc 2 209 3 view .LVU250
 977              		.syntax unified
 978              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 979 0000 72B6     		cpsid i
 980              	@ 0 "" 2
 981              		.thumb
 982              		.syntax unified
 983              	.L55:
 984              	.LBE10:
 985              	.LBE9:
1121:Core/Src/main.c ****   while (1)
 986              		.loc 1 1121 3 discriminator 1 view .LVU251
1122:Core/Src/main.c ****   {
1123:Core/Src/main.c ****   }
 987              		.loc 1 1123 3 discriminator 1 view .LVU252
1121:Core/Src/main.c ****   while (1)
 988              		.loc 1 1121 9 discriminator 1 view .LVU253
 989 0002 FEE7     		b	.L55
 990              		.cfi_endproc
 991              	.LFE348:
 993              		.section	.text.MX_ADC1_Init,"ax",%progbits
 994              		.align	1
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 998              		.fpu fpv4-sp-d16
 1000              	MX_ADC1_Init:
 1001              	.LFB338:
 503:Core/Src/main.c **** 
 1002              		.loc 1 503 1 view -0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 48
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006 0000 10B5     		push	{r4, lr}
 1007              	.LCFI11:
 1008              		.cfi_def_cfa_offset 8
 1009              		.cfi_offset 4, -8
 1010              		.cfi_offset 14, -4
 1011 0002 8CB0     		sub	sp, sp, #48
 1012              	.LCFI12:
 1013              		.cfi_def_cfa_offset 56
 509:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1014              		.loc 1 509 3 view .LVU255
 509:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1015              		.loc 1 509 24 is_stmt 0 view .LVU256
 1016 0004 0024     		movs	r4, #0
 1017 0006 0994     		str	r4, [sp, #36]
 1018 0008 0A94     		str	r4, [sp, #40]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 45


 1019 000a 0B94     		str	r4, [sp, #44]
 510:Core/Src/main.c **** 
 1020              		.loc 1 510 3 is_stmt 1 view .LVU257
 510:Core/Src/main.c **** 
 1021              		.loc 1 510 26 is_stmt 0 view .LVU258
 1022 000c 2022     		movs	r2, #32
 1023 000e 2146     		mov	r1, r4
 1024 0010 01A8     		add	r0, sp, #4
 1025 0012 FFF7FEFF 		bl	memset
 1026              	.LVL67:
 518:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1027              		.loc 1 518 3 is_stmt 1 view .LVU259
 518:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1028              		.loc 1 518 18 is_stmt 0 view .LVU260
 1029 0016 2848     		ldr	r0, .L68
 1030 0018 4FF0A043 		mov	r3, #1342177280
 1031 001c 0360     		str	r3, [r0]
 519:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1032              		.loc 1 519 3 is_stmt 1 view .LVU261
 519:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1033              		.loc 1 519 29 is_stmt 0 view .LVU262
 1034 001e 4FF40023 		mov	r3, #524288
 1035 0022 4360     		str	r3, [r0, #4]
 520:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1036              		.loc 1 520 3 is_stmt 1 view .LVU263
 520:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1037              		.loc 1 520 25 is_stmt 0 view .LVU264
 1038 0024 8460     		str	r4, [r0, #8]
 521:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 1039              		.loc 1 521 3 is_stmt 1 view .LVU265
 521:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 1040              		.loc 1 521 24 is_stmt 0 view .LVU266
 1041 0026 C460     		str	r4, [r0, #12]
 522:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1042              		.loc 1 522 3 is_stmt 1 view .LVU267
 522:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1043              		.loc 1 522 31 is_stmt 0 view .LVU268
 1044 0028 0461     		str	r4, [r0, #16]
 523:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1045              		.loc 1 523 3 is_stmt 1 view .LVU269
 523:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1046              		.loc 1 523 27 is_stmt 0 view .LVU270
 1047 002a 0123     		movs	r3, #1
 1048 002c 4361     		str	r3, [r0, #20]
 524:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1049              		.loc 1 524 3 is_stmt 1 view .LVU271
 524:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1050              		.loc 1 524 27 is_stmt 0 view .LVU272
 1051 002e 0423     		movs	r3, #4
 1052 0030 8361     		str	r3, [r0, #24]
 525:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1053              		.loc 1 525 3 is_stmt 1 view .LVU273
 525:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1054              		.loc 1 525 31 is_stmt 0 view .LVU274
 1055 0032 0477     		strb	r4, [r0, #28]
 526:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1056              		.loc 1 526 3 is_stmt 1 view .LVU275
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 46


 526:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1057              		.loc 1 526 33 is_stmt 0 view .LVU276
 1058 0034 4477     		strb	r4, [r0, #29]
 527:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1059              		.loc 1 527 3 is_stmt 1 view .LVU277
 527:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1060              		.loc 1 527 30 is_stmt 0 view .LVU278
 1061 0036 0323     		movs	r3, #3
 1062 0038 0362     		str	r3, [r0, #32]
 528:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1063              		.loc 1 528 3 is_stmt 1 view .LVU279
 528:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1064              		.loc 1 528 36 is_stmt 0 view .LVU280
 1065 003a 80F82440 		strb	r4, [r0, #36]
 529:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1066              		.loc 1 529 3 is_stmt 1 view .LVU281
 529:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1067              		.loc 1 529 31 is_stmt 0 view .LVU282
 1068 003e C462     		str	r4, [r0, #44]
 530:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1069              		.loc 1 530 3 is_stmt 1 view .LVU283
 530:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1070              		.loc 1 530 35 is_stmt 0 view .LVU284
 1071 0040 0463     		str	r4, [r0, #48]
 531:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1072              		.loc 1 531 3 is_stmt 1 view .LVU285
 531:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1073              		.loc 1 531 36 is_stmt 0 view .LVU286
 1074 0042 80F83840 		strb	r4, [r0, #56]
 532:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 1075              		.loc 1 532 3 is_stmt 1 view .LVU287
 532:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 1076              		.loc 1 532 22 is_stmt 0 view .LVU288
 1077 0046 C463     		str	r4, [r0, #60]
 533:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1078              		.loc 1 533 3 is_stmt 1 view .LVU289
 533:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1079              		.loc 1 533 31 is_stmt 0 view .LVU290
 1080 0048 80F84040 		strb	r4, [r0, #64]
 534:Core/Src/main.c ****   {
 1081              		.loc 1 534 3 is_stmt 1 view .LVU291
 534:Core/Src/main.c ****   {
 1082              		.loc 1 534 7 is_stmt 0 view .LVU292
 1083 004c FFF7FEFF 		bl	HAL_ADC_Init
 1084              	.LVL68:
 534:Core/Src/main.c ****   {
 1085              		.loc 1 534 6 view .LVU293
 1086 0050 38BB     		cbnz	r0, .L63
 541:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1087              		.loc 1 541 3 is_stmt 1 view .LVU294
 541:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1088              		.loc 1 541 18 is_stmt 0 view .LVU295
 1089 0052 0023     		movs	r3, #0
 1090 0054 0993     		str	r3, [sp, #36]
 542:Core/Src/main.c ****   {
 1091              		.loc 1 542 3 is_stmt 1 view .LVU296
 542:Core/Src/main.c ****   {
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 47


 1092              		.loc 1 542 7 is_stmt 0 view .LVU297
 1093 0056 09A9     		add	r1, sp, #36
 1094 0058 1748     		ldr	r0, .L68
 1095 005a FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1096              	.LVL69:
 542:Core/Src/main.c ****   {
 1097              		.loc 1 542 6 view .LVU298
 1098 005e 10BB     		cbnz	r0, .L64
 549:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1099              		.loc 1 549 3 is_stmt 1 view .LVU299
 549:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1100              		.loc 1 549 19 is_stmt 0 view .LVU300
 1101 0060 164B     		ldr	r3, .L68+4
 1102 0062 0193     		str	r3, [sp, #4]
 550:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 1103              		.loc 1 550 3 is_stmt 1 view .LVU301
 550:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 1104              		.loc 1 550 16 is_stmt 0 view .LVU302
 1105 0064 0623     		movs	r3, #6
 1106 0066 0293     		str	r3, [sp, #8]
 551:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1107              		.loc 1 551 3 is_stmt 1 view .LVU303
 551:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1108              		.loc 1 551 24 is_stmt 0 view .LVU304
 1109 0068 0223     		movs	r3, #2
 1110 006a 0393     		str	r3, [sp, #12]
 552:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1111              		.loc 1 552 3 is_stmt 1 view .LVU305
 552:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1112              		.loc 1 552 22 is_stmt 0 view .LVU306
 1113 006c 7F23     		movs	r3, #127
 1114 006e 0493     		str	r3, [sp, #16]
 553:Core/Src/main.c ****   sConfig.Offset = 0;
 1115              		.loc 1 553 3 is_stmt 1 view .LVU307
 553:Core/Src/main.c ****   sConfig.Offset = 0;
 1116              		.loc 1 553 24 is_stmt 0 view .LVU308
 1117 0070 0423     		movs	r3, #4
 1118 0072 0593     		str	r3, [sp, #20]
 554:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1119              		.loc 1 554 3 is_stmt 1 view .LVU309
 554:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1120              		.loc 1 554 18 is_stmt 0 view .LVU310
 1121 0074 0023     		movs	r3, #0
 1122 0076 0693     		str	r3, [sp, #24]
 555:Core/Src/main.c ****   {
 1123              		.loc 1 555 3 is_stmt 1 view .LVU311
 555:Core/Src/main.c ****   {
 1124              		.loc 1 555 7 is_stmt 0 view .LVU312
 1125 0078 01A9     		add	r1, sp, #4
 1126 007a 0F48     		ldr	r0, .L68
 1127 007c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1128              	.LVL70:
 555:Core/Src/main.c ****   {
 1129              		.loc 1 555 6 view .LVU313
 1130 0080 98B9     		cbnz	r0, .L65
 562:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1131              		.loc 1 562 3 is_stmt 1 view .LVU314
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 48


 562:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1132              		.loc 1 562 16 is_stmt 0 view .LVU315
 1133 0082 0C23     		movs	r3, #12
 1134 0084 0293     		str	r3, [sp, #8]
 563:Core/Src/main.c ****   {
 1135              		.loc 1 563 3 is_stmt 1 view .LVU316
 563:Core/Src/main.c ****   {
 1136              		.loc 1 563 7 is_stmt 0 view .LVU317
 1137 0086 01A9     		add	r1, sp, #4
 1138 0088 0B48     		ldr	r0, .L68
 1139 008a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1140              	.LVL71:
 563:Core/Src/main.c ****   {
 1141              		.loc 1 563 6 view .LVU318
 1142 008e 70B9     		cbnz	r0, .L66
 570:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1143              		.loc 1 570 3 is_stmt 1 view .LVU319
 570:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1144              		.loc 1 570 16 is_stmt 0 view .LVU320
 1145 0090 1223     		movs	r3, #18
 1146 0092 0293     		str	r3, [sp, #8]
 571:Core/Src/main.c ****   {
 1147              		.loc 1 571 3 is_stmt 1 view .LVU321
 571:Core/Src/main.c ****   {
 1148              		.loc 1 571 7 is_stmt 0 view .LVU322
 1149 0094 01A9     		add	r1, sp, #4
 1150 0096 0848     		ldr	r0, .L68
 1151 0098 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1152              	.LVL72:
 571:Core/Src/main.c ****   {
 1153              		.loc 1 571 6 view .LVU323
 1154 009c 48B9     		cbnz	r0, .L67
 579:Core/Src/main.c **** 
 1155              		.loc 1 579 1 view .LVU324
 1156 009e 0CB0     		add	sp, sp, #48
 1157              	.LCFI13:
 1158              		.cfi_remember_state
 1159              		.cfi_def_cfa_offset 8
 1160              		@ sp needed
 1161 00a0 10BD     		pop	{r4, pc}
 1162              	.L63:
 1163              	.LCFI14:
 1164              		.cfi_restore_state
 536:Core/Src/main.c ****   }
 1165              		.loc 1 536 5 is_stmt 1 view .LVU325
 1166 00a2 FFF7FEFF 		bl	Error_Handler
 1167              	.LVL73:
 1168              	.L64:
 544:Core/Src/main.c ****   }
 1169              		.loc 1 544 5 view .LVU326
 1170 00a6 FFF7FEFF 		bl	Error_Handler
 1171              	.LVL74:
 1172              	.L65:
 557:Core/Src/main.c ****   }
 1173              		.loc 1 557 5 view .LVU327
 1174 00aa FFF7FEFF 		bl	Error_Handler
 1175              	.LVL75:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 49


 1176              	.L66:
 565:Core/Src/main.c ****   }
 1177              		.loc 1 565 5 view .LVU328
 1178 00ae FFF7FEFF 		bl	Error_Handler
 1179              	.LVL76:
 1180              	.L67:
 573:Core/Src/main.c ****   }
 1181              		.loc 1 573 5 view .LVU329
 1182 00b2 FFF7FEFF 		bl	Error_Handler
 1183              	.LVL77:
 1184              	.L69:
 1185 00b6 00BF     		.align	2
 1186              	.L68:
 1187 00b8 00000000 		.word	.LANCHOR17
 1188 00bc 02003004 		.word	70254594
 1189              		.cfi_endproc
 1190              	.LFE338:
 1192              		.section	.text.MX_ADC2_Init,"ax",%progbits
 1193              		.align	1
 1194              		.syntax unified
 1195              		.thumb
 1196              		.thumb_func
 1197              		.fpu fpv4-sp-d16
 1199              	MX_ADC2_Init:
 1200              	.LFB339:
 587:Core/Src/main.c **** 
 1201              		.loc 1 587 1 view -0
 1202              		.cfi_startproc
 1203              		@ args = 0, pretend = 0, frame = 32
 1204              		@ frame_needed = 0, uses_anonymous_args = 0
 1205 0000 00B5     		push	{lr}
 1206              	.LCFI15:
 1207              		.cfi_def_cfa_offset 4
 1208              		.cfi_offset 14, -4
 1209 0002 89B0     		sub	sp, sp, #36
 1210              	.LCFI16:
 1211              		.cfi_def_cfa_offset 40
 593:Core/Src/main.c **** 
 1212              		.loc 1 593 3 view .LVU331
 593:Core/Src/main.c **** 
 1213              		.loc 1 593 26 is_stmt 0 view .LVU332
 1214 0004 2022     		movs	r2, #32
 1215 0006 0021     		movs	r1, #0
 1216 0008 6846     		mov	r0, sp
 1217 000a FFF7FEFF 		bl	memset
 1218              	.LVL78:
 601:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1219              		.loc 1 601 3 is_stmt 1 view .LVU333
 601:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1220              		.loc 1 601 18 is_stmt 0 view .LVU334
 1221 000e 2048     		ldr	r0, .L78
 1222 0010 204B     		ldr	r3, .L78+4
 1223 0012 0360     		str	r3, [r0]
 602:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 1224              		.loc 1 602 3 is_stmt 1 view .LVU335
 602:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 1225              		.loc 1 602 29 is_stmt 0 view .LVU336
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 50


 1226 0014 4FF40023 		mov	r3, #524288
 1227 0018 4360     		str	r3, [r0, #4]
 603:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1228              		.loc 1 603 3 is_stmt 1 view .LVU337
 603:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1229              		.loc 1 603 25 is_stmt 0 view .LVU338
 1230 001a 0023     		movs	r3, #0
 1231 001c 8360     		str	r3, [r0, #8]
 604:Core/Src/main.c ****   hadc2.Init.GainCompensation = 0;
 1232              		.loc 1 604 3 is_stmt 1 view .LVU339
 604:Core/Src/main.c ****   hadc2.Init.GainCompensation = 0;
 1233              		.loc 1 604 24 is_stmt 0 view .LVU340
 1234 001e C360     		str	r3, [r0, #12]
 605:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1235              		.loc 1 605 3 is_stmt 1 view .LVU341
 605:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1236              		.loc 1 605 31 is_stmt 0 view .LVU342
 1237 0020 0361     		str	r3, [r0, #16]
 606:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1238              		.loc 1 606 3 is_stmt 1 view .LVU343
 606:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1239              		.loc 1 606 27 is_stmt 0 view .LVU344
 1240 0022 0122     		movs	r2, #1
 1241 0024 4261     		str	r2, [r0, #20]
 607:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 1242              		.loc 1 607 3 is_stmt 1 view .LVU345
 607:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 1243              		.loc 1 607 27 is_stmt 0 view .LVU346
 1244 0026 0821     		movs	r1, #8
 1245 0028 8161     		str	r1, [r0, #24]
 608:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 1246              		.loc 1 608 3 is_stmt 1 view .LVU347
 608:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 1247              		.loc 1 608 31 is_stmt 0 view .LVU348
 1248 002a 0377     		strb	r3, [r0, #28]
 609:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 2;
 1249              		.loc 1 609 3 is_stmt 1 view .LVU349
 609:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 2;
 1250              		.loc 1 609 33 is_stmt 0 view .LVU350
 1251 002c 4277     		strb	r2, [r0, #29]
 610:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 1252              		.loc 1 610 3 is_stmt 1 view .LVU351
 610:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 1253              		.loc 1 610 30 is_stmt 0 view .LVU352
 1254 002e 0222     		movs	r2, #2
 1255 0030 0262     		str	r2, [r0, #32]
 611:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1256              		.loc 1 611 3 is_stmt 1 view .LVU353
 611:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1257              		.loc 1 611 36 is_stmt 0 view .LVU354
 1258 0032 80F82430 		strb	r3, [r0, #36]
 612:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1259              		.loc 1 612 3 is_stmt 1 view .LVU355
 612:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1260              		.loc 1 612 31 is_stmt 0 view .LVU356
 1261 0036 C362     		str	r3, [r0, #44]
 613:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 51


 1262              		.loc 1 613 3 is_stmt 1 view .LVU357
 613:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 1263              		.loc 1 613 35 is_stmt 0 view .LVU358
 1264 0038 0363     		str	r3, [r0, #48]
 614:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1265              		.loc 1 614 3 is_stmt 1 view .LVU359
 614:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1266              		.loc 1 614 36 is_stmt 0 view .LVU360
 1267 003a 80F83830 		strb	r3, [r0, #56]
 615:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 1268              		.loc 1 615 3 is_stmt 1 view .LVU361
 615:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 1269              		.loc 1 615 22 is_stmt 0 view .LVU362
 1270 003e C363     		str	r3, [r0, #60]
 616:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 1271              		.loc 1 616 3 is_stmt 1 view .LVU363
 616:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 1272              		.loc 1 616 31 is_stmt 0 view .LVU364
 1273 0040 80F84030 		strb	r3, [r0, #64]
 617:Core/Src/main.c ****   {
 1274              		.loc 1 617 3 is_stmt 1 view .LVU365
 617:Core/Src/main.c ****   {
 1275              		.loc 1 617 7 is_stmt 0 view .LVU366
 1276 0044 FFF7FEFF 		bl	HAL_ADC_Init
 1277              	.LVL79:
 617:Core/Src/main.c ****   {
 1278              		.loc 1 617 6 view .LVU367
 1279 0048 E0B9     		cbnz	r0, .L75
 624:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1280              		.loc 1 624 3 is_stmt 1 view .LVU368
 624:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1281              		.loc 1 624 19 is_stmt 0 view .LVU369
 1282 004a 134B     		ldr	r3, .L78+8
 1283 004c 0093     		str	r3, [sp]
 625:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 1284              		.loc 1 625 3 is_stmt 1 view .LVU370
 625:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 1285              		.loc 1 625 16 is_stmt 0 view .LVU371
 1286 004e 0623     		movs	r3, #6
 1287 0050 0193     		str	r3, [sp, #4]
 626:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1288              		.loc 1 626 3 is_stmt 1 view .LVU372
 626:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1289              		.loc 1 626 24 is_stmt 0 view .LVU373
 1290 0052 0323     		movs	r3, #3
 1291 0054 0293     		str	r3, [sp, #8]
 627:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1292              		.loc 1 627 3 is_stmt 1 view .LVU374
 627:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1293              		.loc 1 627 22 is_stmt 0 view .LVU375
 1294 0056 7F23     		movs	r3, #127
 1295 0058 0393     		str	r3, [sp, #12]
 628:Core/Src/main.c ****   sConfig.Offset = 0;
 1296              		.loc 1 628 3 is_stmt 1 view .LVU376
 628:Core/Src/main.c ****   sConfig.Offset = 0;
 1297              		.loc 1 628 24 is_stmt 0 view .LVU377
 1298 005a 0423     		movs	r3, #4
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 52


 1299 005c 0493     		str	r3, [sp, #16]
 629:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1300              		.loc 1 629 3 is_stmt 1 view .LVU378
 629:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1301              		.loc 1 629 18 is_stmt 0 view .LVU379
 1302 005e 0023     		movs	r3, #0
 1303 0060 0593     		str	r3, [sp, #20]
 630:Core/Src/main.c ****   {
 1304              		.loc 1 630 3 is_stmt 1 view .LVU380
 630:Core/Src/main.c ****   {
 1305              		.loc 1 630 7 is_stmt 0 view .LVU381
 1306 0062 6946     		mov	r1, sp
 1307 0064 0A48     		ldr	r0, .L78
 1308 0066 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1309              	.LVL80:
 630:Core/Src/main.c ****   {
 1310              		.loc 1 630 6 view .LVU382
 1311 006a 68B9     		cbnz	r0, .L76
 637:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1312              		.loc 1 637 3 is_stmt 1 view .LVU383
 637:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1313              		.loc 1 637 19 is_stmt 0 view .LVU384
 1314 006c 0B4B     		ldr	r3, .L78+12
 1315 006e 0093     		str	r3, [sp]
 638:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1316              		.loc 1 638 3 is_stmt 1 view .LVU385
 638:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1317              		.loc 1 638 16 is_stmt 0 view .LVU386
 1318 0070 0C23     		movs	r3, #12
 1319 0072 0193     		str	r3, [sp, #4]
 639:Core/Src/main.c ****   {
 1320              		.loc 1 639 3 is_stmt 1 view .LVU387
 639:Core/Src/main.c ****   {
 1321              		.loc 1 639 7 is_stmt 0 view .LVU388
 1322 0074 6946     		mov	r1, sp
 1323 0076 0648     		ldr	r0, .L78
 1324 0078 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1325              	.LVL81:
 639:Core/Src/main.c ****   {
 1326              		.loc 1 639 6 view .LVU389
 1327 007c 30B9     		cbnz	r0, .L77
 647:Core/Src/main.c **** 
 1328              		.loc 1 647 1 view .LVU390
 1329 007e 09B0     		add	sp, sp, #36
 1330              	.LCFI17:
 1331              		.cfi_remember_state
 1332              		.cfi_def_cfa_offset 4
 1333              		@ sp needed
 1334 0080 5DF804FB 		ldr	pc, [sp], #4
 1335              	.L75:
 1336              	.LCFI18:
 1337              		.cfi_restore_state
 619:Core/Src/main.c ****   }
 1338              		.loc 1 619 5 is_stmt 1 view .LVU391
 1339 0084 FFF7FEFF 		bl	Error_Handler
 1340              	.LVL82:
 1341              	.L76:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 53


 632:Core/Src/main.c ****   }
 1342              		.loc 1 632 5 view .LVU392
 1343 0088 FFF7FEFF 		bl	Error_Handler
 1344              	.LVL83:
 1345              	.L77:
 641:Core/Src/main.c ****   }
 1346              		.loc 1 641 5 view .LVU393
 1347 008c FFF7FEFF 		bl	Error_Handler
 1348              	.LVL84:
 1349              	.L79:
 1350              		.align	2
 1351              	.L78:
 1352 0090 00000000 		.word	.LANCHOR18
 1353 0094 00010050 		.word	1342177536
 1354 0098 0800900C 		.word	210763784
 1355 009c 1000C010 		.word	281018384
 1356              		.cfi_endproc
 1357              	.LFE339:
 1359              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1360              		.align	1
 1361              		.syntax unified
 1362              		.thumb
 1363              		.thumb_func
 1364              		.fpu fpv4-sp-d16
 1366              	MX_SPI1_Init:
 1367              	.LFB340:
 655:Core/Src/main.c **** 
 1368              		.loc 1 655 1 view -0
 1369              		.cfi_startproc
 1370              		@ args = 0, pretend = 0, frame = 0
 1371              		@ frame_needed = 0, uses_anonymous_args = 0
 1372 0000 08B5     		push	{r3, lr}
 1373              	.LCFI19:
 1374              		.cfi_def_cfa_offset 8
 1375              		.cfi_offset 3, -8
 1376              		.cfi_offset 14, -4
 665:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1377              		.loc 1 665 3 view .LVU395
 665:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1378              		.loc 1 665 18 is_stmt 0 view .LVU396
 1379 0002 1048     		ldr	r0, .L84
 1380 0004 104B     		ldr	r3, .L84+4
 1381 0006 0360     		str	r3, [r0]
 666:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1382              		.loc 1 666 3 is_stmt 1 view .LVU397
 666:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1383              		.loc 1 666 19 is_stmt 0 view .LVU398
 1384 0008 4FF48273 		mov	r3, #260
 1385 000c 4360     		str	r3, [r0, #4]
 667:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 1386              		.loc 1 667 3 is_stmt 1 view .LVU399
 667:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 1387              		.loc 1 667 24 is_stmt 0 view .LVU400
 1388 000e 0023     		movs	r3, #0
 1389 0010 8360     		str	r3, [r0, #8]
 668:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 1390              		.loc 1 668 3 is_stmt 1 view .LVU401
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 54


 668:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 1391              		.loc 1 668 23 is_stmt 0 view .LVU402
 1392 0012 4FF47062 		mov	r2, #3840
 1393 0016 C260     		str	r2, [r0, #12]
 669:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1394              		.loc 1 669 3 is_stmt 1 view .LVU403
 669:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1395              		.loc 1 669 26 is_stmt 0 view .LVU404
 1396 0018 0222     		movs	r2, #2
 1397 001a 0261     		str	r2, [r0, #16]
 670:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1398              		.loc 1 670 3 is_stmt 1 view .LVU405
 670:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1399              		.loc 1 670 23 is_stmt 0 view .LVU406
 1400 001c 4361     		str	r3, [r0, #20]
 671:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1401              		.loc 1 671 3 is_stmt 1 view .LVU407
 671:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1402              		.loc 1 671 18 is_stmt 0 view .LVU408
 1403 001e 4FF40072 		mov	r2, #512
 1404 0022 8261     		str	r2, [r0, #24]
 672:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1405              		.loc 1 672 3 is_stmt 1 view .LVU409
 672:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1406              		.loc 1 672 32 is_stmt 0 view .LVU410
 1407 0024 1822     		movs	r2, #24
 1408 0026 C261     		str	r2, [r0, #28]
 673:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1409              		.loc 1 673 3 is_stmt 1 view .LVU411
 673:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1410              		.loc 1 673 23 is_stmt 0 view .LVU412
 1411 0028 0362     		str	r3, [r0, #32]
 674:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1412              		.loc 1 674 3 is_stmt 1 view .LVU413
 674:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1413              		.loc 1 674 21 is_stmt 0 view .LVU414
 1414 002a 4362     		str	r3, [r0, #36]
 675:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1415              		.loc 1 675 3 is_stmt 1 view .LVU415
 675:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1416              		.loc 1 675 29 is_stmt 0 view .LVU416
 1417 002c 8362     		str	r3, [r0, #40]
 676:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1418              		.loc 1 676 3 is_stmt 1 view .LVU417
 676:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1419              		.loc 1 676 28 is_stmt 0 view .LVU418
 1420 002e 0722     		movs	r2, #7
 1421 0030 C262     		str	r2, [r0, #44]
 677:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1422              		.loc 1 677 3 is_stmt 1 view .LVU419
 677:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1423              		.loc 1 677 24 is_stmt 0 view .LVU420
 1424 0032 0363     		str	r3, [r0, #48]
 678:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1425              		.loc 1 678 3 is_stmt 1 view .LVU421
 678:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1426              		.loc 1 678 23 is_stmt 0 view .LVU422
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 55


 1427 0034 0823     		movs	r3, #8
 1428 0036 4363     		str	r3, [r0, #52]
 679:Core/Src/main.c ****   {
 1429              		.loc 1 679 3 is_stmt 1 view .LVU423
 679:Core/Src/main.c ****   {
 1430              		.loc 1 679 7 is_stmt 0 view .LVU424
 1431 0038 FFF7FEFF 		bl	HAL_SPI_Init
 1432              	.LVL85:
 679:Core/Src/main.c ****   {
 1433              		.loc 1 679 6 view .LVU425
 1434 003c 00B9     		cbnz	r0, .L83
 687:Core/Src/main.c **** 
 1435              		.loc 1 687 1 view .LVU426
 1436 003e 08BD     		pop	{r3, pc}
 1437              	.L83:
 681:Core/Src/main.c ****   }
 1438              		.loc 1 681 5 is_stmt 1 view .LVU427
 1439 0040 FFF7FEFF 		bl	Error_Handler
 1440              	.LVL86:
 1441              	.L85:
 1442              		.align	2
 1443              	.L84:
 1444 0044 00000000 		.word	.LANCHOR2
 1445 0048 00300140 		.word	1073819648
 1446              		.cfi_endproc
 1447              	.LFE340:
 1449              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1450              		.align	1
 1451              		.syntax unified
 1452              		.thumb
 1453              		.thumb_func
 1454              		.fpu fpv4-sp-d16
 1456              	MX_TIM1_Init:
 1457              	.LFB342:
 735:Core/Src/main.c **** 
 1458              		.loc 1 735 1 view -0
 1459              		.cfi_startproc
 1460              		@ args = 0, pretend = 0, frame = 112
 1461              		@ frame_needed = 0, uses_anonymous_args = 0
 1462 0000 10B5     		push	{r4, lr}
 1463              	.LCFI20:
 1464              		.cfi_def_cfa_offset 8
 1465              		.cfi_offset 4, -8
 1466              		.cfi_offset 14, -4
 1467 0002 9CB0     		sub	sp, sp, #112
 1468              	.LCFI21:
 1469              		.cfi_def_cfa_offset 120
 741:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1470              		.loc 1 741 3 view .LVU429
 741:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1471              		.loc 1 741 26 is_stmt 0 view .LVU430
 1472 0004 0024     		movs	r4, #0
 1473 0006 1894     		str	r4, [sp, #96]
 1474 0008 1994     		str	r4, [sp, #100]
 1475 000a 1A94     		str	r4, [sp, #104]
 1476 000c 1B94     		str	r4, [sp, #108]
 742:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 56


 1477              		.loc 1 742 3 is_stmt 1 view .LVU431
 742:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1478              		.loc 1 742 27 is_stmt 0 view .LVU432
 1479 000e 1594     		str	r4, [sp, #84]
 1480 0010 1694     		str	r4, [sp, #88]
 1481 0012 1794     		str	r4, [sp, #92]
 743:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1482              		.loc 1 743 3 is_stmt 1 view .LVU433
 743:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1483              		.loc 1 743 22 is_stmt 0 view .LVU434
 1484 0014 0E94     		str	r4, [sp, #56]
 1485 0016 0F94     		str	r4, [sp, #60]
 1486 0018 1094     		str	r4, [sp, #64]
 1487 001a 1194     		str	r4, [sp, #68]
 1488 001c 1294     		str	r4, [sp, #72]
 1489 001e 1394     		str	r4, [sp, #76]
 1490 0020 1494     		str	r4, [sp, #80]
 744:Core/Src/main.c **** 
 1491              		.loc 1 744 3 is_stmt 1 view .LVU435
 744:Core/Src/main.c **** 
 1492              		.loc 1 744 34 is_stmt 0 view .LVU436
 1493 0022 3422     		movs	r2, #52
 1494 0024 2146     		mov	r1, r4
 1495 0026 01A8     		add	r0, sp, #4
 1496 0028 FFF7FEFF 		bl	memset
 1497              	.LVL87:
 749:Core/Src/main.c ****   htim1.Init.Prescaler = 6;
 1498              		.loc 1 749 3 is_stmt 1 view .LVU437
 749:Core/Src/main.c ****   htim1.Init.Prescaler = 6;
 1499              		.loc 1 749 18 is_stmt 0 view .LVU438
 1500 002c 3748     		ldr	r0, .L104
 1501 002e 384B     		ldr	r3, .L104+4
 1502 0030 0360     		str	r3, [r0]
 750:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1503              		.loc 1 750 3 is_stmt 1 view .LVU439
 750:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1504              		.loc 1 750 24 is_stmt 0 view .LVU440
 1505 0032 0623     		movs	r3, #6
 1506 0034 4360     		str	r3, [r0, #4]
 751:Core/Src/main.c ****   htim1.Init.Period = 255;
 1507              		.loc 1 751 3 is_stmt 1 view .LVU441
 751:Core/Src/main.c ****   htim1.Init.Period = 255;
 1508              		.loc 1 751 26 is_stmt 0 view .LVU442
 1509 0036 2023     		movs	r3, #32
 1510 0038 8360     		str	r3, [r0, #8]
 752:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1511              		.loc 1 752 3 is_stmt 1 view .LVU443
 752:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1512              		.loc 1 752 21 is_stmt 0 view .LVU444
 1513 003a FF23     		movs	r3, #255
 1514 003c C360     		str	r3, [r0, #12]
 753:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1515              		.loc 1 753 3 is_stmt 1 view .LVU445
 753:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1516              		.loc 1 753 28 is_stmt 0 view .LVU446
 1517 003e 0461     		str	r4, [r0, #16]
 754:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 57


 1518              		.loc 1 754 3 is_stmt 1 view .LVU447
 754:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1519              		.loc 1 754 32 is_stmt 0 view .LVU448
 1520 0040 4461     		str	r4, [r0, #20]
 755:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1521              		.loc 1 755 3 is_stmt 1 view .LVU449
 755:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1522              		.loc 1 755 32 is_stmt 0 view .LVU450
 1523 0042 8461     		str	r4, [r0, #24]
 756:Core/Src/main.c ****   {
 1524              		.loc 1 756 3 is_stmt 1 view .LVU451
 756:Core/Src/main.c ****   {
 1525              		.loc 1 756 7 is_stmt 0 view .LVU452
 1526 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1527              	.LVL88:
 756:Core/Src/main.c ****   {
 1528              		.loc 1 756 6 view .LVU453
 1529 0048 0028     		cmp	r0, #0
 1530 004a 4FD1     		bne	.L96
 760:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1531              		.loc 1 760 3 is_stmt 1 view .LVU454
 760:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1532              		.loc 1 760 34 is_stmt 0 view .LVU455
 1533 004c 4FF48053 		mov	r3, #4096
 1534 0050 1893     		str	r3, [sp, #96]
 761:Core/Src/main.c ****   {
 1535              		.loc 1 761 3 is_stmt 1 view .LVU456
 761:Core/Src/main.c ****   {
 1536              		.loc 1 761 7 is_stmt 0 view .LVU457
 1537 0052 18A9     		add	r1, sp, #96
 1538 0054 2D48     		ldr	r0, .L104
 1539 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1540              	.LVL89:
 761:Core/Src/main.c ****   {
 1541              		.loc 1 761 6 view .LVU458
 1542 005a 0028     		cmp	r0, #0
 1543 005c 48D1     		bne	.L97
 765:Core/Src/main.c ****   {
 1544              		.loc 1 765 3 is_stmt 1 view .LVU459
 765:Core/Src/main.c ****   {
 1545              		.loc 1 765 7 is_stmt 0 view .LVU460
 1546 005e 2B48     		ldr	r0, .L104
 1547 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1548              	.LVL90:
 765:Core/Src/main.c ****   {
 1549              		.loc 1 765 6 view .LVU461
 1550 0064 0028     		cmp	r0, #0
 1551 0066 45D1     		bne	.L98
 769:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1552              		.loc 1 769 3 is_stmt 1 view .LVU462
 769:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1553              		.loc 1 769 37 is_stmt 0 view .LVU463
 1554 0068 2023     		movs	r3, #32
 1555 006a 1593     		str	r3, [sp, #84]
 770:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1556              		.loc 1 770 3 is_stmt 1 view .LVU464
 770:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 58


 1557              		.loc 1 770 38 is_stmt 0 view .LVU465
 1558 006c 0023     		movs	r3, #0
 1559 006e 1693     		str	r3, [sp, #88]
 771:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1560              		.loc 1 771 3 is_stmt 1 view .LVU466
 771:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1561              		.loc 1 771 33 is_stmt 0 view .LVU467
 1562 0070 1793     		str	r3, [sp, #92]
 772:Core/Src/main.c ****   {
 1563              		.loc 1 772 3 is_stmt 1 view .LVU468
 772:Core/Src/main.c ****   {
 1564              		.loc 1 772 7 is_stmt 0 view .LVU469
 1565 0072 15A9     		add	r1, sp, #84
 1566 0074 2548     		ldr	r0, .L104
 1567 0076 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1568              	.LVL91:
 772:Core/Src/main.c ****   {
 1569              		.loc 1 772 6 view .LVU470
 1570 007a 0028     		cmp	r0, #0
 1571 007c 3CD1     		bne	.L99
 776:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1572              		.loc 1 776 3 is_stmt 1 view .LVU471
 776:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1573              		.loc 1 776 20 is_stmt 0 view .LVU472
 1574 007e 6023     		movs	r3, #96
 1575 0080 0E93     		str	r3, [sp, #56]
 777:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1576              		.loc 1 777 3 is_stmt 1 view .LVU473
 777:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1577              		.loc 1 777 19 is_stmt 0 view .LVU474
 1578 0082 0022     		movs	r2, #0
 1579 0084 0F92     		str	r2, [sp, #60]
 778:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1580              		.loc 1 778 3 is_stmt 1 view .LVU475
 778:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1581              		.loc 1 778 24 is_stmt 0 view .LVU476
 1582 0086 1092     		str	r2, [sp, #64]
 779:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1583              		.loc 1 779 3 is_stmt 1 view .LVU477
 779:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1584              		.loc 1 779 25 is_stmt 0 view .LVU478
 1585 0088 1192     		str	r2, [sp, #68]
 780:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1586              		.loc 1 780 3 is_stmt 1 view .LVU479
 780:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1587              		.loc 1 780 24 is_stmt 0 view .LVU480
 1588 008a 1292     		str	r2, [sp, #72]
 781:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1589              		.loc 1 781 3 is_stmt 1 view .LVU481
 781:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1590              		.loc 1 781 25 is_stmt 0 view .LVU482
 1591 008c 1392     		str	r2, [sp, #76]
 782:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1592              		.loc 1 782 3 is_stmt 1 view .LVU483
 782:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1593              		.loc 1 782 26 is_stmt 0 view .LVU484
 1594 008e 1492     		str	r2, [sp, #80]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 59


 783:Core/Src/main.c ****   {
 1595              		.loc 1 783 3 is_stmt 1 view .LVU485
 783:Core/Src/main.c ****   {
 1596              		.loc 1 783 7 is_stmt 0 view .LVU486
 1597 0090 0EA9     		add	r1, sp, #56
 1598 0092 1E48     		ldr	r0, .L104
 1599 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1600              	.LVL92:
 783:Core/Src/main.c ****   {
 1601              		.loc 1 783 6 view .LVU487
 1602 0098 0028     		cmp	r0, #0
 1603 009a 2FD1     		bne	.L100
 787:Core/Src/main.c ****   {
 1604              		.loc 1 787 3 is_stmt 1 view .LVU488
 787:Core/Src/main.c ****   {
 1605              		.loc 1 787 7 is_stmt 0 view .LVU489
 1606 009c 0422     		movs	r2, #4
 1607 009e 0EA9     		add	r1, sp, #56
 1608 00a0 1A48     		ldr	r0, .L104
 1609 00a2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1610              	.LVL93:
 787:Core/Src/main.c ****   {
 1611              		.loc 1 787 6 view .LVU490
 1612 00a6 58BB     		cbnz	r0, .L101
 791:Core/Src/main.c ****   {
 1613              		.loc 1 791 3 is_stmt 1 view .LVU491
 791:Core/Src/main.c ****   {
 1614              		.loc 1 791 7 is_stmt 0 view .LVU492
 1615 00a8 0822     		movs	r2, #8
 1616 00aa 0EA9     		add	r1, sp, #56
 1617 00ac 1748     		ldr	r0, .L104
 1618 00ae FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1619              	.LVL94:
 791:Core/Src/main.c ****   {
 1620              		.loc 1 791 6 view .LVU493
 1621 00b2 38BB     		cbnz	r0, .L102
 795:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1622              		.loc 1 795 3 is_stmt 1 view .LVU494
 795:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1623              		.loc 1 795 40 is_stmt 0 view .LVU495
 1624 00b4 0023     		movs	r3, #0
 1625 00b6 0193     		str	r3, [sp, #4]
 796:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1626              		.loc 1 796 3 is_stmt 1 view .LVU496
 796:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1627              		.loc 1 796 41 is_stmt 0 view .LVU497
 1628 00b8 0293     		str	r3, [sp, #8]
 797:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1629              		.loc 1 797 3 is_stmt 1 view .LVU498
 797:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1630              		.loc 1 797 34 is_stmt 0 view .LVU499
 1631 00ba 0393     		str	r3, [sp, #12]
 798:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1632              		.loc 1 798 3 is_stmt 1 view .LVU500
 798:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1633              		.loc 1 798 33 is_stmt 0 view .LVU501
 1634 00bc 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 60


 799:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1635              		.loc 1 799 3 is_stmt 1 view .LVU502
 799:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1636              		.loc 1 799 35 is_stmt 0 view .LVU503
 1637 00be 0593     		str	r3, [sp, #20]
 800:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1638              		.loc 1 800 3 is_stmt 1 view .LVU504
 800:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1639              		.loc 1 800 38 is_stmt 0 view .LVU505
 1640 00c0 4FF40052 		mov	r2, #8192
 1641 00c4 0692     		str	r2, [sp, #24]
 801:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1642              		.loc 1 801 3 is_stmt 1 view .LVU506
 801:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1643              		.loc 1 801 36 is_stmt 0 view .LVU507
 1644 00c6 0793     		str	r3, [sp, #28]
 802:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1645              		.loc 1 802 3 is_stmt 1 view .LVU508
 802:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1646              		.loc 1 802 36 is_stmt 0 view .LVU509
 1647 00c8 0893     		str	r3, [sp, #32]
 803:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1648              		.loc 1 803 3 is_stmt 1 view .LVU510
 803:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1649              		.loc 1 803 36 is_stmt 0 view .LVU511
 1650 00ca 0993     		str	r3, [sp, #36]
 804:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1651              		.loc 1 804 3 is_stmt 1 view .LVU512
 804:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1652              		.loc 1 804 39 is_stmt 0 view .LVU513
 1653 00cc 4FF00072 		mov	r2, #33554432
 1654 00d0 0A92     		str	r2, [sp, #40]
 805:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 1655              		.loc 1 805 3 is_stmt 1 view .LVU514
 805:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 1656              		.loc 1 805 37 is_stmt 0 view .LVU515
 1657 00d2 0B93     		str	r3, [sp, #44]
 806:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1658              		.loc 1 806 3 is_stmt 1 view .LVU516
 806:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1659              		.loc 1 806 37 is_stmt 0 view .LVU517
 1660 00d4 0C93     		str	r3, [sp, #48]
 807:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1661              		.loc 1 807 3 is_stmt 1 view .LVU518
 807:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1662              		.loc 1 807 40 is_stmt 0 view .LVU519
 1663 00d6 0D93     		str	r3, [sp, #52]
 808:Core/Src/main.c ****   {
 1664              		.loc 1 808 3 is_stmt 1 view .LVU520
 808:Core/Src/main.c ****   {
 1665              		.loc 1 808 7 is_stmt 0 view .LVU521
 1666 00d8 01A9     		add	r1, sp, #4
 1667 00da 0C48     		ldr	r0, .L104
 1668 00dc FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1669              	.LVL95:
 808:Core/Src/main.c ****   {
 1670              		.loc 1 808 6 view .LVU522
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 61


 1671 00e0 90B9     		cbnz	r0, .L103
 815:Core/Src/main.c **** 
 1672              		.loc 1 815 3 is_stmt 1 view .LVU523
 1673 00e2 0A48     		ldr	r0, .L104
 1674 00e4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1675              	.LVL96:
 817:Core/Src/main.c **** 
 1676              		.loc 1 817 1 is_stmt 0 view .LVU524
 1677 00e8 1CB0     		add	sp, sp, #112
 1678              	.LCFI22:
 1679              		.cfi_remember_state
 1680              		.cfi_def_cfa_offset 8
 1681              		@ sp needed
 1682 00ea 10BD     		pop	{r4, pc}
 1683              	.L96:
 1684              	.LCFI23:
 1685              		.cfi_restore_state
 758:Core/Src/main.c ****   }
 1686              		.loc 1 758 5 is_stmt 1 view .LVU525
 1687 00ec FFF7FEFF 		bl	Error_Handler
 1688              	.LVL97:
 1689              	.L97:
 763:Core/Src/main.c ****   }
 1690              		.loc 1 763 5 view .LVU526
 1691 00f0 FFF7FEFF 		bl	Error_Handler
 1692              	.LVL98:
 1693              	.L98:
 767:Core/Src/main.c ****   }
 1694              		.loc 1 767 5 view .LVU527
 1695 00f4 FFF7FEFF 		bl	Error_Handler
 1696              	.LVL99:
 1697              	.L99:
 774:Core/Src/main.c ****   }
 1698              		.loc 1 774 5 view .LVU528
 1699 00f8 FFF7FEFF 		bl	Error_Handler
 1700              	.LVL100:
 1701              	.L100:
 785:Core/Src/main.c ****   }
 1702              		.loc 1 785 5 view .LVU529
 1703 00fc FFF7FEFF 		bl	Error_Handler
 1704              	.LVL101:
 1705              	.L101:
 789:Core/Src/main.c ****   }
 1706              		.loc 1 789 5 view .LVU530
 1707 0100 FFF7FEFF 		bl	Error_Handler
 1708              	.LVL102:
 1709              	.L102:
 793:Core/Src/main.c ****   }
 1710              		.loc 1 793 5 view .LVU531
 1711 0104 FFF7FEFF 		bl	Error_Handler
 1712              	.LVL103:
 1713              	.L103:
 810:Core/Src/main.c ****   }
 1714              		.loc 1 810 5 view .LVU532
 1715 0108 FFF7FEFF 		bl	Error_Handler
 1716              	.LVL104:
 1717              	.L105:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 62


 1718              		.align	2
 1719              	.L104:
 1720 010c 00000000 		.word	.LANCHOR19
 1721 0110 002C0140 		.word	1073818624
 1722              		.cfi_endproc
 1723              	.LFE342:
 1725              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1726              		.align	1
 1727              		.syntax unified
 1728              		.thumb
 1729              		.thumb_func
 1730              		.fpu fpv4-sp-d16
 1732              	MX_TIM2_Init:
 1733              	.LFB343:
 825:Core/Src/main.c **** 
 1734              		.loc 1 825 1 view -0
 1735              		.cfi_startproc
 1736              		@ args = 0, pretend = 0, frame = 32
 1737              		@ frame_needed = 0, uses_anonymous_args = 0
 1738 0000 00B5     		push	{lr}
 1739              	.LCFI24:
 1740              		.cfi_def_cfa_offset 4
 1741              		.cfi_offset 14, -4
 1742 0002 89B0     		sub	sp, sp, #36
 1743              	.LCFI25:
 1744              		.cfi_def_cfa_offset 40
 831:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 1745              		.loc 1 831 3 view .LVU534
 831:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 1746              		.loc 1 831 27 is_stmt 0 view .LVU535
 1747 0004 0023     		movs	r3, #0
 1748 0006 0593     		str	r3, [sp, #20]
 1749 0008 0693     		str	r3, [sp, #24]
 1750 000a 0793     		str	r3, [sp, #28]
 832:Core/Src/main.c **** 
 1751              		.loc 1 832 3 is_stmt 1 view .LVU536
 832:Core/Src/main.c **** 
 1752              		.loc 1 832 22 is_stmt 0 view .LVU537
 1753 000c 0193     		str	r3, [sp, #4]
 1754 000e 0293     		str	r3, [sp, #8]
 1755 0010 0393     		str	r3, [sp, #12]
 1756 0012 0493     		str	r3, [sp, #16]
 837:Core/Src/main.c ****   htim2.Init.Prescaler = 150;
 1757              		.loc 1 837 3 is_stmt 1 view .LVU538
 837:Core/Src/main.c ****   htim2.Init.Prescaler = 150;
 1758              		.loc 1 837 18 is_stmt 0 view .LVU539
 1759 0014 1F48     		ldr	r0, .L118
 1760 0016 4FF08042 		mov	r2, #1073741824
 1761 001a 0260     		str	r2, [r0]
 838:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1762              		.loc 1 838 3 is_stmt 1 view .LVU540
 838:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1763              		.loc 1 838 24 is_stmt 0 view .LVU541
 1764 001c 9622     		movs	r2, #150
 1765 001e 4260     		str	r2, [r0, #4]
 839:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 1766              		.loc 1 839 3 is_stmt 1 view .LVU542
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 63


 839:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 1767              		.loc 1 839 26 is_stmt 0 view .LVU543
 1768 0020 8360     		str	r3, [r0, #8]
 840:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1769              		.loc 1 840 3 is_stmt 1 view .LVU544
 840:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1770              		.loc 1 840 21 is_stmt 0 view .LVU545
 1771 0022 4FF0FF32 		mov	r2, #-1
 1772 0026 C260     		str	r2, [r0, #12]
 841:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1773              		.loc 1 841 3 is_stmt 1 view .LVU546
 841:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1774              		.loc 1 841 28 is_stmt 0 view .LVU547
 1775 0028 0361     		str	r3, [r0, #16]
 842:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 1776              		.loc 1 842 3 is_stmt 1 view .LVU548
 842:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 1777              		.loc 1 842 32 is_stmt 0 view .LVU549
 1778 002a 8361     		str	r3, [r0, #24]
 843:Core/Src/main.c ****   {
 1779              		.loc 1 843 3 is_stmt 1 view .LVU550
 843:Core/Src/main.c ****   {
 1780              		.loc 1 843 7 is_stmt 0 view .LVU551
 1781 002c FFF7FEFF 		bl	HAL_TIM_IC_Init
 1782              	.LVL105:
 843:Core/Src/main.c ****   {
 1783              		.loc 1 843 6 view .LVU552
 1784 0030 28BB     		cbnz	r0, .L113
 847:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1785              		.loc 1 847 3 is_stmt 1 view .LVU553
 847:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1786              		.loc 1 847 37 is_stmt 0 view .LVU554
 1787 0032 0023     		movs	r3, #0
 1788 0034 0593     		str	r3, [sp, #20]
 848:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1789              		.loc 1 848 3 is_stmt 1 view .LVU555
 848:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1790              		.loc 1 848 33 is_stmt 0 view .LVU556
 1791 0036 0793     		str	r3, [sp, #28]
 849:Core/Src/main.c ****   {
 1792              		.loc 1 849 3 is_stmt 1 view .LVU557
 849:Core/Src/main.c ****   {
 1793              		.loc 1 849 7 is_stmt 0 view .LVU558
 1794 0038 05A9     		add	r1, sp, #20
 1795 003a 1648     		ldr	r0, .L118
 1796 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1797              	.LVL106:
 849:Core/Src/main.c ****   {
 1798              		.loc 1 849 6 view .LVU559
 1799 0040 F8B9     		cbnz	r0, .L114
 853:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 1800              		.loc 1 853 3 is_stmt 1 view .LVU560
 853:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 1801              		.loc 1 853 24 is_stmt 0 view .LVU561
 1802 0042 0A23     		movs	r3, #10
 1803 0044 0193     		str	r3, [sp, #4]
 854:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 64


 1804              		.loc 1 854 3 is_stmt 1 view .LVU562
 854:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 1805              		.loc 1 854 25 is_stmt 0 view .LVU563
 1806 0046 0123     		movs	r3, #1
 1807 0048 0293     		str	r3, [sp, #8]
 855:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 1808              		.loc 1 855 3 is_stmt 1 view .LVU564
 855:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 1809              		.loc 1 855 25 is_stmt 0 view .LVU565
 1810 004a 0022     		movs	r2, #0
 1811 004c 0392     		str	r2, [sp, #12]
 856:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 1812              		.loc 1 856 3 is_stmt 1 view .LVU566
 856:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 1813              		.loc 1 856 22 is_stmt 0 view .LVU567
 1814 004e 0492     		str	r2, [sp, #16]
 857:Core/Src/main.c ****   {
 1815              		.loc 1 857 3 is_stmt 1 view .LVU568
 857:Core/Src/main.c ****   {
 1816              		.loc 1 857 7 is_stmt 0 view .LVU569
 1817 0050 01A9     		add	r1, sp, #4
 1818 0052 1048     		ldr	r0, .L118
 1819 0054 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 1820              	.LVL107:
 857:Core/Src/main.c ****   {
 1821              		.loc 1 857 6 view .LVU570
 1822 0058 A8B9     		cbnz	r0, .L115
 861:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 1823              		.loc 1 861 3 is_stmt 1 view .LVU571
 861:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 1824              		.loc 1 861 24 is_stmt 0 view .LVU572
 1825 005a 0023     		movs	r3, #0
 1826 005c 0193     		str	r3, [sp, #4]
 862:Core/Src/main.c ****   {
 1827              		.loc 1 862 3 is_stmt 1 view .LVU573
 862:Core/Src/main.c ****   {
 1828              		.loc 1 862 7 is_stmt 0 view .LVU574
 1829 005e 0422     		movs	r2, #4
 1830 0060 0DEB0201 		add	r1, sp, r2
 1831 0064 0B48     		ldr	r0, .L118
 1832 0066 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 1833              	.LVL108:
 862:Core/Src/main.c ****   {
 1834              		.loc 1 862 6 view .LVU575
 1835 006a 70B9     		cbnz	r0, .L116
 866:Core/Src/main.c ****   {
 1836              		.loc 1 866 3 is_stmt 1 view .LVU576
 866:Core/Src/main.c ****   {
 1837              		.loc 1 866 7 is_stmt 0 view .LVU577
 1838 006c 0C22     		movs	r2, #12
 1839 006e 01A9     		add	r1, sp, #4
 1840 0070 0848     		ldr	r0, .L118
 1841 0072 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 1842              	.LVL109:
 866:Core/Src/main.c ****   {
 1843              		.loc 1 866 6 view .LVU578
 1844 0076 50B9     		cbnz	r0, .L117
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 65


 874:Core/Src/main.c **** 
 1845              		.loc 1 874 1 view .LVU579
 1846 0078 09B0     		add	sp, sp, #36
 1847              	.LCFI26:
 1848              		.cfi_remember_state
 1849              		.cfi_def_cfa_offset 4
 1850              		@ sp needed
 1851 007a 5DF804FB 		ldr	pc, [sp], #4
 1852              	.L113:
 1853              	.LCFI27:
 1854              		.cfi_restore_state
 845:Core/Src/main.c ****   }
 1855              		.loc 1 845 5 is_stmt 1 view .LVU580
 1856 007e FFF7FEFF 		bl	Error_Handler
 1857              	.LVL110:
 1858              	.L114:
 851:Core/Src/main.c ****   }
 1859              		.loc 1 851 5 view .LVU581
 1860 0082 FFF7FEFF 		bl	Error_Handler
 1861              	.LVL111:
 1862              	.L115:
 859:Core/Src/main.c ****   }
 1863              		.loc 1 859 5 view .LVU582
 1864 0086 FFF7FEFF 		bl	Error_Handler
 1865              	.LVL112:
 1866              	.L116:
 864:Core/Src/main.c ****   }
 1867              		.loc 1 864 5 view .LVU583
 1868 008a FFF7FEFF 		bl	Error_Handler
 1869              	.LVL113:
 1870              	.L117:
 868:Core/Src/main.c ****   }
 1871              		.loc 1 868 5 view .LVU584
 1872 008e FFF7FEFF 		bl	Error_Handler
 1873              	.LVL114:
 1874              	.L119:
 1875 0092 00BF     		.align	2
 1876              	.L118:
 1877 0094 00000000 		.word	.LANCHOR20
 1878              		.cfi_endproc
 1879              	.LFE343:
 1881              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1882              		.align	1
 1883              		.syntax unified
 1884              		.thumb
 1885              		.thumb_func
 1886              		.fpu fpv4-sp-d16
 1888              	MX_TIM8_Init:
 1889              	.LFB344:
 882:Core/Src/main.c **** 
 1890              		.loc 1 882 1 view -0
 1891              		.cfi_startproc
 1892              		@ args = 0, pretend = 0, frame = 96
 1893              		@ frame_needed = 0, uses_anonymous_args = 0
 1894 0000 10B5     		push	{r4, lr}
 1895              	.LCFI28:
 1896              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 66


 1897              		.cfi_offset 4, -8
 1898              		.cfi_offset 14, -4
 1899 0002 98B0     		sub	sp, sp, #96
 1900              	.LCFI29:
 1901              		.cfi_def_cfa_offset 104
 888:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1902              		.loc 1 888 3 view .LVU586
 888:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1903              		.loc 1 888 27 is_stmt 0 view .LVU587
 1904 0004 0024     		movs	r4, #0
 1905 0006 1594     		str	r4, [sp, #84]
 1906 0008 1694     		str	r4, [sp, #88]
 1907 000a 1794     		str	r4, [sp, #92]
 889:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1908              		.loc 1 889 3 is_stmt 1 view .LVU588
 889:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1909              		.loc 1 889 22 is_stmt 0 view .LVU589
 1910 000c 0E94     		str	r4, [sp, #56]
 1911 000e 0F94     		str	r4, [sp, #60]
 1912 0010 1094     		str	r4, [sp, #64]
 1913 0012 1194     		str	r4, [sp, #68]
 1914 0014 1294     		str	r4, [sp, #72]
 1915 0016 1394     		str	r4, [sp, #76]
 1916 0018 1494     		str	r4, [sp, #80]
 890:Core/Src/main.c **** 
 1917              		.loc 1 890 3 is_stmt 1 view .LVU590
 890:Core/Src/main.c **** 
 1918              		.loc 1 890 34 is_stmt 0 view .LVU591
 1919 001a 3422     		movs	r2, #52
 1920 001c 2146     		mov	r1, r4
 1921 001e 01A8     		add	r0, sp, #4
 1922 0020 FFF7FEFF 		bl	memset
 1923              	.LVL115:
 895:Core/Src/main.c ****   htim8.Init.Prescaler = 523;
 1924              		.loc 1 895 3 is_stmt 1 view .LVU592
 895:Core/Src/main.c ****   htim8.Init.Prescaler = 523;
 1925              		.loc 1 895 18 is_stmt 0 view .LVU593
 1926 0024 2E48     		ldr	r0, .L134
 1927 0026 2F4B     		ldr	r3, .L134+4
 1928 0028 0360     		str	r3, [r0]
 896:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1929              		.loc 1 896 3 is_stmt 1 view .LVU594
 896:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1930              		.loc 1 896 24 is_stmt 0 view .LVU595
 1931 002a 40F20B23 		movw	r3, #523
 1932 002e 4360     		str	r3, [r0, #4]
 897:Core/Src/main.c ****   htim8.Init.Period = 254;
 1933              		.loc 1 897 3 is_stmt 1 view .LVU596
 897:Core/Src/main.c ****   htim8.Init.Period = 254;
 1934              		.loc 1 897 26 is_stmt 0 view .LVU597
 1935 0030 8460     		str	r4, [r0, #8]
 898:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1936              		.loc 1 898 3 is_stmt 1 view .LVU598
 898:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1937              		.loc 1 898 21 is_stmt 0 view .LVU599
 1938 0032 FE23     		movs	r3, #254
 1939 0034 C360     		str	r3, [r0, #12]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 67


 899:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 1940              		.loc 1 899 3 is_stmt 1 view .LVU600
 899:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 1941              		.loc 1 899 28 is_stmt 0 view .LVU601
 1942 0036 0461     		str	r4, [r0, #16]
 900:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1943              		.loc 1 900 3 is_stmt 1 view .LVU602
 900:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1944              		.loc 1 900 32 is_stmt 0 view .LVU603
 1945 0038 4461     		str	r4, [r0, #20]
 901:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 1946              		.loc 1 901 3 is_stmt 1 view .LVU604
 901:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 1947              		.loc 1 901 32 is_stmt 0 view .LVU605
 1948 003a 8461     		str	r4, [r0, #24]
 902:Core/Src/main.c ****   {
 1949              		.loc 1 902 3 is_stmt 1 view .LVU606
 902:Core/Src/main.c ****   {
 1950              		.loc 1 902 7 is_stmt 0 view .LVU607
 1951 003c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1952              	.LVL116:
 902:Core/Src/main.c ****   {
 1953              		.loc 1 902 6 view .LVU608
 1954 0040 0028     		cmp	r0, #0
 1955 0042 40D1     		bne	.L128
 906:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1956              		.loc 1 906 3 is_stmt 1 view .LVU609
 906:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1957              		.loc 1 906 37 is_stmt 0 view .LVU610
 1958 0044 0023     		movs	r3, #0
 1959 0046 1593     		str	r3, [sp, #84]
 907:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1960              		.loc 1 907 3 is_stmt 1 view .LVU611
 907:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1961              		.loc 1 907 38 is_stmt 0 view .LVU612
 1962 0048 1693     		str	r3, [sp, #88]
 908:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1963              		.loc 1 908 3 is_stmt 1 view .LVU613
 908:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1964              		.loc 1 908 33 is_stmt 0 view .LVU614
 1965 004a 1793     		str	r3, [sp, #92]
 909:Core/Src/main.c ****   {
 1966              		.loc 1 909 3 is_stmt 1 view .LVU615
 909:Core/Src/main.c ****   {
 1967              		.loc 1 909 7 is_stmt 0 view .LVU616
 1968 004c 15A9     		add	r1, sp, #84
 1969 004e 2448     		ldr	r0, .L134
 1970 0050 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1971              	.LVL117:
 909:Core/Src/main.c ****   {
 1972              		.loc 1 909 6 view .LVU617
 1973 0054 0028     		cmp	r0, #0
 1974 0056 38D1     		bne	.L129
 913:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1975              		.loc 1 913 3 is_stmt 1 view .LVU618
 913:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1976              		.loc 1 913 20 is_stmt 0 view .LVU619
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 68


 1977 0058 6023     		movs	r3, #96
 1978 005a 0E93     		str	r3, [sp, #56]
 914:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1979              		.loc 1 914 3 is_stmt 1 view .LVU620
 914:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1980              		.loc 1 914 19 is_stmt 0 view .LVU621
 1981 005c 0022     		movs	r2, #0
 1982 005e 0F92     		str	r2, [sp, #60]
 915:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1983              		.loc 1 915 3 is_stmt 1 view .LVU622
 915:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1984              		.loc 1 915 24 is_stmt 0 view .LVU623
 1985 0060 1092     		str	r2, [sp, #64]
 916:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1986              		.loc 1 916 3 is_stmt 1 view .LVU624
 916:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1987              		.loc 1 916 25 is_stmt 0 view .LVU625
 1988 0062 1192     		str	r2, [sp, #68]
 917:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1989              		.loc 1 917 3 is_stmt 1 view .LVU626
 917:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1990              		.loc 1 917 24 is_stmt 0 view .LVU627
 1991 0064 1292     		str	r2, [sp, #72]
 918:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1992              		.loc 1 918 3 is_stmt 1 view .LVU628
 918:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1993              		.loc 1 918 25 is_stmt 0 view .LVU629
 1994 0066 1392     		str	r2, [sp, #76]
 919:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1995              		.loc 1 919 3 is_stmt 1 view .LVU630
 919:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1996              		.loc 1 919 26 is_stmt 0 view .LVU631
 1997 0068 1492     		str	r2, [sp, #80]
 920:Core/Src/main.c ****   {
 1998              		.loc 1 920 3 is_stmt 1 view .LVU632
 920:Core/Src/main.c ****   {
 1999              		.loc 1 920 7 is_stmt 0 view .LVU633
 2000 006a 0EA9     		add	r1, sp, #56
 2001 006c 1C48     		ldr	r0, .L134
 2002 006e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2003              	.LVL118:
 920:Core/Src/main.c ****   {
 2004              		.loc 1 920 6 view .LVU634
 2005 0072 0028     		cmp	r0, #0
 2006 0074 2BD1     		bne	.L130
 924:Core/Src/main.c ****   {
 2007              		.loc 1 924 3 is_stmt 1 view .LVU635
 924:Core/Src/main.c ****   {
 2008              		.loc 1 924 7 is_stmt 0 view .LVU636
 2009 0076 0422     		movs	r2, #4
 2010 0078 0EA9     		add	r1, sp, #56
 2011 007a 1948     		ldr	r0, .L134
 2012 007c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2013              	.LVL119:
 924:Core/Src/main.c ****   {
 2014              		.loc 1 924 6 view .LVU637
 2015 0080 38BB     		cbnz	r0, .L131
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 69


 928:Core/Src/main.c ****   {
 2016              		.loc 1 928 3 is_stmt 1 view .LVU638
 928:Core/Src/main.c ****   {
 2017              		.loc 1 928 7 is_stmt 0 view .LVU639
 2018 0082 0822     		movs	r2, #8
 2019 0084 0EA9     		add	r1, sp, #56
 2020 0086 1648     		ldr	r0, .L134
 2021 0088 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2022              	.LVL120:
 928:Core/Src/main.c ****   {
 2023              		.loc 1 928 6 view .LVU640
 2024 008c 18BB     		cbnz	r0, .L132
 932:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2025              		.loc 1 932 3 is_stmt 1 view .LVU641
 932:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2026              		.loc 1 932 40 is_stmt 0 view .LVU642
 2027 008e 0023     		movs	r3, #0
 2028 0090 0193     		str	r3, [sp, #4]
 933:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2029              		.loc 1 933 3 is_stmt 1 view .LVU643
 933:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2030              		.loc 1 933 41 is_stmt 0 view .LVU644
 2031 0092 0293     		str	r3, [sp, #8]
 934:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2032              		.loc 1 934 3 is_stmt 1 view .LVU645
 934:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2033              		.loc 1 934 34 is_stmt 0 view .LVU646
 2034 0094 0393     		str	r3, [sp, #12]
 935:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2035              		.loc 1 935 3 is_stmt 1 view .LVU647
 935:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2036              		.loc 1 935 33 is_stmt 0 view .LVU648
 2037 0096 0493     		str	r3, [sp, #16]
 936:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2038              		.loc 1 936 3 is_stmt 1 view .LVU649
 936:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2039              		.loc 1 936 35 is_stmt 0 view .LVU650
 2040 0098 0593     		str	r3, [sp, #20]
 937:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2041              		.loc 1 937 3 is_stmt 1 view .LVU651
 937:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2042              		.loc 1 937 38 is_stmt 0 view .LVU652
 2043 009a 4FF40052 		mov	r2, #8192
 2044 009e 0692     		str	r2, [sp, #24]
 938:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 2045              		.loc 1 938 3 is_stmt 1 view .LVU653
 938:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 2046              		.loc 1 938 36 is_stmt 0 view .LVU654
 2047 00a0 0793     		str	r3, [sp, #28]
 939:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 2048              		.loc 1 939 3 is_stmt 1 view .LVU655
 939:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 2049              		.loc 1 939 36 is_stmt 0 view .LVU656
 2050 00a2 0893     		str	r3, [sp, #32]
 940:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 2051              		.loc 1 940 3 is_stmt 1 view .LVU657
 940:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 70


 2052              		.loc 1 940 36 is_stmt 0 view .LVU658
 2053 00a4 0993     		str	r3, [sp, #36]
 941:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 2054              		.loc 1 941 3 is_stmt 1 view .LVU659
 941:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 2055              		.loc 1 941 39 is_stmt 0 view .LVU660
 2056 00a6 4FF00072 		mov	r2, #33554432
 2057 00aa 0A92     		str	r2, [sp, #40]
 942:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 2058              		.loc 1 942 3 is_stmt 1 view .LVU661
 942:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 2059              		.loc 1 942 37 is_stmt 0 view .LVU662
 2060 00ac 0B93     		str	r3, [sp, #44]
 943:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2061              		.loc 1 943 3 is_stmt 1 view .LVU663
 943:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2062              		.loc 1 943 37 is_stmt 0 view .LVU664
 2063 00ae 0C93     		str	r3, [sp, #48]
 944:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 2064              		.loc 1 944 3 is_stmt 1 view .LVU665
 944:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 2065              		.loc 1 944 40 is_stmt 0 view .LVU666
 2066 00b0 0D93     		str	r3, [sp, #52]
 945:Core/Src/main.c ****   {
 2067              		.loc 1 945 3 is_stmt 1 view .LVU667
 945:Core/Src/main.c ****   {
 2068              		.loc 1 945 7 is_stmt 0 view .LVU668
 2069 00b2 01A9     		add	r1, sp, #4
 2070 00b4 0A48     		ldr	r0, .L134
 2071 00b6 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 2072              	.LVL121:
 945:Core/Src/main.c ****   {
 2073              		.loc 1 945 6 view .LVU669
 2074 00ba 70B9     		cbnz	r0, .L133
 952:Core/Src/main.c **** 
 2075              		.loc 1 952 3 is_stmt 1 view .LVU670
 2076 00bc 0848     		ldr	r0, .L134
 2077 00be FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2078              	.LVL122:
 954:Core/Src/main.c **** 
 2079              		.loc 1 954 1 is_stmt 0 view .LVU671
 2080 00c2 18B0     		add	sp, sp, #96
 2081              	.LCFI30:
 2082              		.cfi_remember_state
 2083              		.cfi_def_cfa_offset 8
 2084              		@ sp needed
 2085 00c4 10BD     		pop	{r4, pc}
 2086              	.L128:
 2087              	.LCFI31:
 2088              		.cfi_restore_state
 904:Core/Src/main.c ****   }
 2089              		.loc 1 904 5 is_stmt 1 view .LVU672
 2090 00c6 FFF7FEFF 		bl	Error_Handler
 2091              	.LVL123:
 2092              	.L129:
 911:Core/Src/main.c ****   }
 2093              		.loc 1 911 5 view .LVU673
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 71


 2094 00ca FFF7FEFF 		bl	Error_Handler
 2095              	.LVL124:
 2096              	.L130:
 922:Core/Src/main.c ****   }
 2097              		.loc 1 922 5 view .LVU674
 2098 00ce FFF7FEFF 		bl	Error_Handler
 2099              	.LVL125:
 2100              	.L131:
 926:Core/Src/main.c ****   }
 2101              		.loc 1 926 5 view .LVU675
 2102 00d2 FFF7FEFF 		bl	Error_Handler
 2103              	.LVL126:
 2104              	.L132:
 930:Core/Src/main.c ****   }
 2105              		.loc 1 930 5 view .LVU676
 2106 00d6 FFF7FEFF 		bl	Error_Handler
 2107              	.LVL127:
 2108              	.L133:
 947:Core/Src/main.c ****   }
 2109              		.loc 1 947 5 view .LVU677
 2110 00da FFF7FEFF 		bl	Error_Handler
 2111              	.LVL128:
 2112              	.L135:
 2113 00de 00BF     		.align	2
 2114              	.L134:
 2115 00e0 00000000 		.word	.LANCHOR6
 2116 00e4 00340140 		.word	1073820672
 2117              		.cfi_endproc
 2118              	.LFE344:
 2120              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 2121              		.align	1
 2122              		.syntax unified
 2123              		.thumb
 2124              		.thumb_func
 2125              		.fpu fpv4-sp-d16
 2127              	MX_USART3_UART_Init:
 2128              	.LFB346:
 994:Core/Src/main.c **** 
 2129              		.loc 1 994 1 view -0
 2130              		.cfi_startproc
 2131              		@ args = 0, pretend = 0, frame = 0
 2132              		@ frame_needed = 0, uses_anonymous_args = 0
 2133 0000 08B5     		push	{r3, lr}
 2134              	.LCFI32:
 2135              		.cfi_def_cfa_offset 8
 2136              		.cfi_offset 3, -8
 2137              		.cfi_offset 14, -4
1003:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 2138              		.loc 1 1003 3 view .LVU679
1003:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 2139              		.loc 1 1003 19 is_stmt 0 view .LVU680
 2140 0002 1548     		ldr	r0, .L146
 2141 0004 154B     		ldr	r3, .L146+4
 2142 0006 0360     		str	r3, [r0]
1004:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 2143              		.loc 1 1004 3 is_stmt 1 view .LVU681
1004:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 72


 2144              		.loc 1 1004 24 is_stmt 0 view .LVU682
 2145 0008 4FF4E133 		mov	r3, #115200
 2146 000c 4360     		str	r3, [r0, #4]
1005:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 2147              		.loc 1 1005 3 is_stmt 1 view .LVU683
1005:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 2148              		.loc 1 1005 26 is_stmt 0 view .LVU684
 2149 000e 0023     		movs	r3, #0
 2150 0010 8360     		str	r3, [r0, #8]
1006:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 2151              		.loc 1 1006 3 is_stmt 1 view .LVU685
1006:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 2152              		.loc 1 1006 24 is_stmt 0 view .LVU686
 2153 0012 C360     		str	r3, [r0, #12]
1007:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 2154              		.loc 1 1007 3 is_stmt 1 view .LVU687
1007:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 2155              		.loc 1 1007 22 is_stmt 0 view .LVU688
 2156 0014 0361     		str	r3, [r0, #16]
1008:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2157              		.loc 1 1008 3 is_stmt 1 view .LVU689
1008:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2158              		.loc 1 1008 20 is_stmt 0 view .LVU690
 2159 0016 0C22     		movs	r2, #12
 2160 0018 4261     		str	r2, [r0, #20]
1009:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 2161              		.loc 1 1009 3 is_stmt 1 view .LVU691
1009:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 2162              		.loc 1 1009 25 is_stmt 0 view .LVU692
 2163 001a 8361     		str	r3, [r0, #24]
1010:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2164              		.loc 1 1010 3 is_stmt 1 view .LVU693
1010:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2165              		.loc 1 1010 28 is_stmt 0 view .LVU694
 2166 001c C361     		str	r3, [r0, #28]
1011:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 2167              		.loc 1 1011 3 is_stmt 1 view .LVU695
1011:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 2168              		.loc 1 1011 30 is_stmt 0 view .LVU696
 2169 001e 0362     		str	r3, [r0, #32]
1012:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2170              		.loc 1 1012 3 is_stmt 1 view .LVU697
1012:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2171              		.loc 1 1012 30 is_stmt 0 view .LVU698
 2172 0020 4362     		str	r3, [r0, #36]
1013:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 2173              		.loc 1 1013 3 is_stmt 1 view .LVU699
1013:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 2174              		.loc 1 1013 38 is_stmt 0 view .LVU700
 2175 0022 8362     		str	r3, [r0, #40]
1014:Core/Src/main.c ****   {
 2176              		.loc 1 1014 3 is_stmt 1 view .LVU701
1014:Core/Src/main.c ****   {
 2177              		.loc 1 1014 7 is_stmt 0 view .LVU702
 2178 0024 FFF7FEFF 		bl	HAL_UART_Init
 2179              	.LVL129:
1014:Core/Src/main.c ****   {
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 73


 2180              		.loc 1 1014 6 view .LVU703
 2181 0028 70B9     		cbnz	r0, .L142
1018:Core/Src/main.c ****   {
 2182              		.loc 1 1018 3 is_stmt 1 view .LVU704
1018:Core/Src/main.c ****   {
 2183              		.loc 1 1018 7 is_stmt 0 view .LVU705
 2184 002a 0021     		movs	r1, #0
 2185 002c 0A48     		ldr	r0, .L146
 2186 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 2187              	.LVL130:
1018:Core/Src/main.c ****   {
 2188              		.loc 1 1018 6 view .LVU706
 2189 0032 58B9     		cbnz	r0, .L143
1022:Core/Src/main.c ****   {
 2190              		.loc 1 1022 3 is_stmt 1 view .LVU707
1022:Core/Src/main.c ****   {
 2191              		.loc 1 1022 7 is_stmt 0 view .LVU708
 2192 0034 0021     		movs	r1, #0
 2193 0036 0848     		ldr	r0, .L146
 2194 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 2195              	.LVL131:
1022:Core/Src/main.c ****   {
 2196              		.loc 1 1022 6 view .LVU709
 2197 003c 40B9     		cbnz	r0, .L144
1026:Core/Src/main.c ****   {
 2198              		.loc 1 1026 3 is_stmt 1 view .LVU710
1026:Core/Src/main.c ****   {
 2199              		.loc 1 1026 7 is_stmt 0 view .LVU711
 2200 003e 0648     		ldr	r0, .L146
 2201 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 2202              	.LVL132:
1026:Core/Src/main.c ****   {
 2203              		.loc 1 1026 6 view .LVU712
 2204 0044 30B9     		cbnz	r0, .L145
1034:Core/Src/main.c **** 
 2205              		.loc 1 1034 1 view .LVU713
 2206 0046 08BD     		pop	{r3, pc}
 2207              	.L142:
1016:Core/Src/main.c ****   }
 2208              		.loc 1 1016 5 is_stmt 1 view .LVU714
 2209 0048 FFF7FEFF 		bl	Error_Handler
 2210              	.LVL133:
 2211              	.L143:
1020:Core/Src/main.c ****   }
 2212              		.loc 1 1020 5 view .LVU715
 2213 004c FFF7FEFF 		bl	Error_Handler
 2214              	.LVL134:
 2215              	.L144:
1024:Core/Src/main.c ****   }
 2216              		.loc 1 1024 5 view .LVU716
 2217 0050 FFF7FEFF 		bl	Error_Handler
 2218              	.LVL135:
 2219              	.L145:
1028:Core/Src/main.c ****   }
 2220              		.loc 1 1028 5 view .LVU717
 2221 0054 FFF7FEFF 		bl	Error_Handler
 2222              	.LVL136:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 74


 2223              	.L147:
 2224              		.align	2
 2225              	.L146:
 2226 0058 00000000 		.word	.LANCHOR16
 2227 005c 00480040 		.word	1073760256
 2228              		.cfi_endproc
 2229              	.LFE346:
 2231              		.section	.text.MX_SPI2_Init,"ax",%progbits
 2232              		.align	1
 2233              		.syntax unified
 2234              		.thumb
 2235              		.thumb_func
 2236              		.fpu fpv4-sp-d16
 2238              	MX_SPI2_Init:
 2239              	.LFB341:
 695:Core/Src/main.c **** 
 2240              		.loc 1 695 1 view -0
 2241              		.cfi_startproc
 2242              		@ args = 0, pretend = 0, frame = 0
 2243              		@ frame_needed = 0, uses_anonymous_args = 0
 2244 0000 08B5     		push	{r3, lr}
 2245              	.LCFI33:
 2246              		.cfi_def_cfa_offset 8
 2247              		.cfi_offset 3, -8
 2248              		.cfi_offset 14, -4
 705:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2249              		.loc 1 705 3 view .LVU719
 705:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2250              		.loc 1 705 18 is_stmt 0 view .LVU720
 2251 0002 1148     		ldr	r0, .L152
 2252 0004 114B     		ldr	r3, .L152+4
 2253 0006 0360     		str	r3, [r0]
 706:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 2254              		.loc 1 706 3 is_stmt 1 view .LVU721
 706:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 2255              		.loc 1 706 19 is_stmt 0 view .LVU722
 2256 0008 4FF48273 		mov	r3, #260
 2257 000c 4360     		str	r3, [r0, #4]
 707:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_12BIT;
 2258              		.loc 1 707 3 is_stmt 1 view .LVU723
 707:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_12BIT;
 2259              		.loc 1 707 24 is_stmt 0 view .LVU724
 2260 000e 4FF48063 		mov	r3, #1024
 2261 0012 8360     		str	r3, [r0, #8]
 708:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 2262              		.loc 1 708 3 is_stmt 1 view .LVU725
 708:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 2263              		.loc 1 708 23 is_stmt 0 view .LVU726
 2264 0014 4FF43063 		mov	r3, #2816
 2265 0018 C360     		str	r3, [r0, #12]
 709:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2266              		.loc 1 709 3 is_stmt 1 view .LVU727
 709:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2267              		.loc 1 709 26 is_stmt 0 view .LVU728
 2268 001a 0223     		movs	r3, #2
 2269 001c 0361     		str	r3, [r0, #16]
 710:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 75


 2270              		.loc 1 710 3 is_stmt 1 view .LVU729
 710:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2271              		.loc 1 710 23 is_stmt 0 view .LVU730
 2272 001e 0023     		movs	r3, #0
 2273 0020 4361     		str	r3, [r0, #20]
 711:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 2274              		.loc 1 711 3 is_stmt 1 view .LVU731
 711:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 2275              		.loc 1 711 18 is_stmt 0 view .LVU732
 2276 0022 4FF40072 		mov	r2, #512
 2277 0026 8261     		str	r2, [r0, #24]
 712:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2278              		.loc 1 712 3 is_stmt 1 view .LVU733
 712:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2279              		.loc 1 712 32 is_stmt 0 view .LVU734
 2280 0028 2822     		movs	r2, #40
 2281 002a C261     		str	r2, [r0, #28]
 713:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2282              		.loc 1 713 3 is_stmt 1 view .LVU735
 713:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2283              		.loc 1 713 23 is_stmt 0 view .LVU736
 2284 002c 0362     		str	r3, [r0, #32]
 714:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2285              		.loc 1 714 3 is_stmt 1 view .LVU737
 714:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2286              		.loc 1 714 21 is_stmt 0 view .LVU738
 2287 002e 4362     		str	r3, [r0, #36]
 715:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2288              		.loc 1 715 3 is_stmt 1 view .LVU739
 715:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2289              		.loc 1 715 29 is_stmt 0 view .LVU740
 2290 0030 8362     		str	r3, [r0, #40]
 716:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2291              		.loc 1 716 3 is_stmt 1 view .LVU741
 716:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2292              		.loc 1 716 28 is_stmt 0 view .LVU742
 2293 0032 0722     		movs	r2, #7
 2294 0034 C262     		str	r2, [r0, #44]
 717:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2295              		.loc 1 717 3 is_stmt 1 view .LVU743
 717:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2296              		.loc 1 717 24 is_stmt 0 view .LVU744
 2297 0036 0363     		str	r3, [r0, #48]
 718:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2298              		.loc 1 718 3 is_stmt 1 view .LVU745
 718:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2299              		.loc 1 718 23 is_stmt 0 view .LVU746
 2300 0038 0823     		movs	r3, #8
 2301 003a 4363     		str	r3, [r0, #52]
 719:Core/Src/main.c ****   {
 2302              		.loc 1 719 3 is_stmt 1 view .LVU747
 719:Core/Src/main.c ****   {
 2303              		.loc 1 719 7 is_stmt 0 view .LVU748
 2304 003c FFF7FEFF 		bl	HAL_SPI_Init
 2305              	.LVL137:
 719:Core/Src/main.c ****   {
 2306              		.loc 1 719 6 view .LVU749
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 76


 2307 0040 00B9     		cbnz	r0, .L151
 727:Core/Src/main.c **** 
 2308              		.loc 1 727 1 view .LVU750
 2309 0042 08BD     		pop	{r3, pc}
 2310              	.L151:
 721:Core/Src/main.c ****   }
 2311              		.loc 1 721 5 is_stmt 1 view .LVU751
 2312 0044 FFF7FEFF 		bl	Error_Handler
 2313              	.LVL138:
 2314              	.L153:
 2315              		.align	2
 2316              	.L152:
 2317 0048 00000000 		.word	.LANCHOR21
 2318 004c 00380040 		.word	1073756160
 2319              		.cfi_endproc
 2320              	.LFE341:
 2322              		.section	.text.MX_TIM17_Init,"ax",%progbits
 2323              		.align	1
 2324              		.syntax unified
 2325              		.thumb
 2326              		.thumb_func
 2327              		.fpu fpv4-sp-d16
 2329              	MX_TIM17_Init:
 2330              	.LFB345:
 962:Core/Src/main.c **** 
 2331              		.loc 1 962 1 view -0
 2332              		.cfi_startproc
 2333              		@ args = 0, pretend = 0, frame = 0
 2334              		@ frame_needed = 0, uses_anonymous_args = 0
 2335 0000 08B5     		push	{r3, lr}
 2336              	.LCFI34:
 2337              		.cfi_def_cfa_offset 8
 2338              		.cfi_offset 3, -8
 2339              		.cfi_offset 14, -4
 971:Core/Src/main.c ****   htim17.Init.Prescaler = 150;
 2340              		.loc 1 971 3 view .LVU753
 971:Core/Src/main.c ****   htim17.Init.Prescaler = 150;
 2341              		.loc 1 971 19 is_stmt 0 view .LVU754
 2342 0002 0948     		ldr	r0, .L158
 2343 0004 094B     		ldr	r3, .L158+4
 2344 0006 0360     		str	r3, [r0]
 972:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 2345              		.loc 1 972 3 is_stmt 1 view .LVU755
 972:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 2346              		.loc 1 972 25 is_stmt 0 view .LVU756
 2347 0008 9623     		movs	r3, #150
 2348 000a 4360     		str	r3, [r0, #4]
 973:Core/Src/main.c ****   htim17.Init.Period = 65535;
 2349              		.loc 1 973 3 is_stmt 1 view .LVU757
 973:Core/Src/main.c ****   htim17.Init.Period = 65535;
 2350              		.loc 1 973 27 is_stmt 0 view .LVU758
 2351 000c 0023     		movs	r3, #0
 2352 000e 8360     		str	r3, [r0, #8]
 974:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2353              		.loc 1 974 3 is_stmt 1 view .LVU759
 974:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2354              		.loc 1 974 22 is_stmt 0 view .LVU760
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 77


 2355 0010 4FF6FF72 		movw	r2, #65535
 2356 0014 C260     		str	r2, [r0, #12]
 975:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 2357              		.loc 1 975 3 is_stmt 1 view .LVU761
 975:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 2358              		.loc 1 975 29 is_stmt 0 view .LVU762
 2359 0016 0361     		str	r3, [r0, #16]
 976:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2360              		.loc 1 976 3 is_stmt 1 view .LVU763
 976:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2361              		.loc 1 976 33 is_stmt 0 view .LVU764
 2362 0018 4361     		str	r3, [r0, #20]
 977:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 2363              		.loc 1 977 3 is_stmt 1 view .LVU765
 977:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 2364              		.loc 1 977 33 is_stmt 0 view .LVU766
 2365 001a 8361     		str	r3, [r0, #24]
 978:Core/Src/main.c ****   {
 2366              		.loc 1 978 3 is_stmt 1 view .LVU767
 978:Core/Src/main.c ****   {
 2367              		.loc 1 978 7 is_stmt 0 view .LVU768
 2368 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 2369              	.LVL139:
 978:Core/Src/main.c ****   {
 2370              		.loc 1 978 6 view .LVU769
 2371 0020 00B9     		cbnz	r0, .L157
 986:Core/Src/main.c **** 
 2372              		.loc 1 986 1 view .LVU770
 2373 0022 08BD     		pop	{r3, pc}
 2374              	.L157:
 980:Core/Src/main.c ****   }
 2375              		.loc 1 980 5 is_stmt 1 view .LVU771
 2376 0024 FFF7FEFF 		bl	Error_Handler
 2377              	.LVL140:
 2378              	.L159:
 2379              		.align	2
 2380              	.L158:
 2381 0028 00000000 		.word	.LANCHOR5
 2382 002c 00480140 		.word	1073825792
 2383              		.cfi_endproc
 2384              	.LFE345:
 2386              		.section	.text.SystemClock_Config,"ax",%progbits
 2387              		.align	1
 2388              		.global	SystemClock_Config
 2389              		.syntax unified
 2390              		.thumb
 2391              		.thumb_func
 2392              		.fpu fpv4-sp-d16
 2394              	SystemClock_Config:
 2395              	.LFB337:
 456:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2396              		.loc 1 456 1 view -0
 2397              		.cfi_startproc
 2398              		@ args = 0, pretend = 0, frame = 80
 2399              		@ frame_needed = 0, uses_anonymous_args = 0
 2400 0000 00B5     		push	{lr}
 2401              	.LCFI35:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 78


 2402              		.cfi_def_cfa_offset 4
 2403              		.cfi_offset 14, -4
 2404 0002 95B0     		sub	sp, sp, #84
 2405              	.LCFI36:
 2406              		.cfi_def_cfa_offset 88
 457:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2407              		.loc 1 457 3 view .LVU773
 457:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2408              		.loc 1 457 22 is_stmt 0 view .LVU774
 2409 0004 3822     		movs	r2, #56
 2410 0006 0021     		movs	r1, #0
 2411 0008 06A8     		add	r0, sp, #24
 2412 000a FFF7FEFF 		bl	memset
 2413              	.LVL141:
 458:Core/Src/main.c **** 
 2414              		.loc 1 458 3 is_stmt 1 view .LVU775
 458:Core/Src/main.c **** 
 2415              		.loc 1 458 22 is_stmt 0 view .LVU776
 2416 000e 0023     		movs	r3, #0
 2417 0010 0193     		str	r3, [sp, #4]
 2418 0012 0293     		str	r3, [sp, #8]
 2419 0014 0393     		str	r3, [sp, #12]
 2420 0016 0493     		str	r3, [sp, #16]
 2421 0018 0593     		str	r3, [sp, #20]
 462:Core/Src/main.c **** 
 2422              		.loc 1 462 3 is_stmt 1 view .LVU777
 2423 001a 4FF40070 		mov	r0, #512
 2424 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 2425              	.LVL142:
 467:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2426              		.loc 1 467 3 view .LVU778
 467:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2427              		.loc 1 467 36 is_stmt 0 view .LVU779
 2428 0022 0223     		movs	r3, #2
 2429 0024 0693     		str	r3, [sp, #24]
 468:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2430              		.loc 1 468 3 is_stmt 1 view .LVU780
 468:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2431              		.loc 1 468 30 is_stmt 0 view .LVU781
 2432 0026 4FF48072 		mov	r2, #256
 2433 002a 0992     		str	r2, [sp, #36]
 469:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2434              		.loc 1 469 3 is_stmt 1 view .LVU782
 469:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2435              		.loc 1 469 41 is_stmt 0 view .LVU783
 2436 002c 4022     		movs	r2, #64
 2437 002e 0A92     		str	r2, [sp, #40]
 470:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2438              		.loc 1 470 3 is_stmt 1 view .LVU784
 470:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2439              		.loc 1 470 34 is_stmt 0 view .LVU785
 2440 0030 0D93     		str	r3, [sp, #52]
 471:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 2441              		.loc 1 471 3 is_stmt 1 view .LVU786
 471:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 2442              		.loc 1 471 35 is_stmt 0 view .LVU787
 2443 0032 0E93     		str	r3, [sp, #56]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 79


 472:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 2444              		.loc 1 472 3 is_stmt 1 view .LVU788
 472:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 2445              		.loc 1 472 30 is_stmt 0 view .LVU789
 2446 0034 0422     		movs	r2, #4
 2447 0036 0F92     		str	r2, [sp, #60]
 473:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2448              		.loc 1 473 3 is_stmt 1 view .LVU790
 473:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2449              		.loc 1 473 30 is_stmt 0 view .LVU791
 2450 0038 4B22     		movs	r2, #75
 2451 003a 1092     		str	r2, [sp, #64]
 474:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 2452              		.loc 1 474 3 is_stmt 1 view .LVU792
 474:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 2453              		.loc 1 474 30 is_stmt 0 view .LVU793
 2454 003c 1193     		str	r3, [sp, #68]
 475:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 2455              		.loc 1 475 3 is_stmt 1 view .LVU794
 475:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 2456              		.loc 1 475 30 is_stmt 0 view .LVU795
 2457 003e 1293     		str	r3, [sp, #72]
 476:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2458              		.loc 1 476 3 is_stmt 1 view .LVU796
 476:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2459              		.loc 1 476 30 is_stmt 0 view .LVU797
 2460 0040 1393     		str	r3, [sp, #76]
 477:Core/Src/main.c ****   {
 2461              		.loc 1 477 3 is_stmt 1 view .LVU798
 477:Core/Src/main.c ****   {
 2462              		.loc 1 477 7 is_stmt 0 view .LVU799
 2463 0042 06A8     		add	r0, sp, #24
 2464 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2465              	.LVL143:
 477:Core/Src/main.c ****   {
 2466              		.loc 1 477 6 view .LVU800
 2467 0048 80B9     		cbnz	r0, .L164
 484:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2468              		.loc 1 484 3 is_stmt 1 view .LVU801
 484:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2469              		.loc 1 484 31 is_stmt 0 view .LVU802
 2470 004a 0F23     		movs	r3, #15
 2471 004c 0193     		str	r3, [sp, #4]
 486:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2472              		.loc 1 486 3 is_stmt 1 view .LVU803
 486:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2473              		.loc 1 486 34 is_stmt 0 view .LVU804
 2474 004e 0323     		movs	r3, #3
 2475 0050 0293     		str	r3, [sp, #8]
 487:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2476              		.loc 1 487 3 is_stmt 1 view .LVU805
 487:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2477              		.loc 1 487 35 is_stmt 0 view .LVU806
 2478 0052 0023     		movs	r3, #0
 2479 0054 0393     		str	r3, [sp, #12]
 488:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2480              		.loc 1 488 3 is_stmt 1 view .LVU807
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 80


 488:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2481              		.loc 1 488 36 is_stmt 0 view .LVU808
 2482 0056 0493     		str	r3, [sp, #16]
 489:Core/Src/main.c **** 
 2483              		.loc 1 489 3 is_stmt 1 view .LVU809
 489:Core/Src/main.c **** 
 2484              		.loc 1 489 36 is_stmt 0 view .LVU810
 2485 0058 0593     		str	r3, [sp, #20]
 491:Core/Src/main.c ****   {
 2486              		.loc 1 491 3 is_stmt 1 view .LVU811
 491:Core/Src/main.c ****   {
 2487              		.loc 1 491 7 is_stmt 0 view .LVU812
 2488 005a 0421     		movs	r1, #4
 2489 005c 0DEB0100 		add	r0, sp, r1
 2490 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2491              	.LVL144:
 491:Core/Src/main.c ****   {
 2492              		.loc 1 491 6 view .LVU813
 2493 0064 20B9     		cbnz	r0, .L165
 495:Core/Src/main.c **** 
 2494              		.loc 1 495 1 view .LVU814
 2495 0066 15B0     		add	sp, sp, #84
 2496              	.LCFI37:
 2497              		.cfi_remember_state
 2498              		.cfi_def_cfa_offset 4
 2499              		@ sp needed
 2500 0068 5DF804FB 		ldr	pc, [sp], #4
 2501              	.L164:
 2502              	.LCFI38:
 2503              		.cfi_restore_state
 479:Core/Src/main.c ****   }
 2504              		.loc 1 479 5 is_stmt 1 view .LVU815
 2505 006c FFF7FEFF 		bl	Error_Handler
 2506              	.LVL145:
 2507              	.L165:
 493:Core/Src/main.c ****   }
 2508              		.loc 1 493 5 view .LVU816
 2509 0070 FFF7FEFF 		bl	Error_Handler
 2510              	.LVL146:
 2511              		.cfi_endproc
 2512              	.LFE337:
 2514              		.global	__aeabi_dadd
 2515              		.global	__aeabi_dcmpgt
 2516              		.section	.text.main,"ax",%progbits
 2517              		.align	1
 2518              		.global	main
 2519              		.syntax unified
 2520              		.thumb
 2521              		.thumb_func
 2522              		.fpu fpv4-sp-d16
 2524              	main:
 2525              	.LFB336:
 321:Core/Src/main.c **** 
 2526              		.loc 1 321 1 view -0
 2527              		.cfi_startproc
 2528              		@ args = 0, pretend = 0, frame = 0
 2529              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 81


 2530 0000 2DE9D043 		push	{r4, r6, r7, r8, r9, lr}
 2531              	.LCFI39:
 2532              		.cfi_def_cfa_offset 24
 2533              		.cfi_offset 4, -24
 2534              		.cfi_offset 6, -20
 2535              		.cfi_offset 7, -16
 2536              		.cfi_offset 8, -12
 2537              		.cfi_offset 9, -8
 2538              		.cfi_offset 14, -4
 2539 0004 2DED028B 		vpush.64	{d8}
 2540              	.LCFI40:
 2541              		.cfi_def_cfa_offset 32
 2542              		.cfi_offset 80, -32
 2543              		.cfi_offset 81, -28
 329:Core/Src/main.c **** 
 2544              		.loc 1 329 3 view .LVU818
 2545 0008 FFF7FEFF 		bl	HAL_Init
 2546              	.LVL147:
 335:Core/Src/main.c **** 
 2547              		.loc 1 335 3 view .LVU819
 2548 000c FFF7FEFF 		bl	SystemClock_Config
 2549              	.LVL148:
 341:Core/Src/main.c ****   MX_ADC1_Init();
 2550              		.loc 1 341 3 view .LVU820
 2551 0010 FFF7FEFF 		bl	MX_GPIO_Init
 2552              	.LVL149:
 342:Core/Src/main.c ****   MX_ADC2_Init();
 2553              		.loc 1 342 3 view .LVU821
 2554 0014 FFF7FEFF 		bl	MX_ADC1_Init
 2555              	.LVL150:
 343:Core/Src/main.c ****   MX_SPI1_Init();
 2556              		.loc 1 343 3 view .LVU822
 2557 0018 FFF7FEFF 		bl	MX_ADC2_Init
 2558              	.LVL151:
 344:Core/Src/main.c ****   MX_TIM1_Init();
 2559              		.loc 1 344 3 view .LVU823
 2560 001c FFF7FEFF 		bl	MX_SPI1_Init
 2561              	.LVL152:
 345:Core/Src/main.c ****   MX_TIM2_Init();
 2562              		.loc 1 345 3 view .LVU824
 2563 0020 FFF7FEFF 		bl	MX_TIM1_Init
 2564              	.LVL153:
 346:Core/Src/main.c ****   MX_TIM8_Init();
 2565              		.loc 1 346 3 view .LVU825
 2566 0024 FFF7FEFF 		bl	MX_TIM2_Init
 2567              	.LVL154:
 347:Core/Src/main.c ****   MX_USART3_UART_Init();
 2568              		.loc 1 347 3 view .LVU826
 2569 0028 FFF7FEFF 		bl	MX_TIM8_Init
 2570              	.LVL155:
 348:Core/Src/main.c ****   MX_SPI2_Init();
 2571              		.loc 1 348 3 view .LVU827
 2572 002c FFF7FEFF 		bl	MX_USART3_UART_Init
 2573              	.LVL156:
 349:Core/Src/main.c ****   MX_TIM17_Init();
 2574              		.loc 1 349 3 view .LVU828
 2575 0030 FFF7FEFF 		bl	MX_SPI2_Init
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 82


 2576              	.LVL157:
 350:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2577              		.loc 1 350 3 view .LVU829
 2578 0034 FFF7FEFF 		bl	MX_TIM17_Init
 2579              	.LVL158:
 358:Core/Src/main.c ****   motor.adc = &hadc1;
 2580              		.loc 1 358 3 view .LVU830
 358:Core/Src/main.c ****   motor.adc = &hadc1;
 2581              		.loc 1 358 13 is_stmt 0 view .LVU831
 2582 0038 614C     		ldr	r4, .L181+24
 2583 003a 624B     		ldr	r3, .L181+28
 2584 003c 2360     		str	r3, [r4]
 359:Core/Src/main.c ****   motor.encoder = &hspi2;
 2585              		.loc 1 359 3 is_stmt 1 view .LVU832
 359:Core/Src/main.c ****   motor.encoder = &hspi2;
 2586              		.loc 1 359 13 is_stmt 0 view .LVU833
 2587 003e 624B     		ldr	r3, .L181+32
 2588 0040 E363     		str	r3, [r4, #60]
 360:Core/Src/main.c ****   // Enable pins
 2589              		.loc 1 360 3 is_stmt 1 view .LVU834
 360:Core/Src/main.c ****   // Enable pins
 2590              		.loc 1 360 17 is_stmt 0 view .LVU835
 2591 0042 624B     		ldr	r3, .L181+36
 2592 0044 E364     		str	r3, [r4, #76]
 362:Core/Src/main.c ****   motor.enablePins[1] = enb;
 2593              		.loc 1 362 3 is_stmt 1 view .LVU836
 362:Core/Src/main.c ****   motor.enablePins[1] = enb;
 2594              		.loc 1 362 23 is_stmt 0 view .LVU837
 2595 0046 624A     		ldr	r2, .L181+40
 2596 0048 04F11C03 		add	r3, r4, #28
 2597 004c 92E80300 		ldm	r2, {r0, r1}
 2598 0050 83E80300 		stm	r3, {r0, r1}
 363:Core/Src/main.c ****   motor.enablePins[2] = enc;
 2599              		.loc 1 363 3 is_stmt 1 view .LVU838
 363:Core/Src/main.c ****   motor.enablePins[2] = enc;
 2600              		.loc 1 363 23 is_stmt 0 view .LVU839
 2601 0054 5F4A     		ldr	r2, .L181+44
 2602 0056 04F12403 		add	r3, r4, #36
 2603 005a 92E80300 		ldm	r2, {r0, r1}
 2604 005e 83E80300 		stm	r3, {r0, r1}
 364:Core/Src/main.c ****   motor.motorSleep = motor_Sleep;
 2605              		.loc 1 364 3 is_stmt 1 view .LVU840
 364:Core/Src/main.c ****   motor.motorSleep = motor_Sleep;
 2606              		.loc 1 364 23 is_stmt 0 view .LVU841
 2607 0062 5D4A     		ldr	r2, .L181+48
 2608 0064 04F12C03 		add	r3, r4, #44
 2609 0068 92E80300 		ldm	r2, {r0, r1}
 2610 006c 83E80300 		stm	r3, {r0, r1}
 365:Core/Src/main.c ****   motor.hallPins[0] = Hall_1;
 2611              		.loc 1 365 3 is_stmt 1 view .LVU842
 365:Core/Src/main.c ****   motor.hallPins[0] = Hall_1;
 2612              		.loc 1 365 20 is_stmt 0 view .LVU843
 2613 0070 5A4B     		ldr	r3, .L181+52
 2614 0072 04F13402 		add	r2, r4, #52
 2615 0076 93E80300 		ldm	r3, {r0, r1}
 2616 007a 82E80300 		stm	r2, {r0, r1}
 366:Core/Src/main.c ****   motor.hallPins[1] = Hall_2;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 83


 2617              		.loc 1 366 3 is_stmt 1 view .LVU844
 366:Core/Src/main.c ****   motor.hallPins[1] = Hall_2;
 2618              		.loc 1 366 21 is_stmt 0 view .LVU845
 2619 007e 5849     		ldr	r1, .L181+56
 2620 0080 221D     		adds	r2, r4, #4
 2621 0082 03C9     		ldm	r1, {r0, r1}
 2622 0084 82E80300 		stm	r2, {r0, r1}
 367:Core/Src/main.c ****   motor.hallPins[2] = Hall_3;
 2623              		.loc 1 367 3 is_stmt 1 view .LVU846
 367:Core/Src/main.c ****   motor.hallPins[2] = Hall_3;
 2624              		.loc 1 367 21 is_stmt 0 view .LVU847
 2625 0088 5649     		ldr	r1, .L181+60
 2626 008a 04F10C02 		add	r2, r4, #12
 2627 008e 03C9     		ldm	r1, {r0, r1}
 2628 0090 82E80300 		stm	r2, {r0, r1}
 368:Core/Src/main.c ****   motor.dutyCycle = 0.3;
 2629              		.loc 1 368 3 is_stmt 1 view .LVU848
 368:Core/Src/main.c ****   motor.dutyCycle = 0.3;
 2630              		.loc 1 368 21 is_stmt 0 view .LVU849
 2631 0094 5449     		ldr	r1, .L181+64
 2632 0096 04F11402 		add	r2, r4, #20
 2633 009a 03C9     		ldm	r1, {r0, r1}
 2634 009c 82E80300 		stm	r2, {r0, r1}
 369:Core/Src/main.c ****   motor.dir = 1;        // make go forward
 2635              		.loc 1 369 3 is_stmt 1 view .LVU850
 369:Core/Src/main.c ****   motor.dir = 1;        // make go forward
 2636              		.loc 1 369 19 is_stmt 0 view .LVU851
 2637 00a0 524A     		ldr	r2, .L181+68
 2638 00a2 C4F88820 		str	r2, [r4, #136]	@ float
 370:Core/Src/main.c ****   HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1);
 2639              		.loc 1 370 3 is_stmt 1 view .LVU852
 370:Core/Src/main.c ****   HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1);
 2640              		.loc 1 370 13 is_stmt 0 view .LVU853
 2641 00a6 0122     		movs	r2, #1
 2642 00a8 84F8A720 		strb	r2, [r4, #167]
 371:Core/Src/main.c ****   MOTOR_init(&motor);
 2643              		.loc 1 371 3 is_stmt 1 view .LVU854
 2644 00ac 9988     		ldrh	r1, [r3, #4]
 2645 00ae 1868     		ldr	r0, [r3]
 2646 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2647              	.LVL159:
 372:Core/Src/main.c ****   if( HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1) != HAL_OK){
 2648              		.loc 1 372 3 view .LVU855
 2649 00b4 2046     		mov	r0, r4
 2650 00b6 FFF7FEFF 		bl	MOTOR_init
 2651              	.LVL160:
 373:Core/Src/main.c ****   	  Error_Handler();
 2652              		.loc 1 373 3 view .LVU856
 373:Core/Src/main.c ****   	  Error_Handler();
 2653              		.loc 1 373 7 is_stmt 0 view .LVU857
 2654 00ba 0021     		movs	r1, #0
 2655 00bc 4C48     		ldr	r0, .L181+72
 2656 00be FFF7FEFF 		bl	HAL_TIM_IC_Start_IT
 2657              	.LVL161:
 373:Core/Src/main.c ****   	  Error_Handler();
 2658              		.loc 1 373 5 view .LVU858
 2659 00c2 08B1     		cbz	r0, .L167
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 84


 374:Core/Src/main.c ****   }
 2660              		.loc 1 374 6 is_stmt 1 view .LVU859
 2661 00c4 FFF7FEFF 		bl	Error_Handler
 2662              	.LVL162:
 2663              	.L167:
 376:Core/Src/main.c **** 	  Error_Handler();
 2664              		.loc 1 376 3 view .LVU860
 376:Core/Src/main.c **** 	  Error_Handler();
 2665              		.loc 1 376 7 is_stmt 0 view .LVU861
 2666 00c8 0421     		movs	r1, #4
 2667 00ca 4948     		ldr	r0, .L181+72
 2668 00cc FFF7FEFF 		bl	HAL_TIM_IC_Start_IT
 2669              	.LVL163:
 376:Core/Src/main.c **** 	  Error_Handler();
 2670              		.loc 1 376 5 view .LVU862
 2671 00d0 08B1     		cbz	r0, .L168
 377:Core/Src/main.c ****   }
 2672              		.loc 1 377 4 is_stmt 1 view .LVU863
 2673 00d2 FFF7FEFF 		bl	Error_Handler
 2674              	.LVL164:
 2675              	.L168:
 379:Core/Src/main.c ****   	  Error_Handler();
 2676              		.loc 1 379 3 view .LVU864
 379:Core/Src/main.c ****   	  Error_Handler();
 2677              		.loc 1 379 7 is_stmt 0 view .LVU865
 2678 00d6 0C21     		movs	r1, #12
 2679 00d8 4548     		ldr	r0, .L181+72
 2680 00da FFF7FEFF 		bl	HAL_TIM_IC_Start_IT
 2681              	.LVL165:
 379:Core/Src/main.c ****   	  Error_Handler();
 2682              		.loc 1 379 5 view .LVU866
 2683 00de 18B9     		cbnz	r0, .L179
 382:Core/Src/main.c **** //
 2684              		.loc 1 382 3 is_stmt 1 view .LVU867
 382:Core/Src/main.c **** //
 2685              		.loc 1 382 15 is_stmt 0 view .LVU868
 2686 00e0 444B     		ldr	r3, .L181+76
 2687 00e2 0022     		movs	r2, #0
 2688 00e4 1A60     		str	r2, [r3]
 387:Core/Src/main.c ****   double kd = 0.0008;
 2689              		.loc 1 387 3 is_stmt 1 view .LVU869
 2690              	.LVL166:
 388:Core/Src/main.c ****   double lastDuty = 0;
 2691              		.loc 1 388 3 view .LVU870
 389:Core/Src/main.c ****   double speedErr = 0;
 2692              		.loc 1 389 3 view .LVU871
 390:Core/Src/main.c **** 	//goTo(5000);
 2693              		.loc 1 390 3 view .LVU872
 390:Core/Src/main.c **** 	//goTo(5000);
 2694              		.loc 1 390 3 is_stmt 0 view .LVU873
 2695 00e6 0AE0     		b	.L174
 2696              	.LVL167:
 2697              	.L179:
 380:Core/Src/main.c ****   }
 2698              		.loc 1 380 6 is_stmt 1 view .LVU874
 2699 00e8 FFF7FEFF 		bl	Error_Handler
 2700              	.LVL168:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 85


 2701              	.L180:
 429:Core/Src/main.c **** 		}
 2702              		.loc 1 429 4 view .LVU875
 429:Core/Src/main.c **** 		}
 2703              		.loc 1 429 20 is_stmt 0 view .LVU876
 2704 00ec 424A     		ldr	r2, .L181+80
 2705 00ee C4F88820 		str	r2, [r4, #136]	@ float
 2706              	.L172:
 441:Core/Src/main.c **** 	    //MOTOR_task(&motor); // spins motor continu` ously
 2707              		.loc 1 441 6 is_stmt 1 view .LVU877
 2708 00f2 3348     		ldr	r0, .L181+24
 2709 00f4 FFF7FEFF 		bl	MOTOR_SVPWMtask
 2710              	.LVL169:
 445:Core/Src/main.c **** 		lastDuty = motor.dutyCycle;
 2711              		.loc 1 445 6 view .LVU878
 445:Core/Src/main.c **** 		lastDuty = motor.dutyCycle;
 2712              		.loc 1 445 19 is_stmt 0 view .LVU879
 2713 00f8 404B     		ldr	r3, .L181+84
 2714 00fa 83ED008A 		vstr.32	s16, [r3]
 446:Core/Src/main.c ****   }
 2715              		.loc 1 446 3 is_stmt 1 view .LVU880
 2716              	.LVL170:
 396:Core/Src/main.c ****   {
 2717              		.loc 1 396 9 view .LVU881
 2718              	.L174:
 396:Core/Src/main.c ****   {
 2719              		.loc 1 396 3 view .LVU882
 402:Core/Src/main.c **** 	    /**
 2720              		.loc 1 402 6 view .LVU883
 2721 00fe 304C     		ldr	r4, .L181+24
 2722 0100 2046     		mov	r0, r4
 2723 0102 FFF7FEFF 		bl	readHalls
 2724              	.LVL171:
 426:Core/Src/main.c **** 	  motor.dutyCycle = motor.dutyCycle + (double)(kp *speedErr) + (double)(kd * (speedErr - lastSpeed
 2725              		.loc 1 426 4 view .LVU884
 426:Core/Src/main.c **** 	  motor.dutyCycle = motor.dutyCycle + (double)(kp *speedErr) + (double)(kd * (speedErr - lastSpeed
 2726              		.loc 1 426 38 is_stmt 0 view .LVU885
 2727 0106 D4ED247A 		vldr.32	s15, [r4, #144]
 426:Core/Src/main.c **** 	  motor.dutyCycle = motor.dutyCycle + (double)(kp *speedErr) + (double)(kd * (speedErr - lastSpeed
 2728              		.loc 1 426 31 view .LVU886
 2729 010a 9FED3D8A 		vldr.32	s16, .L181+88
 2730 010e 38EE678A 		vsub.f32	s16, s16, s15
 426:Core/Src/main.c **** 	  motor.dutyCycle = motor.dutyCycle + (double)(kp *speedErr) + (double)(kd * (speedErr - lastSpeed
 2731              		.loc 1 426 13 view .LVU887
 2732 0112 18EE100A 		vmov	r0, s16
 2733 0116 FFF7FEFF 		bl	__aeabi_f2d
 2734              	.LVL172:
 2735 011a 0646     		mov	r6, r0
 2736 011c 0F46     		mov	r7, r1
 2737              	.LVL173:
 427:Core/Src/main.c **** 		if(motor.dutyCycle > 0.4){
 2738              		.loc 1 427 4 is_stmt 1 view .LVU888
 427:Core/Src/main.c **** 		if(motor.dutyCycle > 0.4){
 2739              		.loc 1 427 27 is_stmt 0 view .LVU889
 2740 011e D4F88800 		ldr	r0, [r4, #136]	@ float
 2741 0122 FFF7FEFF 		bl	__aeabi_f2d
 2742              	.LVL174:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 86


 2743 0126 8046     		mov	r8, r0
 2744 0128 8946     		mov	r9, r1
 427:Core/Src/main.c **** 		if(motor.dutyCycle > 0.4){
 2745              		.loc 1 427 40 view .LVU890
 2746 012a 1FA3     		adr	r3, .L181
 2747 012c D3E90023 		ldrd	r2, [r3]
 2748 0130 3046     		mov	r0, r6
 2749 0132 3946     		mov	r1, r7
 2750 0134 FFF7FEFF 		bl	__aeabi_dmul
 2751              	.LVL175:
 2752 0138 0246     		mov	r2, r0
 2753 013a 0B46     		mov	r3, r1
 427:Core/Src/main.c **** 		if(motor.dutyCycle > 0.4){
 2754              		.loc 1 427 38 view .LVU891
 2755 013c 4046     		mov	r0, r8
 2756 013e 4946     		mov	r1, r9
 2757 0140 FFF7FEFF 		bl	__aeabi_dadd
 2758              	.LVL176:
 2759 0144 8046     		mov	r8, r0
 2760 0146 8946     		mov	r9, r1
 427:Core/Src/main.c **** 		if(motor.dutyCycle > 0.4){
 2761              		.loc 1 427 89 view .LVU892
 2762 0148 2C4B     		ldr	r3, .L181+84
 2763 014a 1868     		ldr	r0, [r3]	@ float
 2764 014c FFF7FEFF 		bl	__aeabi_f2d
 2765              	.LVL177:
 2766 0150 0246     		mov	r2, r0
 2767 0152 0B46     		mov	r3, r1
 2768 0154 3046     		mov	r0, r6
 2769 0156 3946     		mov	r1, r7
 2770 0158 FFF7FEFF 		bl	__aeabi_dsub
 2771              	.LVL178:
 427:Core/Src/main.c **** 		if(motor.dutyCycle > 0.4){
 2772              		.loc 1 427 65 view .LVU893
 2773 015c 14A3     		adr	r3, .L181+8
 2774 015e D3E90023 		ldrd	r2, [r3]
 2775 0162 FFF7FEFF 		bl	__aeabi_dmul
 2776              	.LVL179:
 2777 0166 0246     		mov	r2, r0
 2778 0168 0B46     		mov	r3, r1
 427:Core/Src/main.c **** 		if(motor.dutyCycle > 0.4){
 2779              		.loc 1 427 63 view .LVU894
 2780 016a 4046     		mov	r0, r8
 2781 016c 4946     		mov	r1, r9
 2782 016e FFF7FEFF 		bl	__aeabi_dadd
 2783              	.LVL180:
 2784 0172 FFF7FEFF 		bl	__aeabi_d2f
 2785              	.LVL181:
 2786 0176 08EE900A 		vmov	s17, r0
 427:Core/Src/main.c **** 		if(motor.dutyCycle > 0.4){
 2787              		.loc 1 427 20 view .LVU895
 2788 017a C4F88800 		str	r0, [r4, #136]	@ float
 428:Core/Src/main.c **** 			motor.dutyCycle = 0.4f;
 2789              		.loc 1 428 3 is_stmt 1 view .LVU896
 428:Core/Src/main.c **** 			motor.dutyCycle = 0.4f;
 2790              		.loc 1 428 11 is_stmt 0 view .LVU897
 2791 017e FFF7FEFF 		bl	__aeabi_f2d
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 87


 2792              	.LVL182:
 428:Core/Src/main.c **** 			motor.dutyCycle = 0.4f;
 2793              		.loc 1 428 5 view .LVU898
 2794 0182 0DA3     		adr	r3, .L181+16
 2795 0184 D3E90023 		ldrd	r2, [r3]
 2796 0188 FFF7FEFF 		bl	__aeabi_dcmpgt
 2797              	.LVL183:
 2798 018c 0028     		cmp	r0, #0
 2799 018e ADD1     		bne	.L180
 431:Core/Src/main.c **** 			motor.dutyCycle = 0.005f;
 2800              		.loc 1 431 8 is_stmt 1 view .LVU899
 431:Core/Src/main.c **** 			motor.dutyCycle = 0.005f;
 2801              		.loc 1 431 10 is_stmt 0 view .LVU900
 2802 0190 DFED1C7A 		vldr.32	s15, .L181+92
 2803 0194 F4EEE78A 		vcmpe.f32	s17, s15
 2804 0198 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2805 019c A9D5     		bpl	.L172
 432:Core/Src/main.c **** 		}
 2806              		.loc 1 432 4 is_stmt 1 view .LVU901
 432:Core/Src/main.c **** 		}
 2807              		.loc 1 432 20 is_stmt 0 view .LVU902
 2808 019e 084B     		ldr	r3, .L181+24
 2809 01a0 C3ED227A 		vstr.32	s15, [r3, #136]
 2810 01a4 A5E7     		b	.L172
 2811              	.L182:
 2812 01a6 00BF     		.align	3
 2813              	.L181:
 2814 01a8 76830DF4 		.word	-200440970
 2815 01ac F521943E 		.word	1049895413
 2816 01b0 2D431CEB 		.word	-350469331
 2817 01b4 E2364A3F 		.word	1061828322
 2818 01b8 9A999999 		.word	-1717986918
 2819 01bc 9999D93F 		.word	1071225241
 2820 01c0 00000000 		.word	.LANCHOR3
 2821 01c4 00000000 		.word	.LANCHOR19
 2822 01c8 00000000 		.word	.LANCHOR17
 2823 01cc 00000000 		.word	.LANCHOR21
 2824 01d0 00000000 		.word	.LANCHOR22
 2825 01d4 00000000 		.word	.LANCHOR23
 2826 01d8 00000000 		.word	.LANCHOR24
 2827 01dc 00000000 		.word	.LANCHOR4
 2828 01e0 00000000 		.word	.LANCHOR25
 2829 01e4 00000000 		.word	.LANCHOR26
 2830 01e8 00000000 		.word	.LANCHOR27
 2831 01ec 9A99993E 		.word	1050253722
 2832 01f0 00000000 		.word	.LANCHOR20
 2833 01f4 00000000 		.word	.LANCHOR28
 2834 01f8 CDCCCC3E 		.word	1053609165
 2835 01fc 00000000 		.word	.LANCHOR29
 2836 0200 0000C842 		.word	1120403456
 2837 0204 0AD7A33B 		.word	1000593162
 2838              		.cfi_endproc
 2839              	.LFE336:
 2841              		.global	node
 2842              		.global	toggleState
 2843              		.global	timerCount
 2844              		.global	revolutions
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 88


 2845              		.global	hallCount
 2846              		.global	lastHallState
 2847              		.global	frequency
 2848              		.global	isFirstCap
 2849              		.global	Difference
 2850              		.global	timVal2
 2851              		.global	timVal1
 2852              		.global	nextState
 2853              		.global	startState
 2854              		.global	address
 2855              		.global	retDA
 2856              		.global	isDA
 2857              		.global	rx_buff
 2858              		.global	proxi
 2859              		.global	motor_Sleep
 2860              		.global	enc
 2861              		.global	enb
 2862              		.global	ena
 2863              		.global	doDMArx
 2864              		.global	newAngle
 2865              		.global	imuCS
 2866              		.global	imuInt
 2867              		.global	txen
 2868              		.global	fault
 2869              		.global	Hall_3
 2870              		.global	Hall_2
 2871              		.global	Hall_1
 2872              		.global	motor
 2873              		.global	angle
 2874              		.global	lastSpeedErr
 2875              		.global	combinedSpeed
 2876              		.global	frequency3
 2877              		.global	isFirstCap3
 2878              		.global	Difference3
 2879              		.global	tim3Val2
 2880              		.global	tim3Val1
 2881              		.global	frequency2
 2882              		.global	isFirstCap2
 2883              		.global	Difference2
 2884              		.global	tim2Val2
 2885              		.global	tim2Val1
 2886              		.global	frequency1
 2887              		.global	isFirstCap1
 2888              		.global	Difference1
 2889              		.global	tim1Val2
 2890              		.global	tim1Val1
 2891              		.global	uartDataReady
 2892              		.global	adcDataReady
 2893              		.global	adc2Buf
 2894              		.global	adc1Buf
 2895              		.global	huart3
 2896              		.global	htim17
 2897              		.global	htim8
 2898              		.global	htim2
 2899              		.global	htim1
 2900              		.global	hspi2
 2901              		.global	hspi1
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 89


 2902              		.global	hadc2
 2903              		.global	hadc1
 2904              		.section	.bss.Difference,"aw",%nobits
 2905              		.align	2
 2908              	Difference:
 2909 0000 00000000 		.space	4
 2910              		.section	.bss.Difference1,"aw",%nobits
 2911              		.align	2
 2912              		.set	.LANCHOR10,. + 0
 2915              	Difference1:
 2916 0000 00000000 		.space	4
 2917              		.section	.bss.Difference2,"aw",%nobits
 2918              		.align	2
 2921              	Difference2:
 2922 0000 00000000 		.space	4
 2923              		.section	.bss.Difference3,"aw",%nobits
 2924              		.align	2
 2927              	Difference3:
 2928 0000 00000000 		.space	4
 2929              		.section	.bss.adc1Buf,"aw",%nobits
 2930              		.align	2
 2933              	adc1Buf:
 2934 0000 00000000 		.space	6
 2934      0000
 2935              		.section	.bss.adc2Buf,"aw",%nobits
 2936              		.align	2
 2939              	adc2Buf:
 2940 0000 00000000 		.space	4
 2941              		.section	.bss.adcDataReady,"aw",%nobits
 2944              	adcDataReady:
 2945 0000 00       		.space	1
 2946              		.section	.bss.angle,"aw",%nobits
 2947              		.align	3
 2950              	angle:
 2951 0000 00000000 		.space	8
 2951      00000000 
 2952              		.section	.bss.combinedSpeed,"aw",%nobits
 2953              		.align	2
 2956              	combinedSpeed:
 2957 0000 00000000 		.space	4
 2958              		.section	.bss.doDMArx,"aw",%nobits
 2961              	doDMArx:
 2962 0000 00       		.space	1
 2963              		.section	.bss.frequency,"aw",%nobits
 2964              		.align	2
 2967              	frequency:
 2968 0000 00000000 		.space	4
 2969              		.section	.bss.frequency1,"aw",%nobits
 2970              		.align	2
 2971              		.set	.LANCHOR11,. + 0
 2974              	frequency1:
 2975 0000 00000000 		.space	4
 2976              		.section	.bss.frequency2,"aw",%nobits
 2977              		.align	2
 2980              	frequency2:
 2981 0000 00000000 		.space	4
 2982              		.section	.bss.frequency3,"aw",%nobits
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 90


 2983              		.align	2
 2986              	frequency3:
 2987 0000 00000000 		.space	4
 2988              		.section	.bss.hadc1,"aw",%nobits
 2989              		.align	2
 2990              		.set	.LANCHOR17,. + 0
 2993              	hadc1:
 2994 0000 00000000 		.space	108
 2994      00000000 
 2994      00000000 
 2994      00000000 
 2994      00000000 
 2995              		.section	.bss.hadc2,"aw",%nobits
 2996              		.align	2
 2997              		.set	.LANCHOR18,. + 0
 3000              	hadc2:
 3001 0000 00000000 		.space	108
 3001      00000000 
 3001      00000000 
 3001      00000000 
 3001      00000000 
 3002              		.section	.bss.hallCount,"aw",%nobits
 3003              		.align	2
 3006              	hallCount:
 3007 0000 00000000 		.space	4
 3008              		.section	.bss.hspi1,"aw",%nobits
 3009              		.align	2
 3010              		.set	.LANCHOR2,. + 0
 3013              	hspi1:
 3014 0000 00000000 		.space	100
 3014      00000000 
 3014      00000000 
 3014      00000000 
 3014      00000000 
 3015              		.section	.bss.hspi2,"aw",%nobits
 3016              		.align	2
 3017              		.set	.LANCHOR21,. + 0
 3020              	hspi2:
 3021 0000 00000000 		.space	100
 3021      00000000 
 3021      00000000 
 3021      00000000 
 3021      00000000 
 3022              		.section	.bss.htim1,"aw",%nobits
 3023              		.align	2
 3024              		.set	.LANCHOR19,. + 0
 3027              	htim1:
 3028 0000 00000000 		.space	76
 3028      00000000 
 3028      00000000 
 3028      00000000 
 3028      00000000 
 3029              		.section	.bss.htim17,"aw",%nobits
 3030              		.align	2
 3031              		.set	.LANCHOR5,. + 0
 3034              	htim17:
 3035 0000 00000000 		.space	76
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 91


 3035      00000000 
 3035      00000000 
 3035      00000000 
 3035      00000000 
 3036              		.section	.bss.htim2,"aw",%nobits
 3037              		.align	2
 3038              		.set	.LANCHOR20,. + 0
 3041              	htim2:
 3042 0000 00000000 		.space	76
 3042      00000000 
 3042      00000000 
 3042      00000000 
 3042      00000000 
 3043              		.section	.bss.htim8,"aw",%nobits
 3044              		.align	2
 3045              		.set	.LANCHOR6,. + 0
 3048              	htim8:
 3049 0000 00000000 		.space	76
 3049      00000000 
 3049      00000000 
 3049      00000000 
 3049      00000000 
 3050              		.section	.bss.huart3,"aw",%nobits
 3051              		.align	2
 3052              		.set	.LANCHOR16,. + 0
 3055              	huart3:
 3056 0000 00000000 		.space	148
 3056      00000000 
 3056      00000000 
 3056      00000000 
 3056      00000000 
 3057              		.section	.bss.isFirstCap,"aw",%nobits
 3058              		.align	2
 3061              	isFirstCap:
 3062 0000 00000000 		.space	4
 3063              		.section	.bss.isFirstCap1,"aw",%nobits
 3064              		.align	2
 3065              		.set	.LANCHOR7,. + 0
 3068              	isFirstCap1:
 3069 0000 00000000 		.space	4
 3070              		.section	.bss.isFirstCap2,"aw",%nobits
 3071              		.align	2
 3074              	isFirstCap2:
 3075 0000 00000000 		.space	4
 3076              		.section	.bss.isFirstCap3,"aw",%nobits
 3077              		.align	2
 3080              	isFirstCap3:
 3081 0000 00000000 		.space	4
 3082              		.section	.bss.lastHallState,"aw",%nobits
 3085              	lastHallState:
 3086 0000 00       		.space	1
 3087              		.section	.bss.lastSpeedErr,"aw",%nobits
 3088              		.align	2
 3089              		.set	.LANCHOR29,. + 0
 3092              	lastSpeedErr:
 3093 0000 00000000 		.space	4
 3094              		.section	.bss.motor,"aw",%nobits
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 92


 3095              		.align	3
 3096              		.set	.LANCHOR3,. + 0
 3099              	motor:
 3100 0000 00000000 		.space	168
 3100      00000000 
 3100      00000000 
 3100      00000000 
 3100      00000000 
 3101              		.section	.bss.newAngle,"aw",%nobits
 3102              		.align	3
 3105              	newAngle:
 3106 0000 00000000 		.space	8
 3106      00000000 
 3107              		.section	.bss.nextState,"aw",%nobits
 3108              		.align	2
 3111              	nextState:
 3112 0000 00000000 		.space	4
 3113              		.section	.bss.revolutions,"aw",%nobits
 3114              		.align	2
 3117              	revolutions:
 3118 0000 00000000 		.space	4
 3119              		.section	.bss.rx_buff,"aw",%nobits
 3120              		.align	2
 3121              		.set	.LANCHOR12,. + 0
 3124              	rx_buff:
 3125 0000 00000000 		.space	5
 3125      00
 3126              		.section	.bss.startState,"aw",%nobits
 3127              		.align	2
 3130              	startState:
 3131 0000 00000000 		.space	4
 3132              		.section	.bss.tim1Val1,"aw",%nobits
 3133              		.align	2
 3134              		.set	.LANCHOR8,. + 0
 3137              	tim1Val1:
 3138 0000 00000000 		.space	4
 3139              		.section	.bss.tim1Val2,"aw",%nobits
 3140              		.align	2
 3141              		.set	.LANCHOR9,. + 0
 3144              	tim1Val2:
 3145 0000 00000000 		.space	4
 3146              		.section	.bss.tim2Val1,"aw",%nobits
 3147              		.align	2
 3150              	tim2Val1:
 3151 0000 00000000 		.space	4
 3152              		.section	.bss.tim2Val2,"aw",%nobits
 3153              		.align	2
 3156              	tim2Val2:
 3157 0000 00000000 		.space	4
 3158              		.section	.bss.tim3Val1,"aw",%nobits
 3159              		.align	2
 3162              	tim3Val1:
 3163 0000 00000000 		.space	4
 3164              		.section	.bss.tim3Val2,"aw",%nobits
 3165              		.align	2
 3168              	tim3Val2:
 3169 0000 00000000 		.space	4
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 93


 3170              		.section	.bss.timVal1,"aw",%nobits
 3171              		.align	2
 3174              	timVal1:
 3175 0000 00000000 		.space	4
 3176              		.section	.bss.timVal2,"aw",%nobits
 3177              		.align	2
 3180              	timVal2:
 3181 0000 00000000 		.space	4
 3182              		.section	.bss.timerCount,"aw",%nobits
 3183              		.align	2
 3186              	timerCount:
 3187 0000 00000000 		.space	4
 3188              		.section	.bss.toggleState,"aw",%nobits
 3189              		.align	2
 3190              		.set	.LANCHOR28,. + 0
 3193              	toggleState:
 3194 0000 00000000 		.space	4
 3195              		.section	.bss.uartDataReady,"aw",%nobits
 3198              	uartDataReady:
 3199 0000 00       		.space	1
 3200              		.section	.data.Hall_1,"aw"
 3201              		.align	2
 3202              		.set	.LANCHOR25,. + 0
 3205              	Hall_1:
 3206 0000 00000048 		.word	1207959552
 3207 0004 0800     		.short	8
 3208 0006 0000     		.space	2
 3209              		.section	.data.Hall_2,"aw"
 3210              		.align	2
 3211              		.set	.LANCHOR26,. + 0
 3214              	Hall_2:
 3215 0000 00040048 		.word	1207960576
 3216 0004 0800     		.short	8
 3217 0006 0000     		.space	2
 3218              		.section	.data.Hall_3,"aw"
 3219              		.align	2
 3220              		.set	.LANCHOR27,. + 0
 3223              	Hall_3:
 3224 0000 00000048 		.word	1207959552
 3225 0004 0080     		.short	-32768
 3226 0006 0000     		.space	2
 3227              		.section	.data.address,"aw"
 3228              		.align	2
 3229              		.set	.LANCHOR1,. + 0
 3232              	address:
 3233 0000 00000000 		.word	0
 3234 0004 01000000 		.word	1
 3235 0008 01000000 		.word	1
 3236 000c 00000000 		.word	0
 3237 0010 01000000 		.word	1
 3238 0014 01000000 		.word	1
 3239 0018 00000000 		.word	0
 3240 001c 00000000 		.word	0
 3241              		.section	.data.ena,"aw"
 3242              		.align	2
 3243              		.set	.LANCHOR22,. + 0
 3246              	ena:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 94


 3247 0000 00080048 		.word	1207961600
 3248 0004 0004     		.short	1024
 3249 0006 0000     		.space	2
 3250              		.section	.data.enb,"aw"
 3251              		.align	2
 3252              		.set	.LANCHOR23,. + 0
 3255              	enb:
 3256 0000 00080048 		.word	1207961600
 3257 0004 0008     		.short	2048
 3258 0006 0000     		.space	2
 3259              		.section	.data.enc,"aw"
 3260              		.align	2
 3261              		.set	.LANCHOR24,. + 0
 3264              	enc:
 3265 0000 00040048 		.word	1207960576
 3266 0004 4000     		.short	64
 3267 0006 0000     		.space	2
 3268              		.section	.data.fault,"aw"
 3269              		.align	2
 3272              	fault:
 3273 0000 00000048 		.word	1207959552
 3274 0004 0010     		.short	4096
 3275 0006 0000     		.space	2
 3276              		.section	.data.imuCS,"aw"
 3277              		.align	2
 3278              		.set	.LANCHOR0,. + 0
 3281              	imuCS:
 3282 0000 00000048 		.word	1207959552
 3283 0004 0008     		.short	2048
 3284 0006 0000     		.space	2
 3285              		.section	.data.imuInt,"aw"
 3286              		.align	2
 3289              	imuInt:
 3290 0000 00040048 		.word	1207960576
 3291 0004 0400     		.short	4
 3292 0006 0000     		.space	2
 3293              		.section	.data.isDA,"aw"
 3294              		.align	2
 3295              		.set	.LANCHOR13,. + 0
 3298              	isDA:
 3299 0000 DABAD000 		.ascii	"\332\272\320\000"
 3300              		.section	.data.motor_Sleep,"aw"
 3301              		.align	2
 3302              		.set	.LANCHOR4,. + 0
 3305              	motor_Sleep:
 3306 0000 00040048 		.word	1207960576
 3307 0004 8000     		.short	128
 3308 0006 0000     		.space	2
 3309              		.section	.data.node,"aw"
 3310              		.align	2
 3313              	node:
 3314 0000 69000000 		.word	105
 3315              		.section	.data.proxi,"aw"
 3316              		.align	2
 3319              	proxi:
 3320 0000 00040048 		.word	1207960576
 3321 0004 0010     		.short	4096
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 95


 3322 0006 0000     		.space	2
 3323              		.section	.data.retDA,"aw"
 3324              		.align	2
 3325              		.set	.LANCHOR15,. + 0
 3328              	retDA:
 3329 0000 00D0BADA 		.ascii	"\000\320\272\332"
 3330              		.section	.data.txen,"aw"
 3331              		.align	2
 3332              		.set	.LANCHOR14,. + 0
 3335              	txen:
 3336 0000 00040048 		.word	1207960576
 3337 0004 0200     		.short	2
 3338 0006 0000     		.space	2
 3339              		.text
 3340              	.Letext0:
 3341              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 3342              		.file 4 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 3343              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 3344              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 3345              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 3346              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 3347              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 3348              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 3349              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 3350              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 3351              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_spi.h"
 3352              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 3353              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 3354              		.file 16 "Core/Inc/motor.h"
 3355              		.file 17 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 3356              		.file 18 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 3357              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 3358              		.file 20 "Core/Inc/main.h"
 3359              		.file 21 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 3360              		.file 22 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 3361              		.file 23 "<built-in>"
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 96


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:237    .text.MX_GPIO_Init:00000100 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:244    .text.readAccel:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:251    .text.readAccel:00000000 readAccel
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:340    .text.readAccel:0000005c $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:347    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:354    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:379    .text.HAL_ADC_ConvCpltCallback:0000000c $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:389    .text.goTo:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:396    .text.goTo:00000000 goTo
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:529    .text.goTo:000000a8 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:538    .text.RGB_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:545    .text.RGB_Init:00000000 RGB_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:577    .text.RGB_Init:00000020 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:583    .text.HAL_TIM_IC_CaptureCallback:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:590    .text.HAL_TIM_IC_CaptureCallback:00000000 HAL_TIM_IC_CaptureCallback
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:793    .text.HAL_TIM_IC_CaptureCallback:000000e8 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:809    .text.RGB_setIntensity:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:816    .text.RGB_setIntensity:00000000 RGB_setIntensity
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:847    .text.RGB_setIntensity:0000000c $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:852    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:859    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:946    .text.HAL_UART_RxCpltCallback:00000064 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:955    .text.Error_Handler:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:962    .text.Error_Handler:00000000 Error_Handler
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:994    .text.MX_ADC1_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1000   .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1187   .text.MX_ADC1_Init:000000b8 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1193   .text.MX_ADC2_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1199   .text.MX_ADC2_Init:00000000 MX_ADC2_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1352   .text.MX_ADC2_Init:00000090 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1360   .text.MX_SPI1_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1366   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1444   .text.MX_SPI1_Init:00000044 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1450   .text.MX_TIM1_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1456   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1720   .text.MX_TIM1_Init:0000010c $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1726   .text.MX_TIM2_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1732   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1877   .text.MX_TIM2_Init:00000094 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1882   .text.MX_TIM8_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:1888   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2115   .text.MX_TIM8_Init:000000e0 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2121   .text.MX_USART3_UART_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2127   .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2226   .text.MX_USART3_UART_Init:00000058 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2232   .text.MX_SPI2_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2238   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2317   .text.MX_SPI2_Init:00000048 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2323   .text.MX_TIM17_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2329   .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2381   .text.MX_TIM17_Init:00000028 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2387   .text.SystemClock_Config:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2394   .text.SystemClock_Config:00000000 SystemClock_Config
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 97


C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2517   .text.main:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2524   .text.main:00000000 main
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2814   .text.main:000001a8 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3313   .data.node:00000000 node
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3193   .bss.toggleState:00000000 toggleState
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3186   .bss.timerCount:00000000 timerCount
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3117   .bss.revolutions:00000000 revolutions
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3006   .bss.hallCount:00000000 hallCount
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3085   .bss.lastHallState:00000000 lastHallState
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2967   .bss.frequency:00000000 frequency
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3061   .bss.isFirstCap:00000000 isFirstCap
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2908   .bss.Difference:00000000 Difference
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3180   .bss.timVal2:00000000 timVal2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3174   .bss.timVal1:00000000 timVal1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3111   .bss.nextState:00000000 nextState
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3130   .bss.startState:00000000 startState
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3232   .data.address:00000000 address
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3328   .data.retDA:00000000 retDA
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3298   .data.isDA:00000000 isDA
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3124   .bss.rx_buff:00000000 rx_buff
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3319   .data.proxi:00000000 proxi
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3305   .data.motor_Sleep:00000000 motor_Sleep
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3264   .data.enc:00000000 enc
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3255   .data.enb:00000000 enb
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3246   .data.ena:00000000 ena
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2961   .bss.doDMArx:00000000 doDMArx
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3105   .bss.newAngle:00000000 newAngle
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3281   .data.imuCS:00000000 imuCS
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3289   .data.imuInt:00000000 imuInt
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3335   .data.txen:00000000 txen
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3272   .data.fault:00000000 fault
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3223   .data.Hall_3:00000000 Hall_3
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3214   .data.Hall_2:00000000 Hall_2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3205   .data.Hall_1:00000000 Hall_1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3099   .bss.motor:00000000 motor
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2950   .bss.angle:00000000 angle
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3092   .bss.lastSpeedErr:00000000 lastSpeedErr
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2956   .bss.combinedSpeed:00000000 combinedSpeed
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2986   .bss.frequency3:00000000 frequency3
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3080   .bss.isFirstCap3:00000000 isFirstCap3
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2927   .bss.Difference3:00000000 Difference3
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3168   .bss.tim3Val2:00000000 tim3Val2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3162   .bss.tim3Val1:00000000 tim3Val1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2980   .bss.frequency2:00000000 frequency2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3074   .bss.isFirstCap2:00000000 isFirstCap2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2921   .bss.Difference2:00000000 Difference2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3156   .bss.tim2Val2:00000000 tim2Val2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3150   .bss.tim2Val1:00000000 tim2Val1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2974   .bss.frequency1:00000000 frequency1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3068   .bss.isFirstCap1:00000000 isFirstCap1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2915   .bss.Difference1:00000000 Difference1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3144   .bss.tim1Val2:00000000 tim1Val2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3137   .bss.tim1Val1:00000000 tim1Val1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3198   .bss.uartDataReady:00000000 uartDataReady
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2944   .bss.adcDataReady:00000000 adcDataReady
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2939   .bss.adc2Buf:00000000 adc2Buf
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2933   .bss.adc1Buf:00000000 adc1Buf
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 98


C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3055   .bss.huart3:00000000 huart3
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3034   .bss.htim17:00000000 htim17
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3048   .bss.htim8:00000000 htim8
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3041   .bss.htim2:00000000 htim2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3027   .bss.htim1:00000000 htim1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3020   .bss.hspi2:00000000 hspi2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3013   .bss.hspi1:00000000 hspi1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3000   .bss.hadc2:00000000 hadc2
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2993   .bss.hadc1:00000000 hadc1
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2905   .bss.Difference:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2911   .bss.Difference1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2918   .bss.Difference2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2924   .bss.Difference3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2930   .bss.adc1Buf:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2936   .bss.adc2Buf:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2945   .bss.adcDataReady:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2947   .bss.angle:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2953   .bss.combinedSpeed:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2962   .bss.doDMArx:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2964   .bss.frequency:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2970   .bss.frequency1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2977   .bss.frequency2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2983   .bss.frequency3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2989   .bss.hadc1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:2996   .bss.hadc2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3003   .bss.hallCount:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3009   .bss.hspi1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3016   .bss.hspi2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3023   .bss.htim1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3030   .bss.htim17:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3037   .bss.htim2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3044   .bss.htim8:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3051   .bss.huart3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3058   .bss.isFirstCap:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3064   .bss.isFirstCap1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3071   .bss.isFirstCap2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3077   .bss.isFirstCap3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3086   .bss.lastHallState:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3088   .bss.lastSpeedErr:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3095   .bss.motor:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3102   .bss.newAngle:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3108   .bss.nextState:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3114   .bss.revolutions:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3120   .bss.rx_buff:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3127   .bss.startState:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3133   .bss.tim1Val1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3140   .bss.tim1Val2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3147   .bss.tim2Val1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3153   .bss.tim2Val2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3159   .bss.tim3Val1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3165   .bss.tim3Val2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3171   .bss.timVal1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3177   .bss.timVal2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3183   .bss.timerCount:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3189   .bss.toggleState:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3199   .bss.uartDataReady:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3201   .data.Hall_1:00000000 $d
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 99


C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3210   .data.Hall_2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3219   .data.Hall_3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3228   .data.address:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3242   .data.ena:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3251   .data.enb:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3260   .data.enc:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3269   .data.fault:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3277   .data.imuCS:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3286   .data.imuInt:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3294   .data.isDA:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3301   .data.motor_Sleep:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3310   .data.node:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3316   .data.proxi:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3324   .data.retDA:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s:3331   .data.txen:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_SPI_Transmit
HAL_SPI_Receive
_adcHandler
__aeabi_i2d
__aeabi_ddiv
__aeabi_f2d
__aeabi_dsub
__aeabi_d2f
HAL_TIM_Base_Start
readHalls
MOTOR_SVPWMtask
HAL_TIM_Base_Stop
HAL_TIM_PWM_Start
__aeabi_dmul
HAL_TIM_GetActiveChannel
HAL_TIM_ReadCapturedValue
HAL_UART_Transmit
memset
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_TIM_IC_Init
HAL_TIM_IC_ConfigChannel
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PWREx_ControlVoltageScaling
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccof1prb.s 			page 100


HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_dadd
__aeabi_dcmpgt
HAL_Init
MOTOR_init
HAL_TIM_IC_Start_IT
