
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035975                       # Number of seconds simulated
sim_ticks                                 35974505349                       # Number of ticks simulated
final_tick                               563890762008                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 286066                       # Simulator instruction rate (inst/s)
host_op_rate                                   361551                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3120713                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906740                       # Number of bytes of host memory used
host_seconds                                 11527.66                       # Real time elapsed on the host
sim_insts                                  3297675379                       # Number of instructions simulated
sim_ops                                    4167830627                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1131008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       589696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1933056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3658496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1706368                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1706368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8836                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4607                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15102                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28582                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13331                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13331                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31439154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16392053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        35581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53734054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101696909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        35581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             131649                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47432702                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47432702                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47432702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31439154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16392053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        35581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53734054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149129611                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86269798                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31050407                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25250289                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075161                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13155096                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12238171                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3191212                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91643                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34354900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169624067                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31050407                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15429383                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35632048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10651582                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5732654                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16785969                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821671                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84260422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48628374     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1911756      2.27%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2488451      2.95%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3781207      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3667868      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2794815      3.32%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1649393      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2495017      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16843541     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84260422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359922                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966205                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35496615                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5616777                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34339354                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267090                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8540580                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5273010                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202923382                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8540580                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37361409                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1000252                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1885962                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32697770                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2774444                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197052508                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          800                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1196026                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       872860                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274531678                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917748423                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917748423                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103782630                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41909                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23665                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7850805                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18260691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9692687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187082                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2975932                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183165520                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39799                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147573819                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       273662                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59553573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181045652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84260422                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751401                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29512066     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18427713     21.87%     56.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11856148     14.07%     70.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8141204      9.66%     80.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7631259      9.06%     89.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4057417      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2991033      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896777      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746805      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84260422                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         724965     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149387     14.24%     83.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174954     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122790541     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084686      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14555891      9.86%     94.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8126032      5.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147573819                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710608                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1049309                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007110                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380731026                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242759710                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143419248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148623128                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499725                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6992760                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2247                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          862                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2470241                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          424                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8540580                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         580670                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97327                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183205319                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1191139                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18260691                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9692687                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23131                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          862                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269796                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2439440                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144729508                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13702177                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2844306                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21638153                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20269492                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7935976                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677638                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143456671                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143419248                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92132713                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258759226                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662450                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356056                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60301144                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109519                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75719842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.152355                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29386761     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21657895     28.60%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7990686     10.55%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572323      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3807846      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1849710      2.44%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1884584      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799547      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3770490      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75719842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3770490                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255154919                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374956172                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2009376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862698                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862698                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159154                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159154                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651285377                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198071467                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187443420                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86269798                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31721414                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25861127                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2121509                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13172058                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12379188                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3419893                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93451                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31727343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174218331                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31721414                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15799081                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38688522                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11260702                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5249975                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15663771                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1031851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84778955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46090433     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2557645      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4769016      5.63%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4770753      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2953383      3.48%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2363449      2.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1472249      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1380869      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18421158     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84778955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367700                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019459                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33083785                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5189980                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37166025                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228608                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9110546                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5366589                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2584                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209011616                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12969                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9110546                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35489553                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1009188                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       891598                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34943014                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3335046                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201534437                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1388821                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1019393                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283061486                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    940114252                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    940114252                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174977075                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108084396                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35946                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17228                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9278480                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18648286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9508954                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119254                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3331733                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         189988488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34456                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151324957                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       297501                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64269821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196549060                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84778955                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784935                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28912544     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18454349     21.77%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12237894     14.44%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7996872      9.43%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8416314      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4054937      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3226547      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       731003      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748495      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84778955                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         944231     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179794     13.81%     86.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177828     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126581610     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2032566      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17229      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14640234      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8053318      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151324957                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754090                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1301853                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008603                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389028222                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254293093                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147860172                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152626810                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       472639                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7241218                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1941                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2282581                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9110546                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         516375                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90379                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190022945                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       377414                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18648286                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9508954                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17228                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1324680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2503920                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149321990                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13966526                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2002966                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21830889                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21173704                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7864363                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730872                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147906491                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147860172                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94242480                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        270473087                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713927                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348436                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101906345                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125477219                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64546181                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2144795                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75668409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28579898     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21258048     28.09%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8831342     11.67%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4400048      5.81%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4393857      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1777916      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1786045      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954975      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3686280      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75668409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101906345                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125477219                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18633435                       # Number of memory references committed
system.switch_cpus1.commit.loads             11407062                       # Number of loads committed
system.switch_cpus1.commit.membars              17228                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18111340                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113045439                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2588051                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3686280                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262005529                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389163360                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1490843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101906345                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125477219                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101906345                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846560                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846560                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181252                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181252                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       670750362                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205428073                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192002178                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34456                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86269798                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30767860                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25232629                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2002776                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13107916                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12017416                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3136397                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86616                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31821048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169112502                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30767860                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15153813                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36344113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10745984                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7182043                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15566845                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       801513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84057683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.472342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47713570     56.76%     56.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3625386      4.31%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3173408      3.78%     64.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3418154      4.07%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2999816      3.57%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1562755      1.86%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1020977      1.21%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2695128      3.21%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17848489     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84057683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356647                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.960275                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33466929                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6770486                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34577941                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       538239                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8704086                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5044193                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6412                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200564880                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50572                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8704086                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35127405                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3157951                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       940810                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33421411                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2706018                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193757434                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14277                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1682219                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       747465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          164                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    269110215                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    903594350                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    903594350                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167035784                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102074431                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33841                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17919                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7210177                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19083156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9955415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       238534                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3262509                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         182660997                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146772529                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       282362                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60614454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    185269729                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1993                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84057683                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746093                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906850                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30188894     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17714492     21.07%     56.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11947247     14.21%     71.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7588298      9.03%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7467696      8.88%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4411793      5.25%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3353839      3.99%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       737526      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       647898      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84057683                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1075262     70.10%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            40      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        201747     13.15%     83.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       256840     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120751940     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2005445      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15911      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15637542     10.65%     94.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8361691      5.70%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146772529                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.701320                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1533889                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010451                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379418992                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    243310290                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142656751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148306418                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       261226                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6973612                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          488                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1042                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2279834                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          564                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8704086                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2381428                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       160061                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    182694810                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       308039                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19083156                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9955415                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17903                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        115149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6670                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1042                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1227629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1117740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2345369                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144214609                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14691732                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2557920                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22815808                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20442522                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8124076                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671670                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142801940                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142656751                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93067995                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259942294                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653612                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358033                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99255756                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121514744                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61183906                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31820                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2028376                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75353597                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612594                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167159                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30365433     40.30%     40.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20308081     26.95%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8323703     11.05%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4257133      5.65%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3660840      4.86%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1796222      2.38%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1986673      2.64%     93.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1000746      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3654766      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75353597                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99255756                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121514744                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19785125                       # Number of memory references committed
system.switch_cpus2.commit.loads             12109544                       # Number of loads committed
system.switch_cpus2.commit.membars              15910                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17445186                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109330417                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2396430                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3654766                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254397481                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          374109569                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2212115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99255756                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121514744                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99255756                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869167                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869167                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150527                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150527                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651140784                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195695330                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188085833                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31820                       # number of misc regfile writes
system.l20.replacements                          8849                       # number of replacements
system.l20.tagsinuse                     10239.980400                       # Cycle average of tags in use
system.l20.total_refs                          554253                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19089                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.035204                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.944583                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.900210                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3789.745700                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5879.389907                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054975                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000772                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370092                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574159                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43405                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43405                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25369                       # number of Writeback hits
system.l20.Writeback_hits::total                25369                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43405                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43405                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43405                       # number of overall hits
system.l20.overall_hits::total                  43405                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8833                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8846                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8836                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8849                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8836                       # number of overall misses
system.l20.overall_misses::total                 8849                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1093494682                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1094630040                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       222945                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       222945                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1093717627                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1094852985                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1093717627                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1094852985                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52238                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52251                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25369                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25369                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52241                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52254                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52241                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52254                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169091                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169298                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169139                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169346                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169139                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169346                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 123796.522359                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 123742.939182                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data        74315                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total        74315                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 123779.722386                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 123726.182054                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 123779.722386                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 123726.182054                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5926                       # number of writebacks
system.l20.writebacks::total                     5926                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8833                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8846                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8836                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8849                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8836                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8849                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1010220916                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1011233191                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       194955                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       194955                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1010415871                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1011428146                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1010415871                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1011428146                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169091                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169298                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169139                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169346                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169139                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169346                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114368.947809                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 114315.305336                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        64985                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total        64985                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 114352.180964                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 114298.581309                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 114352.180964                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 114298.581309                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4622                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          371750                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14862                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.013457                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.633527                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.661280                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2160.491011                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7751.214182                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030824                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001236                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.210985                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.756955                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34989                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34989                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10550                       # number of Writeback hits
system.l21.Writeback_hits::total                10550                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34989                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34989                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34989                       # number of overall hits
system.l21.overall_hits::total                  34989                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4607                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4621                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4607                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4621                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4607                       # number of overall misses
system.l21.overall_misses::total                 4621                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1913070                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    594091994                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      596005064                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1913070                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    594091994                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       596005064                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1913070                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    594091994                       # number of overall miss cycles
system.l21.overall_miss_latency::total      596005064                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39596                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39610                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10550                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10550                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39596                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39610                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39596                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39610                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116350                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116662                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116350                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116662                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116350                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116662                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128954.198828                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128977.507899                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128954.198828                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128977.507899                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128954.198828                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128977.507899                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3303                       # number of writebacks
system.l21.writebacks::total                     3303                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4607                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4621                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4607                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4621                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4607                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4621                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    550700058                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    552482508                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    550700058                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    552482508                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    550700058                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    552482508                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116350                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116662                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116350                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116662                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116350                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116662                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119535.502062                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119559.079853                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119535.502062                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119559.079853                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119535.502062                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119559.079853                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15112                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          712542                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27400                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.005182                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           33.756346                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.233040                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6047.870970                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6201.139644                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002747                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000426                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.492177                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.504650                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80147                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80147                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18317                       # number of Writeback hits
system.l22.Writeback_hits::total                18317                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80147                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80147                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80147                       # number of overall hits
system.l22.overall_hits::total                  80147                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15102                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15112                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15102                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15112                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15102                       # number of overall misses
system.l22.overall_misses::total                15112                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1265656                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1928352480                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1929618136                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1265656                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1928352480                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1929618136                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1265656                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1928352480                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1929618136                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        95249                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              95259                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18317                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18317                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        95249                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               95259                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        95249                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              95259                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158553                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158641                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158553                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158641                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158553                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158641                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 127688.549861                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 127687.806776                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 127688.549861                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 127687.806776                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 127688.549861                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 127687.806776                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4102                       # number of writebacks
system.l22.writebacks::total                     4102                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15102                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15112                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15102                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15112                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15102                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15112                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1786166643                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1787338302                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1786166643                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1787338302                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1786166643                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1787338302                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158553                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158641                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158553                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158641                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158553                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158641                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118273.516289                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118272.783351                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118273.516289                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118272.783351                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118273.516289                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118272.783351                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996539                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016793567                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049987.030242                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996539                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16785950                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16785950                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16785950                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16785950                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16785950                       # number of overall hits
system.cpu0.icache.overall_hits::total       16785950                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16785969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16785969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16785969                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16785969                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16785969                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16785969                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52241                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173615010                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52497                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3307.141551                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265468                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734532                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911193                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088807                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10424256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10424256                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183296                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183296                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17620                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17620                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17607552                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17607552                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17607552                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17607552                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131403                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4806                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4806                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136209                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136209                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136209                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136209                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6417014565                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6417014565                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    465221751                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    465221751                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6882236316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6882236316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6882236316                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6882236316                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10555659                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10555659                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17743761                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17743761                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17743761                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17743761                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012449                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012449                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000669                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000669                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007676                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007676                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007676                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007676                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48834.612338                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48834.612338                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 96800.197878                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96800.197878                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50527.030637                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50527.030637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50527.030637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50527.030637                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1852968                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets        71268                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25369                       # number of writebacks
system.cpu0.dcache.writebacks::total            25369                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79165                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79165                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4803                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4803                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83968                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83968                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52238                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52238                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52241                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52241                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1457740608                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1457740608                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       225945                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       225945                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1457966553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1457966553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1457966553                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1457966553                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27905.750756                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27905.750756                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        75315                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        75315                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27908.473287                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27908.473287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27908.473287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27908.473287                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996516                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015414015                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2193118.822894                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996516                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15663754                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15663754                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15663754                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15663754                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15663754                       # number of overall hits
system.cpu1.icache.overall_hits::total       15663754                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2568547                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2568547                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2568547                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2568547                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2568547                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2568547                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15663771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15663771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15663771                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15663771                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15663771                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15663771                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       151091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       151091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       151091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       151091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       151091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       151091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1927070                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1927070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1927070                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 137647.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39596                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169494885                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39852                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4253.108627                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.546121                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.453879                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904477                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095523                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10657157                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10657157                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7192469                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7192469                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17228                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17228                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17228                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17228                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17849626                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17849626                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17849626                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17849626                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102357                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102357                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102357                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102357                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102357                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102357                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4607720569                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4607720569                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4607720569                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4607720569                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4607720569                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4607720569                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10759514                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10759514                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7192469                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7192469                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17951983                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17951983                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17951983                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17951983                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009513                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009513                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45016.174458                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45016.174458                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45016.174458                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45016.174458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45016.174458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45016.174458                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10550                       # number of writebacks
system.cpu1.dcache.writebacks::total            10550                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        62761                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        62761                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        62761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        62761                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62761                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39596                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39596                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39596                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39596                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39596                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39596                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    824377929                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    824377929                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    824377929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    824377929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    824377929                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    824377929                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20819.727472                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20819.727472                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20819.727472                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20819.727472                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20819.727472                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20819.727472                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996746                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012345158                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1840627.560000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996746                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15566833                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15566833                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15566833                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15566833                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15566833                       # number of overall hits
system.cpu2.icache.overall_hits::total       15566833                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1413825                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1413825                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1413825                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1413825                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1413825                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1413825                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15566845                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15566845                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15566845                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15566845                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15566845                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15566845                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 117818.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 117818.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 117818.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1275656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1275656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1275656                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 127565.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95249                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191233067                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95505                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2002.335658                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.568826                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.431174                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916284                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083716                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11550046                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11550046                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7643570                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7643570                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17019                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17019                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15910                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15910                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19193616                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19193616                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19193616                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19193616                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       354033                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       354033                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           90                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       354123                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        354123                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       354123                       # number of overall misses
system.cpu2.dcache.overall_misses::total       354123                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13731404167                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13731404167                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7683873                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7683873                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13739088040                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13739088040                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13739088040                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13739088040                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11904079                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11904079                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7643660                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7643660                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15910                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15910                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19547739                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19547739                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19547739                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19547739                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029740                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029740                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018116                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018116                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018116                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018116                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38785.661695                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38785.661695                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85376.366667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85376.366667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38797.502676                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38797.502676                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38797.502676                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38797.502676                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18317                       # number of writebacks
system.cpu2.dcache.writebacks::total            18317                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       258784                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       258784                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       258874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       258874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       258874                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       258874                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95249                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95249                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95249                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95249                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95249                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95249                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2613402574                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2613402574                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2613402574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2613402574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2613402574                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2613402574                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004873                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004873                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004873                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004873                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27437.585423                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27437.585423                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27437.585423                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27437.585423                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27437.585423                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27437.585423                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
