
led-blinking-rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000432c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0800443c  0800443c  0000543c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044e0  080044e0  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080044e0  080044e0  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080044e0  080044e0  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044e0  080044e0  000054e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044e4  080044e4  000054e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080044e8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b98  20000060  08004548  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001bf8  08004548  00006bf8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ba7  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cd4  00000000  00000000  00018c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001150  00000000  00000000  0001b908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d53  00000000  00000000  0001ca58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002aeb  00000000  00000000  0001d7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012209  00000000  00000000  00020296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fc3c  00000000  00000000  0003249f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c20db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b14  00000000  00000000  000c2120  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000c6c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08004424 	.word	0x08004424

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08004424 	.word	0x08004424

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 f9da 	bl	800050c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f824 	bl	80001a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f85e 	bl	800021c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000160:	f001 fb32 	bl	80017c8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000164:	4a09      	ldr	r2, [pc, #36]	@ (800018c <main+0x3c>)
 8000166:	2100      	movs	r1, #0
 8000168:	4809      	ldr	r0, [pc, #36]	@ (8000190 <main+0x40>)
 800016a:	f001 fb75 	bl	8001858 <osThreadNew>
 800016e:	4603      	mov	r3, r0
 8000170:	4a08      	ldr	r2, [pc, #32]	@ (8000194 <main+0x44>)
 8000172:	6013      	str	r3, [r2, #0]

  /* creation of led2Task */
  led2TaskHandle = osThreadNew(StartLed2, NULL, &led2Task_attributes);
 8000174:	4a08      	ldr	r2, [pc, #32]	@ (8000198 <main+0x48>)
 8000176:	2100      	movs	r1, #0
 8000178:	4808      	ldr	r0, [pc, #32]	@ (800019c <main+0x4c>)
 800017a:	f001 fb6d 	bl	8001858 <osThreadNew>
 800017e:	4603      	mov	r3, r0
 8000180:	4a07      	ldr	r2, [pc, #28]	@ (80001a0 <main+0x50>)
 8000182:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000184:	f001 fb42 	bl	800180c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000188:	bf00      	nop
 800018a:	e7fd      	b.n	8000188 <main+0x38>
 800018c:	0800446c 	.word	0x0800446c
 8000190:	08000299 	.word	0x08000299
 8000194:	2000007c 	.word	0x2000007c
 8000198:	08004490 	.word	0x08004490
 800019c:	080002a9 	.word	0x080002a9
 80001a0:	20000080 	.word	0x20000080

080001a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b090      	sub	sp, #64	@ 0x40
 80001a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001aa:	f107 0318 	add.w	r3, r7, #24
 80001ae:	2228      	movs	r2, #40	@ 0x28
 80001b0:	2100      	movs	r1, #0
 80001b2:	4618      	mov	r0, r3
 80001b4:	f004 f848 	bl	8004248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2200      	movs	r2, #0
 80001bc:	601a      	str	r2, [r3, #0]
 80001be:	605a      	str	r2, [r3, #4]
 80001c0:	609a      	str	r2, [r3, #8]
 80001c2:	60da      	str	r2, [r3, #12]
 80001c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001c6:	2302      	movs	r3, #2
 80001c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ca:	2301      	movs	r3, #1
 80001cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ce:	2310      	movs	r3, #16
 80001d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001d2:	2300      	movs	r3, #0
 80001d4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d6:	f107 0318 	add.w	r3, r7, #24
 80001da:	4618      	mov	r0, r3
 80001dc:	f000 fc56 	bl	8000a8c <HAL_RCC_OscConfig>
 80001e0:	4603      	mov	r3, r0
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d001      	beq.n	80001ea <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001e6:	f000 f885 	bl	80002f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ea:	230f      	movs	r3, #15
 80001ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001ee:	2300      	movs	r3, #0
 80001f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f2:	2300      	movs	r3, #0
 80001f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001f6:	2300      	movs	r3, #0
 80001f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001fa:	2300      	movs	r3, #0
 80001fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f000 fec4 	bl	8000f90 <HAL_RCC_ClockConfig>
 8000208:	4603      	mov	r3, r0
 800020a:	2b00      	cmp	r3, #0
 800020c:	d001      	beq.n	8000212 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800020e:	f000 f871 	bl	80002f4 <Error_Handler>
  }
}
 8000212:	bf00      	nop
 8000214:	3740      	adds	r7, #64	@ 0x40
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
	...

0800021c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000222:	f107 0308 	add.w	r3, r7, #8
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	605a      	str	r2, [r3, #4]
 800022c:	609a      	str	r2, [r3, #8]
 800022e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000230:	4b17      	ldr	r3, [pc, #92]	@ (8000290 <MX_GPIO_Init+0x74>)
 8000232:	699b      	ldr	r3, [r3, #24]
 8000234:	4a16      	ldr	r2, [pc, #88]	@ (8000290 <MX_GPIO_Init+0x74>)
 8000236:	f043 0320 	orr.w	r3, r3, #32
 800023a:	6193      	str	r3, [r2, #24]
 800023c:	4b14      	ldr	r3, [pc, #80]	@ (8000290 <MX_GPIO_Init+0x74>)
 800023e:	699b      	ldr	r3, [r3, #24]
 8000240:	f003 0320 	and.w	r3, r3, #32
 8000244:	607b      	str	r3, [r7, #4]
 8000246:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000248:	4b11      	ldr	r3, [pc, #68]	@ (8000290 <MX_GPIO_Init+0x74>)
 800024a:	699b      	ldr	r3, [r3, #24]
 800024c:	4a10      	ldr	r2, [pc, #64]	@ (8000290 <MX_GPIO_Init+0x74>)
 800024e:	f043 0304 	orr.w	r3, r3, #4
 8000252:	6193      	str	r3, [r2, #24]
 8000254:	4b0e      	ldr	r3, [pc, #56]	@ (8000290 <MX_GPIO_Init+0x74>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	f003 0304 	and.w	r3, r3, #4
 800025c:	603b      	str	r3, [r7, #0]
 800025e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000260:	2200      	movs	r2, #0
 8000262:	2118      	movs	r1, #24
 8000264:	480b      	ldr	r0, [pc, #44]	@ (8000294 <MX_GPIO_Init+0x78>)
 8000266:	f000 fbdf 	bl	8000a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800026a:	2318      	movs	r3, #24
 800026c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800026e:	2301      	movs	r3, #1
 8000270:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000272:	2300      	movs	r3, #0
 8000274:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000276:	2302      	movs	r3, #2
 8000278:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800027a:	f107 0308 	add.w	r3, r7, #8
 800027e:	4619      	mov	r1, r3
 8000280:	4804      	ldr	r0, [pc, #16]	@ (8000294 <MX_GPIO_Init+0x78>)
 8000282:	f000 fa55 	bl	8000730 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000286:	bf00      	nop
 8000288:	3718      	adds	r7, #24
 800028a:	46bd      	mov	sp, r7
 800028c:	bd80      	pop	{r7, pc}
 800028e:	bf00      	nop
 8000290:	40021000 	.word	0x40021000
 8000294:	40010800 	.word	0x40010800

08000298 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80002a0:	2001      	movs	r0, #1
 80002a2:	f001 fb6b 	bl	800197c <osDelay>
 80002a6:	e7fb      	b.n	80002a0 <StartDefaultTask+0x8>

080002a8 <StartLed2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLed2 */
void StartLed2(void *argument)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLed2 */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80002b0:	2201      	movs	r2, #1
 80002b2:	2108      	movs	r1, #8
 80002b4:	4805      	ldr	r0, [pc, #20]	@ (80002cc <StartLed2+0x24>)
 80002b6:	f000 fbb7 	bl	8000a28 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 80002ba:	2108      	movs	r1, #8
 80002bc:	4803      	ldr	r0, [pc, #12]	@ (80002cc <StartLed2+0x24>)
 80002be:	f000 fbcb 	bl	8000a58 <HAL_GPIO_TogglePin>
    osDelay(1);
 80002c2:	2001      	movs	r0, #1
 80002c4:	f001 fb5a 	bl	800197c <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 80002c8:	bf00      	nop
 80002ca:	e7f6      	b.n	80002ba <StartLed2+0x12>
 80002cc:	40010800 	.word	0x40010800

080002d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a04      	ldr	r2, [pc, #16]	@ (80002f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80002de:	4293      	cmp	r3, r2
 80002e0:	d101      	bne.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80002e2:	f000 f929 	bl	8000538 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80002e6:	bf00      	nop
 80002e8:	3708      	adds	r7, #8
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40000400 	.word	0x40000400

080002f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002f8:	b672      	cpsid	i
}
 80002fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002fc:	bf00      	nop
 80002fe:	e7fd      	b.n	80002fc <Error_Handler+0x8>

08000300 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b084      	sub	sp, #16
 8000304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000306:	4b18      	ldr	r3, [pc, #96]	@ (8000368 <HAL_MspInit+0x68>)
 8000308:	699b      	ldr	r3, [r3, #24]
 800030a:	4a17      	ldr	r2, [pc, #92]	@ (8000368 <HAL_MspInit+0x68>)
 800030c:	f043 0301 	orr.w	r3, r3, #1
 8000310:	6193      	str	r3, [r2, #24]
 8000312:	4b15      	ldr	r3, [pc, #84]	@ (8000368 <HAL_MspInit+0x68>)
 8000314:	699b      	ldr	r3, [r3, #24]
 8000316:	f003 0301 	and.w	r3, r3, #1
 800031a:	60bb      	str	r3, [r7, #8]
 800031c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800031e:	4b12      	ldr	r3, [pc, #72]	@ (8000368 <HAL_MspInit+0x68>)
 8000320:	69db      	ldr	r3, [r3, #28]
 8000322:	4a11      	ldr	r2, [pc, #68]	@ (8000368 <HAL_MspInit+0x68>)
 8000324:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000328:	61d3      	str	r3, [r2, #28]
 800032a:	4b0f      	ldr	r3, [pc, #60]	@ (8000368 <HAL_MspInit+0x68>)
 800032c:	69db      	ldr	r3, [r3, #28]
 800032e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000332:	607b      	str	r3, [r7, #4]
 8000334:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000336:	2200      	movs	r2, #0
 8000338:	210f      	movs	r1, #15
 800033a:	f06f 0001 	mvn.w	r0, #1
 800033e:	f000 f9cc 	bl	80006da <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000342:	4b0a      	ldr	r3, [pc, #40]	@ (800036c <HAL_MspInit+0x6c>)
 8000344:	685b      	ldr	r3, [r3, #4]
 8000346:	60fb      	str	r3, [r7, #12]
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800034e:	60fb      	str	r3, [r7, #12]
 8000350:	68fb      	ldr	r3, [r7, #12]
 8000352:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000356:	60fb      	str	r3, [r7, #12]
 8000358:	4a04      	ldr	r2, [pc, #16]	@ (800036c <HAL_MspInit+0x6c>)
 800035a:	68fb      	ldr	r3, [r7, #12]
 800035c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800035e:	bf00      	nop
 8000360:	3710      	adds	r7, #16
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	40021000 	.word	0x40021000
 800036c:	40010000 	.word	0x40010000

08000370 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b08e      	sub	sp, #56	@ 0x38
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000378:	2300      	movs	r3, #0
 800037a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800037c:	2300      	movs	r3, #0
 800037e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000380:	2300      	movs	r3, #0
 8000382:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8000386:	4b34      	ldr	r3, [pc, #208]	@ (8000458 <HAL_InitTick+0xe8>)
 8000388:	69db      	ldr	r3, [r3, #28]
 800038a:	4a33      	ldr	r2, [pc, #204]	@ (8000458 <HAL_InitTick+0xe8>)
 800038c:	f043 0302 	orr.w	r3, r3, #2
 8000390:	61d3      	str	r3, [r2, #28]
 8000392:	4b31      	ldr	r3, [pc, #196]	@ (8000458 <HAL_InitTick+0xe8>)
 8000394:	69db      	ldr	r3, [r3, #28]
 8000396:	f003 0302 	and.w	r3, r3, #2
 800039a:	60fb      	str	r3, [r7, #12]
 800039c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800039e:	f107 0210 	add.w	r2, r7, #16
 80003a2:	f107 0314 	add.w	r3, r7, #20
 80003a6:	4611      	mov	r1, r2
 80003a8:	4618      	mov	r0, r3
 80003aa:	f000 ff4d 	bl	8001248 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80003ae:	6a3b      	ldr	r3, [r7, #32]
 80003b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80003b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d103      	bne.n	80003c0 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80003b8:	f000 ff32 	bl	8001220 <HAL_RCC_GetPCLK1Freq>
 80003bc:	6378      	str	r0, [r7, #52]	@ 0x34
 80003be:	e004      	b.n	80003ca <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80003c0:	f000 ff2e 	bl	8001220 <HAL_RCC_GetPCLK1Freq>
 80003c4:	4603      	mov	r3, r0
 80003c6:	005b      	lsls	r3, r3, #1
 80003c8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80003ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80003cc:	4a23      	ldr	r2, [pc, #140]	@ (800045c <HAL_InitTick+0xec>)
 80003ce:	fba2 2303 	umull	r2, r3, r2, r3
 80003d2:	0c9b      	lsrs	r3, r3, #18
 80003d4:	3b01      	subs	r3, #1
 80003d6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80003d8:	4b21      	ldr	r3, [pc, #132]	@ (8000460 <HAL_InitTick+0xf0>)
 80003da:	4a22      	ldr	r2, [pc, #136]	@ (8000464 <HAL_InitTick+0xf4>)
 80003dc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80003de:	4b20      	ldr	r3, [pc, #128]	@ (8000460 <HAL_InitTick+0xf0>)
 80003e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80003e4:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80003e6:	4a1e      	ldr	r2, [pc, #120]	@ (8000460 <HAL_InitTick+0xf0>)
 80003e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003ea:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80003ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000460 <HAL_InitTick+0xf0>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000460 <HAL_InitTick+0xf0>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003f8:	4b19      	ldr	r3, [pc, #100]	@ (8000460 <HAL_InitTick+0xf0>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 80003fe:	4818      	ldr	r0, [pc, #96]	@ (8000460 <HAL_InitTick+0xf0>)
 8000400:	f000 ff70 	bl	80012e4 <HAL_TIM_Base_Init>
 8000404:	4603      	mov	r3, r0
 8000406:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800040a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800040e:	2b00      	cmp	r3, #0
 8000410:	d11b      	bne.n	800044a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8000412:	4813      	ldr	r0, [pc, #76]	@ (8000460 <HAL_InitTick+0xf0>)
 8000414:	f000 ffbe 	bl	8001394 <HAL_TIM_Base_Start_IT>
 8000418:	4603      	mov	r3, r0
 800041a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800041e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000422:	2b00      	cmp	r3, #0
 8000424:	d111      	bne.n	800044a <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000426:	201d      	movs	r0, #29
 8000428:	f000 f973 	bl	8000712 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	2b0f      	cmp	r3, #15
 8000430:	d808      	bhi.n	8000444 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8000432:	2200      	movs	r2, #0
 8000434:	6879      	ldr	r1, [r7, #4]
 8000436:	201d      	movs	r0, #29
 8000438:	f000 f94f 	bl	80006da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800043c:	4a0a      	ldr	r2, [pc, #40]	@ (8000468 <HAL_InitTick+0xf8>)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6013      	str	r3, [r2, #0]
 8000442:	e002      	b.n	800044a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000444:	2301      	movs	r3, #1
 8000446:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800044a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800044e:	4618      	mov	r0, r3
 8000450:	3738      	adds	r7, #56	@ 0x38
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	40021000 	.word	0x40021000
 800045c:	431bde83 	.word	0x431bde83
 8000460:	20000084 	.word	0x20000084
 8000464:	40000400 	.word	0x40000400
 8000468:	20000004 	.word	0x20000004

0800046c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000470:	bf00      	nop
 8000472:	e7fd      	b.n	8000470 <NMI_Handler+0x4>

08000474 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000478:	bf00      	nop
 800047a:	e7fd      	b.n	8000478 <HardFault_Handler+0x4>

0800047c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000480:	bf00      	nop
 8000482:	e7fd      	b.n	8000480 <MemManage_Handler+0x4>

08000484 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000488:	bf00      	nop
 800048a:	e7fd      	b.n	8000488 <BusFault_Handler+0x4>

0800048c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000490:	bf00      	nop
 8000492:	e7fd      	b.n	8000490 <UsageFault_Handler+0x4>

08000494 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000498:	bf00      	nop
 800049a:	46bd      	mov	sp, r7
 800049c:	bc80      	pop	{r7}
 800049e:	4770      	bx	lr

080004a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80004a4:	4802      	ldr	r0, [pc, #8]	@ (80004b0 <TIM3_IRQHandler+0x10>)
 80004a6:	f000 ffc1 	bl	800142c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80004aa:	bf00      	nop
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	20000084 	.word	0x20000084

080004b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004b8:	bf00      	nop
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bc80      	pop	{r7}
 80004be:	4770      	bx	lr

080004c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004c0:	f7ff fff8 	bl	80004b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004c4:	480b      	ldr	r0, [pc, #44]	@ (80004f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80004c6:	490c      	ldr	r1, [pc, #48]	@ (80004f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80004c8:	4a0c      	ldr	r2, [pc, #48]	@ (80004fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80004ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004cc:	e002      	b.n	80004d4 <LoopCopyDataInit>

080004ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004d2:	3304      	adds	r3, #4

080004d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004d8:	d3f9      	bcc.n	80004ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004da:	4a09      	ldr	r2, [pc, #36]	@ (8000500 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80004dc:	4c09      	ldr	r4, [pc, #36]	@ (8000504 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004e0:	e001      	b.n	80004e6 <LoopFillZerobss>

080004e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004e4:	3204      	adds	r2, #4

080004e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004e8:	d3fb      	bcc.n	80004e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004ea:	f003 ff13 	bl	8004314 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ee:	f7ff fe2f 	bl	8000150 <main>
  bx lr
 80004f2:	4770      	bx	lr
  ldr r0, =_sdata
 80004f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004f8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80004fc:	080044e8 	.word	0x080044e8
  ldr r2, =_sbss
 8000500:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000504:	20001bf8 	.word	0x20001bf8

08000508 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000508:	e7fe      	b.n	8000508 <ADC1_2_IRQHandler>
	...

0800050c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000510:	4b08      	ldr	r3, [pc, #32]	@ (8000534 <HAL_Init+0x28>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a07      	ldr	r2, [pc, #28]	@ (8000534 <HAL_Init+0x28>)
 8000516:	f043 0310 	orr.w	r3, r3, #16
 800051a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800051c:	2003      	movs	r0, #3
 800051e:	f000 f8d1 	bl	80006c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000522:	200f      	movs	r0, #15
 8000524:	f7ff ff24 	bl	8000370 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000528:	f7ff feea 	bl	8000300 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800052c:	2300      	movs	r3, #0
}
 800052e:	4618      	mov	r0, r3
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40022000 	.word	0x40022000

08000538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800053c:	4b05      	ldr	r3, [pc, #20]	@ (8000554 <HAL_IncTick+0x1c>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	461a      	mov	r2, r3
 8000542:	4b05      	ldr	r3, [pc, #20]	@ (8000558 <HAL_IncTick+0x20>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4413      	add	r3, r2
 8000548:	4a03      	ldr	r2, [pc, #12]	@ (8000558 <HAL_IncTick+0x20>)
 800054a:	6013      	str	r3, [r2, #0]
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr
 8000554:	20000008 	.word	0x20000008
 8000558:	200000cc 	.word	0x200000cc

0800055c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  return uwTick;
 8000560:	4b02      	ldr	r3, [pc, #8]	@ (800056c <HAL_GetTick+0x10>)
 8000562:	681b      	ldr	r3, [r3, #0]
}
 8000564:	4618      	mov	r0, r3
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr
 800056c:	200000cc 	.word	0x200000cc

08000570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000580:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000586:	68ba      	ldr	r2, [r7, #8]
 8000588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800058c:	4013      	ands	r3, r2
 800058e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800059c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005a2:	4a04      	ldr	r2, [pc, #16]	@ (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	60d3      	str	r3, [r2, #12]
}
 80005a8:	bf00      	nop
 80005aa:	3714      	adds	r7, #20
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005bc:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <__NVIC_GetPriorityGrouping+0x18>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	0a1b      	lsrs	r3, r3, #8
 80005c2:	f003 0307 	and.w	r3, r3, #7
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bc80      	pop	{r7}
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	db0b      	blt.n	80005fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	f003 021f 	and.w	r2, r3, #31
 80005ec:	4906      	ldr	r1, [pc, #24]	@ (8000608 <__NVIC_EnableIRQ+0x34>)
 80005ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f2:	095b      	lsrs	r3, r3, #5
 80005f4:	2001      	movs	r0, #1
 80005f6:	fa00 f202 	lsl.w	r2, r0, r2
 80005fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	e000e100 	.word	0xe000e100

0800060c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	6039      	str	r1, [r7, #0]
 8000616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800061c:	2b00      	cmp	r3, #0
 800061e:	db0a      	blt.n	8000636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	b2da      	uxtb	r2, r3
 8000624:	490c      	ldr	r1, [pc, #48]	@ (8000658 <__NVIC_SetPriority+0x4c>)
 8000626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062a:	0112      	lsls	r2, r2, #4
 800062c:	b2d2      	uxtb	r2, r2
 800062e:	440b      	add	r3, r1
 8000630:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000634:	e00a      	b.n	800064c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	b2da      	uxtb	r2, r3
 800063a:	4908      	ldr	r1, [pc, #32]	@ (800065c <__NVIC_SetPriority+0x50>)
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	f003 030f 	and.w	r3, r3, #15
 8000642:	3b04      	subs	r3, #4
 8000644:	0112      	lsls	r2, r2, #4
 8000646:	b2d2      	uxtb	r2, r2
 8000648:	440b      	add	r3, r1
 800064a:	761a      	strb	r2, [r3, #24]
}
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	e000e100 	.word	0xe000e100
 800065c:	e000ed00 	.word	0xe000ed00

08000660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000660:	b480      	push	{r7}
 8000662:	b089      	sub	sp, #36	@ 0x24
 8000664:	af00      	add	r7, sp, #0
 8000666:	60f8      	str	r0, [r7, #12]
 8000668:	60b9      	str	r1, [r7, #8]
 800066a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	f003 0307 	and.w	r3, r3, #7
 8000672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000674:	69fb      	ldr	r3, [r7, #28]
 8000676:	f1c3 0307 	rsb	r3, r3, #7
 800067a:	2b04      	cmp	r3, #4
 800067c:	bf28      	it	cs
 800067e:	2304      	movcs	r3, #4
 8000680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000682:	69fb      	ldr	r3, [r7, #28]
 8000684:	3304      	adds	r3, #4
 8000686:	2b06      	cmp	r3, #6
 8000688:	d902      	bls.n	8000690 <NVIC_EncodePriority+0x30>
 800068a:	69fb      	ldr	r3, [r7, #28]
 800068c:	3b03      	subs	r3, #3
 800068e:	e000      	b.n	8000692 <NVIC_EncodePriority+0x32>
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000694:	f04f 32ff 	mov.w	r2, #4294967295
 8000698:	69bb      	ldr	r3, [r7, #24]
 800069a:	fa02 f303 	lsl.w	r3, r2, r3
 800069e:	43da      	mvns	r2, r3
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	401a      	ands	r2, r3
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006a8:	f04f 31ff 	mov.w	r1, #4294967295
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	fa01 f303 	lsl.w	r3, r1, r3
 80006b2:	43d9      	mvns	r1, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b8:	4313      	orrs	r3, r2
         );
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3724      	adds	r7, #36	@ 0x24
 80006be:	46bd      	mov	sp, r7
 80006c0:	bc80      	pop	{r7}
 80006c2:	4770      	bx	lr

080006c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f7ff ff4f 	bl	8000570 <__NVIC_SetPriorityGrouping>
}
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006da:	b580      	push	{r7, lr}
 80006dc:	b086      	sub	sp, #24
 80006de:	af00      	add	r7, sp, #0
 80006e0:	4603      	mov	r3, r0
 80006e2:	60b9      	str	r1, [r7, #8]
 80006e4:	607a      	str	r2, [r7, #4]
 80006e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006e8:	2300      	movs	r3, #0
 80006ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006ec:	f7ff ff64 	bl	80005b8 <__NVIC_GetPriorityGrouping>
 80006f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	68b9      	ldr	r1, [r7, #8]
 80006f6:	6978      	ldr	r0, [r7, #20]
 80006f8:	f7ff ffb2 	bl	8000660 <NVIC_EncodePriority>
 80006fc:	4602      	mov	r2, r0
 80006fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000702:	4611      	mov	r1, r2
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ff81 	bl	800060c <__NVIC_SetPriority>
}
 800070a:	bf00      	nop
 800070c:	3718      	adds	r7, #24
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}

08000712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000712:	b580      	push	{r7, lr}
 8000714:	b082      	sub	sp, #8
 8000716:	af00      	add	r7, sp, #0
 8000718:	4603      	mov	r3, r0
 800071a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800071c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff ff57 	bl	80005d4 <__NVIC_EnableIRQ>
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
	...

08000730 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000730:	b480      	push	{r7}
 8000732:	b08b      	sub	sp, #44	@ 0x2c
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
 8000738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800073a:	2300      	movs	r3, #0
 800073c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800073e:	2300      	movs	r3, #0
 8000740:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000742:	e161      	b.n	8000a08 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000744:	2201      	movs	r2, #1
 8000746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000748:	fa02 f303 	lsl.w	r3, r2, r3
 800074c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	69fa      	ldr	r2, [r7, #28]
 8000754:	4013      	ands	r3, r2
 8000756:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000758:	69ba      	ldr	r2, [r7, #24]
 800075a:	69fb      	ldr	r3, [r7, #28]
 800075c:	429a      	cmp	r2, r3
 800075e:	f040 8150 	bne.w	8000a02 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	4a97      	ldr	r2, [pc, #604]	@ (80009c4 <HAL_GPIO_Init+0x294>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d05e      	beq.n	800082a <HAL_GPIO_Init+0xfa>
 800076c:	4a95      	ldr	r2, [pc, #596]	@ (80009c4 <HAL_GPIO_Init+0x294>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d875      	bhi.n	800085e <HAL_GPIO_Init+0x12e>
 8000772:	4a95      	ldr	r2, [pc, #596]	@ (80009c8 <HAL_GPIO_Init+0x298>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d058      	beq.n	800082a <HAL_GPIO_Init+0xfa>
 8000778:	4a93      	ldr	r2, [pc, #588]	@ (80009c8 <HAL_GPIO_Init+0x298>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d86f      	bhi.n	800085e <HAL_GPIO_Init+0x12e>
 800077e:	4a93      	ldr	r2, [pc, #588]	@ (80009cc <HAL_GPIO_Init+0x29c>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d052      	beq.n	800082a <HAL_GPIO_Init+0xfa>
 8000784:	4a91      	ldr	r2, [pc, #580]	@ (80009cc <HAL_GPIO_Init+0x29c>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d869      	bhi.n	800085e <HAL_GPIO_Init+0x12e>
 800078a:	4a91      	ldr	r2, [pc, #580]	@ (80009d0 <HAL_GPIO_Init+0x2a0>)
 800078c:	4293      	cmp	r3, r2
 800078e:	d04c      	beq.n	800082a <HAL_GPIO_Init+0xfa>
 8000790:	4a8f      	ldr	r2, [pc, #572]	@ (80009d0 <HAL_GPIO_Init+0x2a0>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d863      	bhi.n	800085e <HAL_GPIO_Init+0x12e>
 8000796:	4a8f      	ldr	r2, [pc, #572]	@ (80009d4 <HAL_GPIO_Init+0x2a4>)
 8000798:	4293      	cmp	r3, r2
 800079a:	d046      	beq.n	800082a <HAL_GPIO_Init+0xfa>
 800079c:	4a8d      	ldr	r2, [pc, #564]	@ (80009d4 <HAL_GPIO_Init+0x2a4>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d85d      	bhi.n	800085e <HAL_GPIO_Init+0x12e>
 80007a2:	2b12      	cmp	r3, #18
 80007a4:	d82a      	bhi.n	80007fc <HAL_GPIO_Init+0xcc>
 80007a6:	2b12      	cmp	r3, #18
 80007a8:	d859      	bhi.n	800085e <HAL_GPIO_Init+0x12e>
 80007aa:	a201      	add	r2, pc, #4	@ (adr r2, 80007b0 <HAL_GPIO_Init+0x80>)
 80007ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b0:	0800082b 	.word	0x0800082b
 80007b4:	08000805 	.word	0x08000805
 80007b8:	08000817 	.word	0x08000817
 80007bc:	08000859 	.word	0x08000859
 80007c0:	0800085f 	.word	0x0800085f
 80007c4:	0800085f 	.word	0x0800085f
 80007c8:	0800085f 	.word	0x0800085f
 80007cc:	0800085f 	.word	0x0800085f
 80007d0:	0800085f 	.word	0x0800085f
 80007d4:	0800085f 	.word	0x0800085f
 80007d8:	0800085f 	.word	0x0800085f
 80007dc:	0800085f 	.word	0x0800085f
 80007e0:	0800085f 	.word	0x0800085f
 80007e4:	0800085f 	.word	0x0800085f
 80007e8:	0800085f 	.word	0x0800085f
 80007ec:	0800085f 	.word	0x0800085f
 80007f0:	0800085f 	.word	0x0800085f
 80007f4:	0800080d 	.word	0x0800080d
 80007f8:	08000821 	.word	0x08000821
 80007fc:	4a76      	ldr	r2, [pc, #472]	@ (80009d8 <HAL_GPIO_Init+0x2a8>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d013      	beq.n	800082a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000802:	e02c      	b.n	800085e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	623b      	str	r3, [r7, #32]
          break;
 800080a:	e029      	b.n	8000860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	3304      	adds	r3, #4
 8000812:	623b      	str	r3, [r7, #32]
          break;
 8000814:	e024      	b.n	8000860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	68db      	ldr	r3, [r3, #12]
 800081a:	3308      	adds	r3, #8
 800081c:	623b      	str	r3, [r7, #32]
          break;
 800081e:	e01f      	b.n	8000860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	330c      	adds	r3, #12
 8000826:	623b      	str	r3, [r7, #32]
          break;
 8000828:	e01a      	b.n	8000860 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	689b      	ldr	r3, [r3, #8]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d102      	bne.n	8000838 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000832:	2304      	movs	r3, #4
 8000834:	623b      	str	r3, [r7, #32]
          break;
 8000836:	e013      	b.n	8000860 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	689b      	ldr	r3, [r3, #8]
 800083c:	2b01      	cmp	r3, #1
 800083e:	d105      	bne.n	800084c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000840:	2308      	movs	r3, #8
 8000842:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	69fa      	ldr	r2, [r7, #28]
 8000848:	611a      	str	r2, [r3, #16]
          break;
 800084a:	e009      	b.n	8000860 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800084c:	2308      	movs	r3, #8
 800084e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	69fa      	ldr	r2, [r7, #28]
 8000854:	615a      	str	r2, [r3, #20]
          break;
 8000856:	e003      	b.n	8000860 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]
          break;
 800085c:	e000      	b.n	8000860 <HAL_GPIO_Init+0x130>
          break;
 800085e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000860:	69bb      	ldr	r3, [r7, #24]
 8000862:	2bff      	cmp	r3, #255	@ 0xff
 8000864:	d801      	bhi.n	800086a <HAL_GPIO_Init+0x13a>
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	e001      	b.n	800086e <HAL_GPIO_Init+0x13e>
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	3304      	adds	r3, #4
 800086e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000870:	69bb      	ldr	r3, [r7, #24]
 8000872:	2bff      	cmp	r3, #255	@ 0xff
 8000874:	d802      	bhi.n	800087c <HAL_GPIO_Init+0x14c>
 8000876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000878:	009b      	lsls	r3, r3, #2
 800087a:	e002      	b.n	8000882 <HAL_GPIO_Init+0x152>
 800087c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800087e:	3b08      	subs	r3, #8
 8000880:	009b      	lsls	r3, r3, #2
 8000882:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	210f      	movs	r1, #15
 800088a:	693b      	ldr	r3, [r7, #16]
 800088c:	fa01 f303 	lsl.w	r3, r1, r3
 8000890:	43db      	mvns	r3, r3
 8000892:	401a      	ands	r2, r3
 8000894:	6a39      	ldr	r1, [r7, #32]
 8000896:	693b      	ldr	r3, [r7, #16]
 8000898:	fa01 f303 	lsl.w	r3, r1, r3
 800089c:	431a      	orrs	r2, r3
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	f000 80a9 	beq.w	8000a02 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80008b0:	4b4a      	ldr	r3, [pc, #296]	@ (80009dc <HAL_GPIO_Init+0x2ac>)
 80008b2:	699b      	ldr	r3, [r3, #24]
 80008b4:	4a49      	ldr	r2, [pc, #292]	@ (80009dc <HAL_GPIO_Init+0x2ac>)
 80008b6:	f043 0301 	orr.w	r3, r3, #1
 80008ba:	6193      	str	r3, [r2, #24]
 80008bc:	4b47      	ldr	r3, [pc, #284]	@ (80009dc <HAL_GPIO_Init+0x2ac>)
 80008be:	699b      	ldr	r3, [r3, #24]
 80008c0:	f003 0301 	and.w	r3, r3, #1
 80008c4:	60bb      	str	r3, [r7, #8]
 80008c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008c8:	4a45      	ldr	r2, [pc, #276]	@ (80009e0 <HAL_GPIO_Init+0x2b0>)
 80008ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008cc:	089b      	lsrs	r3, r3, #2
 80008ce:	3302      	adds	r3, #2
 80008d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008d8:	f003 0303 	and.w	r3, r3, #3
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	220f      	movs	r2, #15
 80008e0:	fa02 f303 	lsl.w	r3, r2, r3
 80008e4:	43db      	mvns	r3, r3
 80008e6:	68fa      	ldr	r2, [r7, #12]
 80008e8:	4013      	ands	r3, r2
 80008ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a3d      	ldr	r2, [pc, #244]	@ (80009e4 <HAL_GPIO_Init+0x2b4>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d00d      	beq.n	8000910 <HAL_GPIO_Init+0x1e0>
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	4a3c      	ldr	r2, [pc, #240]	@ (80009e8 <HAL_GPIO_Init+0x2b8>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d007      	beq.n	800090c <HAL_GPIO_Init+0x1dc>
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	4a3b      	ldr	r2, [pc, #236]	@ (80009ec <HAL_GPIO_Init+0x2bc>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d101      	bne.n	8000908 <HAL_GPIO_Init+0x1d8>
 8000904:	2302      	movs	r3, #2
 8000906:	e004      	b.n	8000912 <HAL_GPIO_Init+0x1e2>
 8000908:	2303      	movs	r3, #3
 800090a:	e002      	b.n	8000912 <HAL_GPIO_Init+0x1e2>
 800090c:	2301      	movs	r3, #1
 800090e:	e000      	b.n	8000912 <HAL_GPIO_Init+0x1e2>
 8000910:	2300      	movs	r3, #0
 8000912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000914:	f002 0203 	and.w	r2, r2, #3
 8000918:	0092      	lsls	r2, r2, #2
 800091a:	4093      	lsls	r3, r2
 800091c:	68fa      	ldr	r2, [r7, #12]
 800091e:	4313      	orrs	r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000922:	492f      	ldr	r1, [pc, #188]	@ (80009e0 <HAL_GPIO_Init+0x2b0>)
 8000924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000926:	089b      	lsrs	r3, r3, #2
 8000928:	3302      	adds	r3, #2
 800092a:	68fa      	ldr	r2, [r7, #12]
 800092c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000938:	2b00      	cmp	r3, #0
 800093a:	d006      	beq.n	800094a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800093c:	4b2c      	ldr	r3, [pc, #176]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 800093e:	689a      	ldr	r2, [r3, #8]
 8000940:	492b      	ldr	r1, [pc, #172]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 8000942:	69bb      	ldr	r3, [r7, #24]
 8000944:	4313      	orrs	r3, r2
 8000946:	608b      	str	r3, [r1, #8]
 8000948:	e006      	b.n	8000958 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800094a:	4b29      	ldr	r3, [pc, #164]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 800094c:	689a      	ldr	r2, [r3, #8]
 800094e:	69bb      	ldr	r3, [r7, #24]
 8000950:	43db      	mvns	r3, r3
 8000952:	4927      	ldr	r1, [pc, #156]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 8000954:	4013      	ands	r3, r2
 8000956:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000960:	2b00      	cmp	r3, #0
 8000962:	d006      	beq.n	8000972 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000964:	4b22      	ldr	r3, [pc, #136]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 8000966:	68da      	ldr	r2, [r3, #12]
 8000968:	4921      	ldr	r1, [pc, #132]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 800096a:	69bb      	ldr	r3, [r7, #24]
 800096c:	4313      	orrs	r3, r2
 800096e:	60cb      	str	r3, [r1, #12]
 8000970:	e006      	b.n	8000980 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000972:	4b1f      	ldr	r3, [pc, #124]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 8000974:	68da      	ldr	r2, [r3, #12]
 8000976:	69bb      	ldr	r3, [r7, #24]
 8000978:	43db      	mvns	r3, r3
 800097a:	491d      	ldr	r1, [pc, #116]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 800097c:	4013      	ands	r3, r2
 800097e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000988:	2b00      	cmp	r3, #0
 800098a:	d006      	beq.n	800099a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800098c:	4b18      	ldr	r3, [pc, #96]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 800098e:	685a      	ldr	r2, [r3, #4]
 8000990:	4917      	ldr	r1, [pc, #92]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 8000992:	69bb      	ldr	r3, [r7, #24]
 8000994:	4313      	orrs	r3, r2
 8000996:	604b      	str	r3, [r1, #4]
 8000998:	e006      	b.n	80009a8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800099a:	4b15      	ldr	r3, [pc, #84]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 800099c:	685a      	ldr	r2, [r3, #4]
 800099e:	69bb      	ldr	r3, [r7, #24]
 80009a0:	43db      	mvns	r3, r3
 80009a2:	4913      	ldr	r1, [pc, #76]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 80009a4:	4013      	ands	r3, r2
 80009a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d01f      	beq.n	80009f4 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009b4:	4b0e      	ldr	r3, [pc, #56]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	490d      	ldr	r1, [pc, #52]	@ (80009f0 <HAL_GPIO_Init+0x2c0>)
 80009ba:	69bb      	ldr	r3, [r7, #24]
 80009bc:	4313      	orrs	r3, r2
 80009be:	600b      	str	r3, [r1, #0]
 80009c0:	e01f      	b.n	8000a02 <HAL_GPIO_Init+0x2d2>
 80009c2:	bf00      	nop
 80009c4:	10320000 	.word	0x10320000
 80009c8:	10310000 	.word	0x10310000
 80009cc:	10220000 	.word	0x10220000
 80009d0:	10210000 	.word	0x10210000
 80009d4:	10120000 	.word	0x10120000
 80009d8:	10110000 	.word	0x10110000
 80009dc:	40021000 	.word	0x40021000
 80009e0:	40010000 	.word	0x40010000
 80009e4:	40010800 	.word	0x40010800
 80009e8:	40010c00 	.word	0x40010c00
 80009ec:	40011000 	.word	0x40011000
 80009f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <HAL_GPIO_Init+0x2f4>)
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	69bb      	ldr	r3, [r7, #24]
 80009fa:	43db      	mvns	r3, r3
 80009fc:	4909      	ldr	r1, [pc, #36]	@ (8000a24 <HAL_GPIO_Init+0x2f4>)
 80009fe:	4013      	ands	r3, r2
 8000a00:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a04:	3301      	adds	r3, #1
 8000a06:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	f47f ae96 	bne.w	8000744 <HAL_GPIO_Init+0x14>
  }
}
 8000a18:	bf00      	nop
 8000a1a:	bf00      	nop
 8000a1c:	372c      	adds	r7, #44	@ 0x2c
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr
 8000a24:	40010400 	.word	0x40010400

08000a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	460b      	mov	r3, r1
 8000a32:	807b      	strh	r3, [r7, #2]
 8000a34:	4613      	mov	r3, r2
 8000a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a38:	787b      	ldrb	r3, [r7, #1]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d003      	beq.n	8000a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a3e:	887a      	ldrh	r2, [r7, #2]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a44:	e003      	b.n	8000a4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a46:	887b      	ldrh	r3, [r7, #2]
 8000a48:	041a      	lsls	r2, r3, #16
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	611a      	str	r2, [r3, #16]
}
 8000a4e:	bf00      	nop
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bc80      	pop	{r7}
 8000a56:	4770      	bx	lr

08000a58 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	460b      	mov	r3, r1
 8000a62:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a6a:	887a      	ldrh	r2, [r7, #2]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	4013      	ands	r3, r2
 8000a70:	041a      	lsls	r2, r3, #16
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	43d9      	mvns	r1, r3
 8000a76:	887b      	ldrh	r3, [r7, #2]
 8000a78:	400b      	ands	r3, r1
 8000a7a:	431a      	orrs	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	611a      	str	r2, [r3, #16]
}
 8000a80:	bf00      	nop
 8000a82:	3714      	adds	r7, #20
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bc80      	pop	{r7}
 8000a88:	4770      	bx	lr
	...

08000a8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d101      	bne.n	8000a9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e272      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	f000 8087 	beq.w	8000bba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000aac:	4b92      	ldr	r3, [pc, #584]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f003 030c 	and.w	r3, r3, #12
 8000ab4:	2b04      	cmp	r3, #4
 8000ab6:	d00c      	beq.n	8000ad2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ab8:	4b8f      	ldr	r3, [pc, #572]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f003 030c 	and.w	r3, r3, #12
 8000ac0:	2b08      	cmp	r3, #8
 8000ac2:	d112      	bne.n	8000aea <HAL_RCC_OscConfig+0x5e>
 8000ac4:	4b8c      	ldr	r3, [pc, #560]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ad0:	d10b      	bne.n	8000aea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ad2:	4b89      	ldr	r3, [pc, #548]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d06c      	beq.n	8000bb8 <HAL_RCC_OscConfig+0x12c>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d168      	bne.n	8000bb8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e24c      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000af2:	d106      	bne.n	8000b02 <HAL_RCC_OscConfig+0x76>
 8000af4:	4b80      	ldr	r3, [pc, #512]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a7f      	ldr	r2, [pc, #508]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000afa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000afe:	6013      	str	r3, [r2, #0]
 8000b00:	e02e      	b.n	8000b60 <HAL_RCC_OscConfig+0xd4>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d10c      	bne.n	8000b24 <HAL_RCC_OscConfig+0x98>
 8000b0a:	4b7b      	ldr	r3, [pc, #492]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a7a      	ldr	r2, [pc, #488]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b14:	6013      	str	r3, [r2, #0]
 8000b16:	4b78      	ldr	r3, [pc, #480]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a77      	ldr	r2, [pc, #476]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b20:	6013      	str	r3, [r2, #0]
 8000b22:	e01d      	b.n	8000b60 <HAL_RCC_OscConfig+0xd4>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b2c:	d10c      	bne.n	8000b48 <HAL_RCC_OscConfig+0xbc>
 8000b2e:	4b72      	ldr	r3, [pc, #456]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a71      	ldr	r2, [pc, #452]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b38:	6013      	str	r3, [r2, #0]
 8000b3a:	4b6f      	ldr	r3, [pc, #444]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a6e      	ldr	r2, [pc, #440]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b44:	6013      	str	r3, [r2, #0]
 8000b46:	e00b      	b.n	8000b60 <HAL_RCC_OscConfig+0xd4>
 8000b48:	4b6b      	ldr	r3, [pc, #428]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a6a      	ldr	r2, [pc, #424]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b52:	6013      	str	r3, [r2, #0]
 8000b54:	4b68      	ldr	r3, [pc, #416]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a67      	ldr	r2, [pc, #412]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b5e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d013      	beq.n	8000b90 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b68:	f7ff fcf8 	bl	800055c <HAL_GetTick>
 8000b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b6e:	e008      	b.n	8000b82 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b70:	f7ff fcf4 	bl	800055c <HAL_GetTick>
 8000b74:	4602      	mov	r2, r0
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	2b64      	cmp	r3, #100	@ 0x64
 8000b7c:	d901      	bls.n	8000b82 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	e200      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b82:	4b5d      	ldr	r3, [pc, #372]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d0f0      	beq.n	8000b70 <HAL_RCC_OscConfig+0xe4>
 8000b8e:	e014      	b.n	8000bba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b90:	f7ff fce4 	bl	800055c <HAL_GetTick>
 8000b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b96:	e008      	b.n	8000baa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b98:	f7ff fce0 	bl	800055c <HAL_GetTick>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	2b64      	cmp	r3, #100	@ 0x64
 8000ba4:	d901      	bls.n	8000baa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	e1ec      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000baa:	4b53      	ldr	r3, [pc, #332]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1f0      	bne.n	8000b98 <HAL_RCC_OscConfig+0x10c>
 8000bb6:	e000      	b.n	8000bba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f003 0302 	and.w	r3, r3, #2
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d063      	beq.n	8000c8e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bc6:	4b4c      	ldr	r3, [pc, #304]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f003 030c 	and.w	r3, r3, #12
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d00b      	beq.n	8000bea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000bd2:	4b49      	ldr	r3, [pc, #292]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f003 030c 	and.w	r3, r3, #12
 8000bda:	2b08      	cmp	r3, #8
 8000bdc:	d11c      	bne.n	8000c18 <HAL_RCC_OscConfig+0x18c>
 8000bde:	4b46      	ldr	r3, [pc, #280]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d116      	bne.n	8000c18 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bea:	4b43      	ldr	r3, [pc, #268]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f003 0302 	and.w	r3, r3, #2
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d005      	beq.n	8000c02 <HAL_RCC_OscConfig+0x176>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	691b      	ldr	r3, [r3, #16]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d001      	beq.n	8000c02 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e1c0      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c02:	4b3d      	ldr	r3, [pc, #244]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	4939      	ldr	r1, [pc, #228]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c12:	4313      	orrs	r3, r2
 8000c14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c16:	e03a      	b.n	8000c8e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	691b      	ldr	r3, [r3, #16]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d020      	beq.n	8000c62 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c20:	4b36      	ldr	r3, [pc, #216]	@ (8000cfc <HAL_RCC_OscConfig+0x270>)
 8000c22:	2201      	movs	r2, #1
 8000c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c26:	f7ff fc99 	bl	800055c <HAL_GetTick>
 8000c2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c2c:	e008      	b.n	8000c40 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c2e:	f7ff fc95 	bl	800055c <HAL_GetTick>
 8000c32:	4602      	mov	r2, r0
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d901      	bls.n	8000c40 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	e1a1      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c40:	4b2d      	ldr	r3, [pc, #180]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f003 0302 	and.w	r3, r3, #2
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d0f0      	beq.n	8000c2e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	695b      	ldr	r3, [r3, #20]
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	4927      	ldr	r1, [pc, #156]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	600b      	str	r3, [r1, #0]
 8000c60:	e015      	b.n	8000c8e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c62:	4b26      	ldr	r3, [pc, #152]	@ (8000cfc <HAL_RCC_OscConfig+0x270>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c68:	f7ff fc78 	bl	800055c <HAL_GetTick>
 8000c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c6e:	e008      	b.n	8000c82 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c70:	f7ff fc74 	bl	800055c <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b02      	cmp	r3, #2
 8000c7c:	d901      	bls.n	8000c82 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	e180      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c82:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d1f0      	bne.n	8000c70 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f003 0308 	and.w	r3, r3, #8
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d03a      	beq.n	8000d10 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d019      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ca2:	4b17      	ldr	r3, [pc, #92]	@ (8000d00 <HAL_RCC_OscConfig+0x274>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ca8:	f7ff fc58 	bl	800055c <HAL_GetTick>
 8000cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cae:	e008      	b.n	8000cc2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cb0:	f7ff fc54 	bl	800055c <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d901      	bls.n	8000cc2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e160      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cc6:	f003 0302 	and.w	r3, r3, #2
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d0f0      	beq.n	8000cb0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000cce:	2001      	movs	r0, #1
 8000cd0:	f000 faea 	bl	80012a8 <RCC_Delay>
 8000cd4:	e01c      	b.n	8000d10 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d00 <HAL_RCC_OscConfig+0x274>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cdc:	f7ff fc3e 	bl	800055c <HAL_GetTick>
 8000ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ce2:	e00f      	b.n	8000d04 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ce4:	f7ff fc3a 	bl	800055c <HAL_GetTick>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	693b      	ldr	r3, [r7, #16]
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d908      	bls.n	8000d04 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	e146      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
 8000cf6:	bf00      	nop
 8000cf8:	40021000 	.word	0x40021000
 8000cfc:	42420000 	.word	0x42420000
 8000d00:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d04:	4b92      	ldr	r3, [pc, #584]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d08:	f003 0302 	and.w	r3, r3, #2
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d1e9      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f003 0304 	and.w	r3, r3, #4
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	f000 80a6 	beq.w	8000e6a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d22:	4b8b      	ldr	r3, [pc, #556]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d10d      	bne.n	8000d4a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d2e:	4b88      	ldr	r3, [pc, #544]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	4a87      	ldr	r2, [pc, #540]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d38:	61d3      	str	r3, [r2, #28]
 8000d3a:	4b85      	ldr	r3, [pc, #532]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d42:	60bb      	str	r3, [r7, #8]
 8000d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d46:	2301      	movs	r3, #1
 8000d48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d4a:	4b82      	ldr	r3, [pc, #520]	@ (8000f54 <HAL_RCC_OscConfig+0x4c8>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d118      	bne.n	8000d88 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d56:	4b7f      	ldr	r3, [pc, #508]	@ (8000f54 <HAL_RCC_OscConfig+0x4c8>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a7e      	ldr	r2, [pc, #504]	@ (8000f54 <HAL_RCC_OscConfig+0x4c8>)
 8000d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d62:	f7ff fbfb 	bl	800055c <HAL_GetTick>
 8000d66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d68:	e008      	b.n	8000d7c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d6a:	f7ff fbf7 	bl	800055c <HAL_GetTick>
 8000d6e:	4602      	mov	r2, r0
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	1ad3      	subs	r3, r2, r3
 8000d74:	2b64      	cmp	r3, #100	@ 0x64
 8000d76:	d901      	bls.n	8000d7c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	e103      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d7c:	4b75      	ldr	r3, [pc, #468]	@ (8000f54 <HAL_RCC_OscConfig+0x4c8>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d0f0      	beq.n	8000d6a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d106      	bne.n	8000d9e <HAL_RCC_OscConfig+0x312>
 8000d90:	4b6f      	ldr	r3, [pc, #444]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000d92:	6a1b      	ldr	r3, [r3, #32]
 8000d94:	4a6e      	ldr	r2, [pc, #440]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	6213      	str	r3, [r2, #32]
 8000d9c:	e02d      	b.n	8000dfa <HAL_RCC_OscConfig+0x36e>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d10c      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x334>
 8000da6:	4b6a      	ldr	r3, [pc, #424]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000da8:	6a1b      	ldr	r3, [r3, #32]
 8000daa:	4a69      	ldr	r2, [pc, #420]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000dac:	f023 0301 	bic.w	r3, r3, #1
 8000db0:	6213      	str	r3, [r2, #32]
 8000db2:	4b67      	ldr	r3, [pc, #412]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000db4:	6a1b      	ldr	r3, [r3, #32]
 8000db6:	4a66      	ldr	r2, [pc, #408]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000db8:	f023 0304 	bic.w	r3, r3, #4
 8000dbc:	6213      	str	r3, [r2, #32]
 8000dbe:	e01c      	b.n	8000dfa <HAL_RCC_OscConfig+0x36e>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	2b05      	cmp	r3, #5
 8000dc6:	d10c      	bne.n	8000de2 <HAL_RCC_OscConfig+0x356>
 8000dc8:	4b61      	ldr	r3, [pc, #388]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000dca:	6a1b      	ldr	r3, [r3, #32]
 8000dcc:	4a60      	ldr	r2, [pc, #384]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000dce:	f043 0304 	orr.w	r3, r3, #4
 8000dd2:	6213      	str	r3, [r2, #32]
 8000dd4:	4b5e      	ldr	r3, [pc, #376]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000dd6:	6a1b      	ldr	r3, [r3, #32]
 8000dd8:	4a5d      	ldr	r2, [pc, #372]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000dda:	f043 0301 	orr.w	r3, r3, #1
 8000dde:	6213      	str	r3, [r2, #32]
 8000de0:	e00b      	b.n	8000dfa <HAL_RCC_OscConfig+0x36e>
 8000de2:	4b5b      	ldr	r3, [pc, #364]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000de4:	6a1b      	ldr	r3, [r3, #32]
 8000de6:	4a5a      	ldr	r2, [pc, #360]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000de8:	f023 0301 	bic.w	r3, r3, #1
 8000dec:	6213      	str	r3, [r2, #32]
 8000dee:	4b58      	ldr	r3, [pc, #352]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000df0:	6a1b      	ldr	r3, [r3, #32]
 8000df2:	4a57      	ldr	r2, [pc, #348]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000df4:	f023 0304 	bic.w	r3, r3, #4
 8000df8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d015      	beq.n	8000e2e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e02:	f7ff fbab 	bl	800055c <HAL_GetTick>
 8000e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e08:	e00a      	b.n	8000e20 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e0a:	f7ff fba7 	bl	800055c <HAL_GetTick>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d901      	bls.n	8000e20 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	e0b1      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e20:	4b4b      	ldr	r3, [pc, #300]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000e22:	6a1b      	ldr	r3, [r3, #32]
 8000e24:	f003 0302 	and.w	r3, r3, #2
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d0ee      	beq.n	8000e0a <HAL_RCC_OscConfig+0x37e>
 8000e2c:	e014      	b.n	8000e58 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e2e:	f7ff fb95 	bl	800055c <HAL_GetTick>
 8000e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e34:	e00a      	b.n	8000e4c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e36:	f7ff fb91 	bl	800055c <HAL_GetTick>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d901      	bls.n	8000e4c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	e09b      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e4c:	4b40      	ldr	r3, [pc, #256]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000e4e:	6a1b      	ldr	r3, [r3, #32]
 8000e50:	f003 0302 	and.w	r3, r3, #2
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d1ee      	bne.n	8000e36 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e58:	7dfb      	ldrb	r3, [r7, #23]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d105      	bne.n	8000e6a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e5e:	4b3c      	ldr	r3, [pc, #240]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000e60:	69db      	ldr	r3, [r3, #28]
 8000e62:	4a3b      	ldr	r2, [pc, #236]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000e64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e68:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	69db      	ldr	r3, [r3, #28]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f000 8087 	beq.w	8000f82 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e74:	4b36      	ldr	r3, [pc, #216]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 030c 	and.w	r3, r3, #12
 8000e7c:	2b08      	cmp	r3, #8
 8000e7e:	d061      	beq.n	8000f44 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	69db      	ldr	r3, [r3, #28]
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d146      	bne.n	8000f16 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e88:	4b33      	ldr	r3, [pc, #204]	@ (8000f58 <HAL_RCC_OscConfig+0x4cc>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8e:	f7ff fb65 	bl	800055c <HAL_GetTick>
 8000e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e94:	e008      	b.n	8000ea8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e96:	f7ff fb61 	bl	800055c <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d901      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	e06d      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ea8:	4b29      	ldr	r3, [pc, #164]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d1f0      	bne.n	8000e96 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6a1b      	ldr	r3, [r3, #32]
 8000eb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ebc:	d108      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ebe:	4b24      	ldr	r3, [pc, #144]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	689b      	ldr	r3, [r3, #8]
 8000eca:	4921      	ldr	r1, [pc, #132]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ed0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6a19      	ldr	r1, [r3, #32]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee0:	430b      	orrs	r3, r1
 8000ee2:	491b      	ldr	r1, [pc, #108]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f58 <HAL_RCC_OscConfig+0x4cc>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eee:	f7ff fb35 	bl	800055c <HAL_GetTick>
 8000ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ef4:	e008      	b.n	8000f08 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ef6:	f7ff fb31 	bl	800055c <HAL_GetTick>
 8000efa:	4602      	mov	r2, r0
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d901      	bls.n	8000f08 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f04:	2303      	movs	r3, #3
 8000f06:	e03d      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f08:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d0f0      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x46a>
 8000f14:	e035      	b.n	8000f82 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f16:	4b10      	ldr	r3, [pc, #64]	@ (8000f58 <HAL_RCC_OscConfig+0x4cc>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1c:	f7ff fb1e 	bl	800055c <HAL_GetTick>
 8000f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f22:	e008      	b.n	8000f36 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f24:	f7ff fb1a 	bl	800055c <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d901      	bls.n	8000f36 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e026      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f36:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <HAL_RCC_OscConfig+0x4c4>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d1f0      	bne.n	8000f24 <HAL_RCC_OscConfig+0x498>
 8000f42:	e01e      	b.n	8000f82 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	69db      	ldr	r3, [r3, #28]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d107      	bne.n	8000f5c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e019      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
 8000f50:	40021000 	.word	0x40021000
 8000f54:	40007000 	.word	0x40007000
 8000f58:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <HAL_RCC_OscConfig+0x500>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a1b      	ldr	r3, [r3, #32]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d106      	bne.n	8000f7e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d001      	beq.n	8000f82 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e000      	b.n	8000f84 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f82:	2300      	movs	r3, #0
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40021000 	.word	0x40021000

08000f90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e0d0      	b.n	8001146 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fa4:	4b6a      	ldr	r3, [pc, #424]	@ (8001150 <HAL_RCC_ClockConfig+0x1c0>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 0307 	and.w	r3, r3, #7
 8000fac:	683a      	ldr	r2, [r7, #0]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d910      	bls.n	8000fd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fb2:	4b67      	ldr	r3, [pc, #412]	@ (8001150 <HAL_RCC_ClockConfig+0x1c0>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f023 0207 	bic.w	r2, r3, #7
 8000fba:	4965      	ldr	r1, [pc, #404]	@ (8001150 <HAL_RCC_ClockConfig+0x1c0>)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fc2:	4b63      	ldr	r3, [pc, #396]	@ (8001150 <HAL_RCC_ClockConfig+0x1c0>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	683a      	ldr	r2, [r7, #0]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d001      	beq.n	8000fd4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	e0b8      	b.n	8001146 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f003 0302 	and.w	r3, r3, #2
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d020      	beq.n	8001022 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 0304 	and.w	r3, r3, #4
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d005      	beq.n	8000ff8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fec:	4b59      	ldr	r3, [pc, #356]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	4a58      	ldr	r2, [pc, #352]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 8000ff2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000ff6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0308 	and.w	r3, r3, #8
 8001000:	2b00      	cmp	r3, #0
 8001002:	d005      	beq.n	8001010 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001004:	4b53      	ldr	r3, [pc, #332]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	4a52      	ldr	r2, [pc, #328]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 800100a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800100e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001010:	4b50      	ldr	r3, [pc, #320]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	494d      	ldr	r1, [pc, #308]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 800101e:	4313      	orrs	r3, r2
 8001020:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	2b00      	cmp	r3, #0
 800102c:	d040      	beq.n	80010b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d107      	bne.n	8001046 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001036:	4b47      	ldr	r3, [pc, #284]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d115      	bne.n	800106e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e07f      	b.n	8001146 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	2b02      	cmp	r3, #2
 800104c:	d107      	bne.n	800105e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800104e:	4b41      	ldr	r3, [pc, #260]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d109      	bne.n	800106e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e073      	b.n	8001146 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800105e:	4b3d      	ldr	r3, [pc, #244]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	2b00      	cmp	r3, #0
 8001068:	d101      	bne.n	800106e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e06b      	b.n	8001146 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800106e:	4b39      	ldr	r3, [pc, #228]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f023 0203 	bic.w	r2, r3, #3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	4936      	ldr	r1, [pc, #216]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 800107c:	4313      	orrs	r3, r2
 800107e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001080:	f7ff fa6c 	bl	800055c <HAL_GetTick>
 8001084:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001086:	e00a      	b.n	800109e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001088:	f7ff fa68 	bl	800055c <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001096:	4293      	cmp	r3, r2
 8001098:	d901      	bls.n	800109e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800109a:	2303      	movs	r3, #3
 800109c:	e053      	b.n	8001146 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800109e:	4b2d      	ldr	r3, [pc, #180]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f003 020c 	and.w	r2, r3, #12
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d1eb      	bne.n	8001088 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <HAL_RCC_ClockConfig+0x1c0>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0307 	and.w	r3, r3, #7
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d210      	bcs.n	80010e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010be:	4b24      	ldr	r3, [pc, #144]	@ (8001150 <HAL_RCC_ClockConfig+0x1c0>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f023 0207 	bic.w	r2, r3, #7
 80010c6:	4922      	ldr	r1, [pc, #136]	@ (8001150 <HAL_RCC_ClockConfig+0x1c0>)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ce:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <HAL_RCC_ClockConfig+0x1c0>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	683a      	ldr	r2, [r7, #0]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d001      	beq.n	80010e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	e032      	b.n	8001146 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0304 	and.w	r3, r3, #4
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d008      	beq.n	80010fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010ec:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	4916      	ldr	r1, [pc, #88]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 80010fa:	4313      	orrs	r3, r2
 80010fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	2b00      	cmp	r3, #0
 8001108:	d009      	beq.n	800111e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800110a:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	691b      	ldr	r3, [r3, #16]
 8001116:	00db      	lsls	r3, r3, #3
 8001118:	490e      	ldr	r1, [pc, #56]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 800111a:	4313      	orrs	r3, r2
 800111c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800111e:	f000 f821 	bl	8001164 <HAL_RCC_GetSysClockFreq>
 8001122:	4602      	mov	r2, r0
 8001124:	4b0b      	ldr	r3, [pc, #44]	@ (8001154 <HAL_RCC_ClockConfig+0x1c4>)
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	091b      	lsrs	r3, r3, #4
 800112a:	f003 030f 	and.w	r3, r3, #15
 800112e:	490a      	ldr	r1, [pc, #40]	@ (8001158 <HAL_RCC_ClockConfig+0x1c8>)
 8001130:	5ccb      	ldrb	r3, [r1, r3]
 8001132:	fa22 f303 	lsr.w	r3, r2, r3
 8001136:	4a09      	ldr	r2, [pc, #36]	@ (800115c <HAL_RCC_ClockConfig+0x1cc>)
 8001138:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800113a:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <HAL_RCC_ClockConfig+0x1d0>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff f916 	bl	8000370 <HAL_InitTick>

  return HAL_OK;
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40022000 	.word	0x40022000
 8001154:	40021000 	.word	0x40021000
 8001158:	080044b4 	.word	0x080044b4
 800115c:	20000000 	.word	0x20000000
 8001160:	20000004 	.word	0x20000004

08001164 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001164:	b480      	push	{r7}
 8001166:	b087      	sub	sp, #28
 8001168:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	2300      	movs	r3, #0
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	2300      	movs	r3, #0
 8001178:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800117e:	4b1e      	ldr	r3, [pc, #120]	@ (80011f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f003 030c 	and.w	r3, r3, #12
 800118a:	2b04      	cmp	r3, #4
 800118c:	d002      	beq.n	8001194 <HAL_RCC_GetSysClockFreq+0x30>
 800118e:	2b08      	cmp	r3, #8
 8001190:	d003      	beq.n	800119a <HAL_RCC_GetSysClockFreq+0x36>
 8001192:	e027      	b.n	80011e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001194:	4b19      	ldr	r3, [pc, #100]	@ (80011fc <HAL_RCC_GetSysClockFreq+0x98>)
 8001196:	613b      	str	r3, [r7, #16]
      break;
 8001198:	e027      	b.n	80011ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	0c9b      	lsrs	r3, r3, #18
 800119e:	f003 030f 	and.w	r3, r3, #15
 80011a2:	4a17      	ldr	r2, [pc, #92]	@ (8001200 <HAL_RCC_GetSysClockFreq+0x9c>)
 80011a4:	5cd3      	ldrb	r3, [r2, r3]
 80011a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d010      	beq.n	80011d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	0c5b      	lsrs	r3, r3, #17
 80011b8:	f003 0301 	and.w	r3, r3, #1
 80011bc:	4a11      	ldr	r2, [pc, #68]	@ (8001204 <HAL_RCC_GetSysClockFreq+0xa0>)
 80011be:	5cd3      	ldrb	r3, [r2, r3]
 80011c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a0d      	ldr	r2, [pc, #52]	@ (80011fc <HAL_RCC_GetSysClockFreq+0x98>)
 80011c6:	fb03 f202 	mul.w	r2, r3, r2
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	e004      	b.n	80011de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001208 <HAL_RCC_GetSysClockFreq+0xa4>)
 80011d8:	fb02 f303 	mul.w	r3, r2, r3
 80011dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	613b      	str	r3, [r7, #16]
      break;
 80011e2:	e002      	b.n	80011ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011e4:	4b05      	ldr	r3, [pc, #20]	@ (80011fc <HAL_RCC_GetSysClockFreq+0x98>)
 80011e6:	613b      	str	r3, [r7, #16]
      break;
 80011e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80011ea:	693b      	ldr	r3, [r7, #16]
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	371c      	adds	r7, #28
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bc80      	pop	{r7}
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	40021000 	.word	0x40021000
 80011fc:	007a1200 	.word	0x007a1200
 8001200:	080044cc 	.word	0x080044cc
 8001204:	080044dc 	.word	0x080044dc
 8001208:	003d0900 	.word	0x003d0900

0800120c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001210:	4b02      	ldr	r3, [pc, #8]	@ (800121c <HAL_RCC_GetHCLKFreq+0x10>)
 8001212:	681b      	ldr	r3, [r3, #0]
}
 8001214:	4618      	mov	r0, r3
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr
 800121c:	20000000 	.word	0x20000000

08001220 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001224:	f7ff fff2 	bl	800120c <HAL_RCC_GetHCLKFreq>
 8001228:	4602      	mov	r2, r0
 800122a:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <HAL_RCC_GetPCLK1Freq+0x20>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	0a1b      	lsrs	r3, r3, #8
 8001230:	f003 0307 	and.w	r3, r3, #7
 8001234:	4903      	ldr	r1, [pc, #12]	@ (8001244 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001236:	5ccb      	ldrb	r3, [r1, r3]
 8001238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800123c:	4618      	mov	r0, r3
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40021000 	.word	0x40021000
 8001244:	080044c4 	.word	0x080044c4

08001248 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	220f      	movs	r2, #15
 8001256:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001258:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <HAL_RCC_GetClockConfig+0x58>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f003 0203 	and.w	r2, r3, #3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001264:	4b0e      	ldr	r3, [pc, #56]	@ (80012a0 <HAL_RCC_GetClockConfig+0x58>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001270:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <HAL_RCC_GetClockConfig+0x58>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800127c:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <HAL_RCC_GetClockConfig+0x58>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	08db      	lsrs	r3, r3, #3
 8001282:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800128a:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <HAL_RCC_GetClockConfig+0x5c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0207 	and.w	r2, r3, #7
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	bc80      	pop	{r7}
 800129e:	4770      	bx	lr
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40022000 	.word	0x40022000

080012a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80012b0:	4b0a      	ldr	r3, [pc, #40]	@ (80012dc <RCC_Delay+0x34>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <RCC_Delay+0x38>)
 80012b6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ba:	0a5b      	lsrs	r3, r3, #9
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	fb02 f303 	mul.w	r3, r2, r3
 80012c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80012c4:	bf00      	nop
  }
  while (Delay --);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	1e5a      	subs	r2, r3, #1
 80012ca:	60fa      	str	r2, [r7, #12]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1f9      	bne.n	80012c4 <RCC_Delay+0x1c>
}
 80012d0:	bf00      	nop
 80012d2:	bf00      	nop
 80012d4:	3714      	adds	r7, #20
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	20000000 	.word	0x20000000
 80012e0:	10624dd3 	.word	0x10624dd3

080012e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e041      	b.n	800137a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d106      	bne.n	8001310 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f000 f839 	bl	8001382 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2202      	movs	r2, #2
 8001314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3304      	adds	r3, #4
 8001320:	4619      	mov	r1, r3
 8001322:	4610      	mov	r0, r2
 8001324:	f000 f996 	bl	8001654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2201      	movs	r2, #1
 800132c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2201      	movs	r2, #1
 8001334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2201      	movs	r2, #1
 800133c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2201      	movs	r2, #1
 8001344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2201      	movs	r2, #1
 800134c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2201      	movs	r2, #1
 8001354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2201      	movs	r2, #1
 800135c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2201      	movs	r2, #1
 8001364:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2201      	movs	r2, #1
 800136c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2201      	movs	r2, #1
 8001374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001382:	b480      	push	{r7}
 8001384:	b083      	sub	sp, #12
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d001      	beq.n	80013ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e035      	b.n	8001418 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2202      	movs	r2, #2
 80013b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	68da      	ldr	r2, [r3, #12]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f042 0201 	orr.w	r2, r2, #1
 80013c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a16      	ldr	r2, [pc, #88]	@ (8001424 <HAL_TIM_Base_Start_IT+0x90>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d009      	beq.n	80013e2 <HAL_TIM_Base_Start_IT+0x4e>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013d6:	d004      	beq.n	80013e2 <HAL_TIM_Base_Start_IT+0x4e>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a12      	ldr	r2, [pc, #72]	@ (8001428 <HAL_TIM_Base_Start_IT+0x94>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d111      	bne.n	8001406 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	f003 0307 	and.w	r3, r3, #7
 80013ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2b06      	cmp	r3, #6
 80013f2:	d010      	beq.n	8001416 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f042 0201 	orr.w	r2, r2, #1
 8001402:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001404:	e007      	b.n	8001416 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f042 0201 	orr.w	r2, r2, #1
 8001414:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	bc80      	pop	{r7}
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40012c00 	.word	0x40012c00
 8001428:	40000400 	.word	0x40000400

0800142c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	691b      	ldr	r3, [r3, #16]
 8001442:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d020      	beq.n	8001490 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	f003 0302 	and.w	r3, r3, #2
 8001454:	2b00      	cmp	r3, #0
 8001456:	d01b      	beq.n	8001490 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f06f 0202 	mvn.w	r2, #2
 8001460:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2201      	movs	r2, #1
 8001466:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	f003 0303 	and.w	r3, r3, #3
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f000 f8d1 	bl	800161e <HAL_TIM_IC_CaptureCallback>
 800147c:	e005      	b.n	800148a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f000 f8c4 	bl	800160c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f000 f8d3 	bl	8001630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	f003 0304 	and.w	r3, r3, #4
 8001496:	2b00      	cmp	r3, #0
 8001498:	d020      	beq.n	80014dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	f003 0304 	and.w	r3, r3, #4
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d01b      	beq.n	80014dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f06f 0204 	mvn.w	r2, #4
 80014ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2202      	movs	r2, #2
 80014b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	699b      	ldr	r3, [r3, #24]
 80014ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f000 f8ab 	bl	800161e <HAL_TIM_IC_CaptureCallback>
 80014c8:	e005      	b.n	80014d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f000 f89e 	bl	800160c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f000 f8ad 	bl	8001630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	f003 0308 	and.w	r3, r3, #8
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d020      	beq.n	8001528 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	f003 0308 	and.w	r3, r3, #8
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d01b      	beq.n	8001528 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f06f 0208 	mvn.w	r2, #8
 80014f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2204      	movs	r2, #4
 80014fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	f003 0303 	and.w	r3, r3, #3
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 f885 	bl	800161e <HAL_TIM_IC_CaptureCallback>
 8001514:	e005      	b.n	8001522 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f000 f878 	bl	800160c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 f887 	bl	8001630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	f003 0310 	and.w	r3, r3, #16
 800152e:	2b00      	cmp	r3, #0
 8001530:	d020      	beq.n	8001574 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f003 0310 	and.w	r3, r3, #16
 8001538:	2b00      	cmp	r3, #0
 800153a:	d01b      	beq.n	8001574 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f06f 0210 	mvn.w	r2, #16
 8001544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2208      	movs	r2, #8
 800154a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001556:	2b00      	cmp	r3, #0
 8001558:	d003      	beq.n	8001562 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 f85f 	bl	800161e <HAL_TIM_IC_CaptureCallback>
 8001560:	e005      	b.n	800156e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f000 f852 	bl	800160c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 f861 	bl	8001630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	2b00      	cmp	r3, #0
 800157c:	d00c      	beq.n	8001598 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	2b00      	cmp	r3, #0
 8001586:	d007      	beq.n	8001598 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f06f 0201 	mvn.w	r2, #1
 8001590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7fe fe9c 	bl	80002d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00c      	beq.n	80015bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d007      	beq.n	80015bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80015b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f000 f8b9 	bl	800172e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00c      	beq.n	80015e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d007      	beq.n	80015e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80015d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f000 f831 	bl	8001642 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	f003 0320 	and.w	r3, r3, #32
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d00c      	beq.n	8001604 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f003 0320 	and.w	r3, r3, #32
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d007      	beq.n	8001604 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f06f 0220 	mvn.w	r2, #32
 80015fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f000 f88c 	bl	800171c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001604:	bf00      	nop
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr

0800161e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800161e:	b480      	push	{r7}
 8001620:	b083      	sub	sp, #12
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr

08001630 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr

08001642 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr

08001654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a2b      	ldr	r2, [pc, #172]	@ (8001714 <TIM_Base_SetConfig+0xc0>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d007      	beq.n	800167c <TIM_Base_SetConfig+0x28>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001672:	d003      	beq.n	800167c <TIM_Base_SetConfig+0x28>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4a28      	ldr	r2, [pc, #160]	@ (8001718 <TIM_Base_SetConfig+0xc4>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d108      	bne.n	800168e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001682:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	68fa      	ldr	r2, [r7, #12]
 800168a:	4313      	orrs	r3, r2
 800168c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a20      	ldr	r2, [pc, #128]	@ (8001714 <TIM_Base_SetConfig+0xc0>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d007      	beq.n	80016a6 <TIM_Base_SetConfig+0x52>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800169c:	d003      	beq.n	80016a6 <TIM_Base_SetConfig+0x52>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001718 <TIM_Base_SetConfig+0xc4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d108      	bne.n	80016b8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80016ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4a0d      	ldr	r2, [pc, #52]	@ (8001714 <TIM_Base_SetConfig+0xc0>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d103      	bne.n	80016ec <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	691a      	ldr	r2, [r3, #16]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2201      	movs	r2, #1
 80016f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	691b      	ldr	r3, [r3, #16]
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d005      	beq.n	800170a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	691b      	ldr	r3, [r3, #16]
 8001702:	f023 0201 	bic.w	r2, r3, #1
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	611a      	str	r2, [r3, #16]
  }
}
 800170a:	bf00      	nop
 800170c:	3714      	adds	r7, #20
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	40012c00 	.word	0x40012c00
 8001718:	40000400 	.word	0x40000400

0800171c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr

0800172e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800172e:	b480      	push	{r7}
 8001730:	b083      	sub	sp, #12
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr

08001740 <__NVIC_SetPriority>:
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	6039      	str	r1, [r7, #0]
 800174a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800174c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001750:	2b00      	cmp	r3, #0
 8001752:	db0a      	blt.n	800176a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	b2da      	uxtb	r2, r3
 8001758:	490c      	ldr	r1, [pc, #48]	@ (800178c <__NVIC_SetPriority+0x4c>)
 800175a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175e:	0112      	lsls	r2, r2, #4
 8001760:	b2d2      	uxtb	r2, r2
 8001762:	440b      	add	r3, r1
 8001764:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001768:	e00a      	b.n	8001780 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	b2da      	uxtb	r2, r3
 800176e:	4908      	ldr	r1, [pc, #32]	@ (8001790 <__NVIC_SetPriority+0x50>)
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	f003 030f 	and.w	r3, r3, #15
 8001776:	3b04      	subs	r3, #4
 8001778:	0112      	lsls	r2, r2, #4
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	440b      	add	r3, r1
 800177e:	761a      	strb	r2, [r3, #24]
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000e100 	.word	0xe000e100
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001798:	4b05      	ldr	r3, [pc, #20]	@ (80017b0 <SysTick_Handler+0x1c>)
 800179a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800179c:	f001 fd38 	bl	8003210 <xTaskGetSchedulerState>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d001      	beq.n	80017aa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80017a6:	f002 fadf 	bl	8003d68 <xPortSysTickHandler>
  }
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	e000e010 	.word	0xe000e010

080017b4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80017b8:	2100      	movs	r1, #0
 80017ba:	f06f 0004 	mvn.w	r0, #4
 80017be:	f7ff ffbf 	bl	8001740 <__NVIC_SetPriority>
#endif
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
	...

080017c8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80017ce:	f3ef 8305 	mrs	r3, IPSR
 80017d2:	603b      	str	r3, [r7, #0]
  return(result);
 80017d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80017da:	f06f 0305 	mvn.w	r3, #5
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	e00c      	b.n	80017fc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <osKernelInitialize+0x40>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d105      	bne.n	80017f6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80017ea:	4b07      	ldr	r3, [pc, #28]	@ (8001808 <osKernelInitialize+0x40>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80017f0:	2300      	movs	r3, #0
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	e002      	b.n	80017fc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80017f6:	f04f 33ff 	mov.w	r3, #4294967295
 80017fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80017fc:	687b      	ldr	r3, [r7, #4]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr
 8001808:	200000d0 	.word	0x200000d0

0800180c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001812:	f3ef 8305 	mrs	r3, IPSR
 8001816:	603b      	str	r3, [r7, #0]
  return(result);
 8001818:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <osKernelStart+0x1a>
    stat = osErrorISR;
 800181e:	f06f 0305 	mvn.w	r3, #5
 8001822:	607b      	str	r3, [r7, #4]
 8001824:	e010      	b.n	8001848 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001826:	4b0b      	ldr	r3, [pc, #44]	@ (8001854 <osKernelStart+0x48>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d109      	bne.n	8001842 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800182e:	f7ff ffc1 	bl	80017b4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001832:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <osKernelStart+0x48>)
 8001834:	2202      	movs	r2, #2
 8001836:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001838:	f001 f88a 	bl	8002950 <vTaskStartScheduler>
      stat = osOK;
 800183c:	2300      	movs	r3, #0
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	e002      	b.n	8001848 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001842:	f04f 33ff 	mov.w	r3, #4294967295
 8001846:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001848:	687b      	ldr	r3, [r7, #4]
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	200000d0 	.word	0x200000d0

08001858 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001858:	b580      	push	{r7, lr}
 800185a:	b08e      	sub	sp, #56	@ 0x38
 800185c:	af04      	add	r7, sp, #16
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001864:	2300      	movs	r3, #0
 8001866:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001868:	f3ef 8305 	mrs	r3, IPSR
 800186c:	617b      	str	r3, [r7, #20]
  return(result);
 800186e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001870:	2b00      	cmp	r3, #0
 8001872:	d17e      	bne.n	8001972 <osThreadNew+0x11a>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d07b      	beq.n	8001972 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800187a:	2380      	movs	r3, #128	@ 0x80
 800187c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800187e:	2318      	movs	r3, #24
 8001880:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001882:	2300      	movs	r3, #0
 8001884:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d045      	beq.n	800191e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d002      	beq.n	80018a0 <osThreadNew+0x48>
        name = attr->name;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d002      	beq.n	80018ae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d008      	beq.n	80018c6 <osThreadNew+0x6e>
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	2b38      	cmp	r3, #56	@ 0x38
 80018b8:	d805      	bhi.n	80018c6 <osThreadNew+0x6e>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <osThreadNew+0x72>
        return (NULL);
 80018c6:	2300      	movs	r3, #0
 80018c8:	e054      	b.n	8001974 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d003      	beq.n	80018da <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	089b      	lsrs	r3, r3, #2
 80018d8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d00e      	beq.n	8001900 <osThreadNew+0xa8>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	2ba7      	cmp	r3, #167	@ 0xa7
 80018e8:	d90a      	bls.n	8001900 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d006      	beq.n	8001900 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <osThreadNew+0xa8>
        mem = 1;
 80018fa:	2301      	movs	r3, #1
 80018fc:	61bb      	str	r3, [r7, #24]
 80018fe:	e010      	b.n	8001922 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d10c      	bne.n	8001922 <osThreadNew+0xca>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d108      	bne.n	8001922 <osThreadNew+0xca>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	691b      	ldr	r3, [r3, #16]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d104      	bne.n	8001922 <osThreadNew+0xca>
          mem = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	61bb      	str	r3, [r7, #24]
 800191c:	e001      	b.n	8001922 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d110      	bne.n	800194a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001930:	9202      	str	r2, [sp, #8]
 8001932:	9301      	str	r3, [sp, #4]
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	6a3a      	ldr	r2, [r7, #32]
 800193c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800193e:	68f8      	ldr	r0, [r7, #12]
 8001940:	f000 fe12 	bl	8002568 <xTaskCreateStatic>
 8001944:	4603      	mov	r3, r0
 8001946:	613b      	str	r3, [r7, #16]
 8001948:	e013      	b.n	8001972 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d110      	bne.n	8001972 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001950:	6a3b      	ldr	r3, [r7, #32]
 8001952:	b29a      	uxth	r2, r3
 8001954:	f107 0310 	add.w	r3, r7, #16
 8001958:	9301      	str	r3, [sp, #4]
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	9300      	str	r3, [sp, #0]
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f000 fe60 	bl	8002628 <xTaskCreate>
 8001968:	4603      	mov	r3, r0
 800196a:	2b01      	cmp	r3, #1
 800196c:	d001      	beq.n	8001972 <osThreadNew+0x11a>
            hTask = NULL;
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001972:	693b      	ldr	r3, [r7, #16]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3728      	adds	r7, #40	@ 0x28
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001984:	f3ef 8305 	mrs	r3, IPSR
 8001988:	60bb      	str	r3, [r7, #8]
  return(result);
 800198a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800198c:	2b00      	cmp	r3, #0
 800198e:	d003      	beq.n	8001998 <osDelay+0x1c>
    stat = osErrorISR;
 8001990:	f06f 0305 	mvn.w	r3, #5
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	e007      	b.n	80019a8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001998:	2300      	movs	r3, #0
 800199a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d002      	beq.n	80019a8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 ff9e 	bl	80028e4 <vTaskDelay>
    }
  }

  return (stat);
 80019a8:	68fb      	ldr	r3, [r7, #12]
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
	...

080019b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4a06      	ldr	r2, [pc, #24]	@ (80019dc <vApplicationGetIdleTaskMemory+0x28>)
 80019c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	4a05      	ldr	r2, [pc, #20]	@ (80019e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80019ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2280      	movs	r2, #128	@ 0x80
 80019d0:	601a      	str	r2, [r3, #0]
}
 80019d2:	bf00      	nop
 80019d4:	3714      	adds	r7, #20
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr
 80019dc:	200000d4 	.word	0x200000d4
 80019e0:	2000017c 	.word	0x2000017c

080019e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	4a07      	ldr	r2, [pc, #28]	@ (8001a10 <vApplicationGetTimerTaskMemory+0x2c>)
 80019f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	4a06      	ldr	r2, [pc, #24]	@ (8001a14 <vApplicationGetTimerTaskMemory+0x30>)
 80019fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a02:	601a      	str	r2, [r3, #0]
}
 8001a04:	bf00      	nop
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	2000037c 	.word	0x2000037c
 8001a14:	20000424 	.word	0x20000424

08001a18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f103 0208 	add.w	r2, r3, #8
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f103 0208 	add.w	r2, r3, #8
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f103 0208 	add.w	r2, r3, #8
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr

08001a56 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr

08001a6e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b085      	sub	sp, #20
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
 8001a76:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	68fa      	ldr	r2, [r7, #12]
 8001a82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	601a      	str	r2, [r3, #0]
}
 8001aaa:	bf00      	nop
 8001aac:	3714      	adds	r7, #20
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr

08001ab4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aca:	d103      	bne.n	8001ad4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	e00c      	b.n	8001aee <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3308      	adds	r3, #8
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	e002      	b.n	8001ae2 <vListInsert+0x2e>
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	68ba      	ldr	r2, [r7, #8]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d2f6      	bcs.n	8001adc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	685a      	ldr	r2, [r3, #4]
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68fa      	ldr	r2, [r7, #12]
 8001b02:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	1c5a      	adds	r2, r3, #1
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	601a      	str	r2, [r3, #0]
}
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	6892      	ldr	r2, [r2, #8]
 8001b3a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	6852      	ldr	r2, [r2, #4]
 8001b44:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d103      	bne.n	8001b58 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689a      	ldr	r2, [r3, #8]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	1e5a      	subs	r2, r3, #1
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bc80      	pop	{r7}
 8001b74:	4770      	bx	lr
	...

08001b78 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d10b      	bne.n	8001ba4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b90:	f383 8811 	msr	BASEPRI, r3
 8001b94:	f3bf 8f6f 	isb	sy
 8001b98:	f3bf 8f4f 	dsb	sy
 8001b9c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b9e:	bf00      	nop
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001ba4:	f002 f862 	bl	8003c6c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bb0:	68f9      	ldr	r1, [r7, #12]
 8001bb2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001bb4:	fb01 f303 	mul.w	r3, r1, r3
 8001bb8:	441a      	add	r2, r3
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	68f9      	ldr	r1, [r7, #12]
 8001bd8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001bda:	fb01 f303 	mul.w	r3, r1, r3
 8001bde:	441a      	add	r2, r3
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	22ff      	movs	r2, #255	@ 0xff
 8001be8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	22ff      	movs	r2, #255	@ 0xff
 8001bf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d114      	bne.n	8001c24 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d01a      	beq.n	8001c38 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	3310      	adds	r3, #16
 8001c06:	4618      	mov	r0, r3
 8001c08:	f001 f93c 	bl	8002e84 <xTaskRemoveFromEventList>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d012      	beq.n	8001c38 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001c12:	4b0d      	ldr	r3, [pc, #52]	@ (8001c48 <xQueueGenericReset+0xd0>)
 8001c14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	f3bf 8f4f 	dsb	sy
 8001c1e:	f3bf 8f6f 	isb	sy
 8001c22:	e009      	b.n	8001c38 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	3310      	adds	r3, #16
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff fef5 	bl	8001a18 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	3324      	adds	r3, #36	@ 0x24
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff fef0 	bl	8001a18 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001c38:	f002 f848 	bl	8003ccc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001c3c:	2301      	movs	r3, #1
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	e000ed04 	.word	0xe000ed04

08001c4c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08e      	sub	sp, #56	@ 0x38
 8001c50:	af02      	add	r7, sp, #8
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d10b      	bne.n	8001c78 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c64:	f383 8811 	msr	BASEPRI, r3
 8001c68:	f3bf 8f6f 	isb	sy
 8001c6c:	f3bf 8f4f 	dsb	sy
 8001c70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001c72:	bf00      	nop
 8001c74:	bf00      	nop
 8001c76:	e7fd      	b.n	8001c74 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d10b      	bne.n	8001c96 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c82:	f383 8811 	msr	BASEPRI, r3
 8001c86:	f3bf 8f6f 	isb	sy
 8001c8a:	f3bf 8f4f 	dsb	sy
 8001c8e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001c90:	bf00      	nop
 8001c92:	bf00      	nop
 8001c94:	e7fd      	b.n	8001c92 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d002      	beq.n	8001ca2 <xQueueGenericCreateStatic+0x56>
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <xQueueGenericCreateStatic+0x5a>
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <xQueueGenericCreateStatic+0x5c>
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d10b      	bne.n	8001cc4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8001cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cb0:	f383 8811 	msr	BASEPRI, r3
 8001cb4:	f3bf 8f6f 	isb	sy
 8001cb8:	f3bf 8f4f 	dsb	sy
 8001cbc:	623b      	str	r3, [r7, #32]
}
 8001cbe:	bf00      	nop
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d102      	bne.n	8001cd0 <xQueueGenericCreateStatic+0x84>
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d101      	bne.n	8001cd4 <xQueueGenericCreateStatic+0x88>
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e000      	b.n	8001cd6 <xQueueGenericCreateStatic+0x8a>
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d10b      	bne.n	8001cf2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8001cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cde:	f383 8811 	msr	BASEPRI, r3
 8001ce2:	f3bf 8f6f 	isb	sy
 8001ce6:	f3bf 8f4f 	dsb	sy
 8001cea:	61fb      	str	r3, [r7, #28]
}
 8001cec:	bf00      	nop
 8001cee:	bf00      	nop
 8001cf0:	e7fd      	b.n	8001cee <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001cf2:	2350      	movs	r3, #80	@ 0x50
 8001cf4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	2b50      	cmp	r3, #80	@ 0x50
 8001cfa:	d00b      	beq.n	8001d14 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8001cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d00:	f383 8811 	msr	BASEPRI, r3
 8001d04:	f3bf 8f6f 	isb	sy
 8001d08:	f3bf 8f4f 	dsb	sy
 8001d0c:	61bb      	str	r3, [r7, #24]
}
 8001d0e:	bf00      	nop
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001d14:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8001d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d00d      	beq.n	8001d3c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d28:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	4613      	mov	r3, r2
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	68b9      	ldr	r1, [r7, #8]
 8001d36:	68f8      	ldr	r0, [r7, #12]
 8001d38:	f000 f805 	bl	8001d46 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3730      	adds	r7, #48	@ 0x30
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b084      	sub	sp, #16
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	60f8      	str	r0, [r7, #12]
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
 8001d52:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d103      	bne.n	8001d62 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	e002      	b.n	8001d68 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	68ba      	ldr	r2, [r7, #8]
 8001d72:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001d74:	2101      	movs	r1, #1
 8001d76:	69b8      	ldr	r0, [r7, #24]
 8001d78:	f7ff fefe 	bl	8001b78 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	78fa      	ldrb	r2, [r7, #3]
 8001d80:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001d84:	bf00      	nop
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08e      	sub	sp, #56	@ 0x38
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
 8001d98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d10b      	bne.n	8001dc0 <xQueueGenericSend+0x34>
	__asm volatile
 8001da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dac:	f383 8811 	msr	BASEPRI, r3
 8001db0:	f3bf 8f6f 	isb	sy
 8001db4:	f3bf 8f4f 	dsb	sy
 8001db8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001dba:	bf00      	nop
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d103      	bne.n	8001dce <xQueueGenericSend+0x42>
 8001dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <xQueueGenericSend+0x46>
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e000      	b.n	8001dd4 <xQueueGenericSend+0x48>
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d10b      	bne.n	8001df0 <xQueueGenericSend+0x64>
	__asm volatile
 8001dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ddc:	f383 8811 	msr	BASEPRI, r3
 8001de0:	f3bf 8f6f 	isb	sy
 8001de4:	f3bf 8f4f 	dsb	sy
 8001de8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001dea:	bf00      	nop
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d103      	bne.n	8001dfe <xQueueGenericSend+0x72>
 8001df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d101      	bne.n	8001e02 <xQueueGenericSend+0x76>
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e000      	b.n	8001e04 <xQueueGenericSend+0x78>
 8001e02:	2300      	movs	r3, #0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10b      	bne.n	8001e20 <xQueueGenericSend+0x94>
	__asm volatile
 8001e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e0c:	f383 8811 	msr	BASEPRI, r3
 8001e10:	f3bf 8f6f 	isb	sy
 8001e14:	f3bf 8f4f 	dsb	sy
 8001e18:	623b      	str	r3, [r7, #32]
}
 8001e1a:	bf00      	nop
 8001e1c:	bf00      	nop
 8001e1e:	e7fd      	b.n	8001e1c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001e20:	f001 f9f6 	bl	8003210 <xTaskGetSchedulerState>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d102      	bne.n	8001e30 <xQueueGenericSend+0xa4>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d101      	bne.n	8001e34 <xQueueGenericSend+0xa8>
 8001e30:	2301      	movs	r3, #1
 8001e32:	e000      	b.n	8001e36 <xQueueGenericSend+0xaa>
 8001e34:	2300      	movs	r3, #0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d10b      	bne.n	8001e52 <xQueueGenericSend+0xc6>
	__asm volatile
 8001e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e3e:	f383 8811 	msr	BASEPRI, r3
 8001e42:	f3bf 8f6f 	isb	sy
 8001e46:	f3bf 8f4f 	dsb	sy
 8001e4a:	61fb      	str	r3, [r7, #28]
}
 8001e4c:	bf00      	nop
 8001e4e:	bf00      	nop
 8001e50:	e7fd      	b.n	8001e4e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001e52:	f001 ff0b 	bl	8003c6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d302      	bcc.n	8001e68 <xQueueGenericSend+0xdc>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d129      	bne.n	8001ebc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	68b9      	ldr	r1, [r7, #8]
 8001e6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001e6e:	f000 fa0f 	bl	8002290 <prvCopyDataToQueue>
 8001e72:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d010      	beq.n	8001e9e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e7e:	3324      	adds	r3, #36	@ 0x24
 8001e80:	4618      	mov	r0, r3
 8001e82:	f000 ffff 	bl	8002e84 <xTaskRemoveFromEventList>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d013      	beq.n	8001eb4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001e8c:	4b3f      	ldr	r3, [pc, #252]	@ (8001f8c <xQueueGenericSend+0x200>)
 8001e8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	f3bf 8f4f 	dsb	sy
 8001e98:	f3bf 8f6f 	isb	sy
 8001e9c:	e00a      	b.n	8001eb4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d007      	beq.n	8001eb4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001ea4:	4b39      	ldr	r3, [pc, #228]	@ (8001f8c <xQueueGenericSend+0x200>)
 8001ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	f3bf 8f4f 	dsb	sy
 8001eb0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001eb4:	f001 ff0a 	bl	8003ccc <vPortExitCritical>
				return pdPASS;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e063      	b.n	8001f84 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d103      	bne.n	8001eca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001ec2:	f001 ff03 	bl	8003ccc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	e05c      	b.n	8001f84 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d106      	bne.n	8001ede <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f001 f839 	bl	8002f4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001eda:	2301      	movs	r3, #1
 8001edc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001ede:	f001 fef5 	bl	8003ccc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001ee2:	f000 fda5 	bl	8002a30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ee6:	f001 fec1 	bl	8003c6c <vPortEnterCritical>
 8001eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001ef0:	b25b      	sxtb	r3, r3
 8001ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef6:	d103      	bne.n	8001f00 <xQueueGenericSend+0x174>
 8001ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001f06:	b25b      	sxtb	r3, r3
 8001f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f0c:	d103      	bne.n	8001f16 <xQueueGenericSend+0x18a>
 8001f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f10:	2200      	movs	r2, #0
 8001f12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001f16:	f001 fed9 	bl	8003ccc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001f1a:	1d3a      	adds	r2, r7, #4
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	4611      	mov	r1, r2
 8001f22:	4618      	mov	r0, r3
 8001f24:	f001 f828 	bl	8002f78 <xTaskCheckForTimeOut>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d124      	bne.n	8001f78 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001f2e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f30:	f000 faa6 	bl	8002480 <prvIsQueueFull>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d018      	beq.n	8001f6c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f3c:	3310      	adds	r3, #16
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	4611      	mov	r1, r2
 8001f42:	4618      	mov	r0, r3
 8001f44:	f000 ff4c 	bl	8002de0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001f48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f4a:	f000 fa31 	bl	80023b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001f4e:	f000 fd7d 	bl	8002a4c <xTaskResumeAll>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f47f af7c 	bne.w	8001e52 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f8c <xQueueGenericSend+0x200>)
 8001f5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	f3bf 8f4f 	dsb	sy
 8001f66:	f3bf 8f6f 	isb	sy
 8001f6a:	e772      	b.n	8001e52 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001f6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f6e:	f000 fa1f 	bl	80023b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f72:	f000 fd6b 	bl	8002a4c <xTaskResumeAll>
 8001f76:	e76c      	b.n	8001e52 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001f78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f7a:	f000 fa19 	bl	80023b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f7e:	f000 fd65 	bl	8002a4c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001f82:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3738      	adds	r7, #56	@ 0x38
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	e000ed04 	.word	0xe000ed04

08001f90 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b090      	sub	sp, #64	@ 0x40
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
 8001f9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8001fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d10b      	bne.n	8001fc0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8001fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fac:	f383 8811 	msr	BASEPRI, r3
 8001fb0:	f3bf 8f6f 	isb	sy
 8001fb4:	f3bf 8f4f 	dsb	sy
 8001fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001fba:	bf00      	nop
 8001fbc:	bf00      	nop
 8001fbe:	e7fd      	b.n	8001fbc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d103      	bne.n	8001fce <xQueueGenericSendFromISR+0x3e>
 8001fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d101      	bne.n	8001fd2 <xQueueGenericSendFromISR+0x42>
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e000      	b.n	8001fd4 <xQueueGenericSendFromISR+0x44>
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d10b      	bne.n	8001ff0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8001fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fdc:	f383 8811 	msr	BASEPRI, r3
 8001fe0:	f3bf 8f6f 	isb	sy
 8001fe4:	f3bf 8f4f 	dsb	sy
 8001fe8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001fea:	bf00      	nop
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d103      	bne.n	8001ffe <xQueueGenericSendFromISR+0x6e>
 8001ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d101      	bne.n	8002002 <xQueueGenericSendFromISR+0x72>
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <xQueueGenericSendFromISR+0x74>
 8002002:	2300      	movs	r3, #0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d10b      	bne.n	8002020 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800200c:	f383 8811 	msr	BASEPRI, r3
 8002010:	f3bf 8f6f 	isb	sy
 8002014:	f3bf 8f4f 	dsb	sy
 8002018:	623b      	str	r3, [r7, #32]
}
 800201a:	bf00      	nop
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002020:	f001 fee6 	bl	8003df0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002024:	f3ef 8211 	mrs	r2, BASEPRI
 8002028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800202c:	f383 8811 	msr	BASEPRI, r3
 8002030:	f3bf 8f6f 	isb	sy
 8002034:	f3bf 8f4f 	dsb	sy
 8002038:	61fa      	str	r2, [r7, #28]
 800203a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800203c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800203e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002042:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002048:	429a      	cmp	r2, r3
 800204a:	d302      	bcc.n	8002052 <xQueueGenericSendFromISR+0xc2>
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	2b02      	cmp	r3, #2
 8002050:	d12f      	bne.n	80020b2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002054:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002058:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800205c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800205e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002060:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002062:	683a      	ldr	r2, [r7, #0]
 8002064:	68b9      	ldr	r1, [r7, #8]
 8002066:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002068:	f000 f912 	bl	8002290 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800206c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002074:	d112      	bne.n	800209c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207a:	2b00      	cmp	r3, #0
 800207c:	d016      	beq.n	80020ac <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800207e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002080:	3324      	adds	r3, #36	@ 0x24
 8002082:	4618      	mov	r0, r3
 8002084:	f000 fefe 	bl	8002e84 <xTaskRemoveFromEventList>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00e      	beq.n	80020ac <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d00b      	beq.n	80020ac <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	e007      	b.n	80020ac <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800209c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020a0:	3301      	adds	r3, #1
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	b25a      	sxtb	r2, r3
 80020a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80020ac:	2301      	movs	r3, #1
 80020ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80020b0:	e001      	b.n	80020b6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020b8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80020c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80020c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3740      	adds	r7, #64	@ 0x40
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08c      	sub	sp, #48	@ 0x30
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80020d8:	2300      	movs	r3, #0
 80020da:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80020e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10b      	bne.n	80020fe <xQueueReceive+0x32>
	__asm volatile
 80020e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020ea:	f383 8811 	msr	BASEPRI, r3
 80020ee:	f3bf 8f6f 	isb	sy
 80020f2:	f3bf 8f4f 	dsb	sy
 80020f6:	623b      	str	r3, [r7, #32]
}
 80020f8:	bf00      	nop
 80020fa:	bf00      	nop
 80020fc:	e7fd      	b.n	80020fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d103      	bne.n	800210c <xQueueReceive+0x40>
 8002104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <xQueueReceive+0x44>
 800210c:	2301      	movs	r3, #1
 800210e:	e000      	b.n	8002112 <xQueueReceive+0x46>
 8002110:	2300      	movs	r3, #0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10b      	bne.n	800212e <xQueueReceive+0x62>
	__asm volatile
 8002116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800211a:	f383 8811 	msr	BASEPRI, r3
 800211e:	f3bf 8f6f 	isb	sy
 8002122:	f3bf 8f4f 	dsb	sy
 8002126:	61fb      	str	r3, [r7, #28]
}
 8002128:	bf00      	nop
 800212a:	bf00      	nop
 800212c:	e7fd      	b.n	800212a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800212e:	f001 f86f 	bl	8003210 <xTaskGetSchedulerState>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d102      	bne.n	800213e <xQueueReceive+0x72>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <xQueueReceive+0x76>
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <xQueueReceive+0x78>
 8002142:	2300      	movs	r3, #0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d10b      	bne.n	8002160 <xQueueReceive+0x94>
	__asm volatile
 8002148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800214c:	f383 8811 	msr	BASEPRI, r3
 8002150:	f3bf 8f6f 	isb	sy
 8002154:	f3bf 8f4f 	dsb	sy
 8002158:	61bb      	str	r3, [r7, #24]
}
 800215a:	bf00      	nop
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002160:	f001 fd84 	bl	8003c6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002168:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800216a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216c:	2b00      	cmp	r3, #0
 800216e:	d01f      	beq.n	80021b0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002170:	68b9      	ldr	r1, [r7, #8]
 8002172:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002174:	f000 f8f6 	bl	8002364 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217a:	1e5a      	subs	r2, r3, #1
 800217c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800217e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00f      	beq.n	80021a8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800218a:	3310      	adds	r3, #16
 800218c:	4618      	mov	r0, r3
 800218e:	f000 fe79 	bl	8002e84 <xTaskRemoveFromEventList>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d007      	beq.n	80021a8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002198:	4b3c      	ldr	r3, [pc, #240]	@ (800228c <xQueueReceive+0x1c0>)
 800219a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	f3bf 8f4f 	dsb	sy
 80021a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80021a8:	f001 fd90 	bl	8003ccc <vPortExitCritical>
				return pdPASS;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e069      	b.n	8002284 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d103      	bne.n	80021be <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80021b6:	f001 fd89 	bl	8003ccc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80021ba:	2300      	movs	r3, #0
 80021bc:	e062      	b.n	8002284 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80021be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d106      	bne.n	80021d2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80021c4:	f107 0310 	add.w	r3, r7, #16
 80021c8:	4618      	mov	r0, r3
 80021ca:	f000 febf 	bl	8002f4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80021ce:	2301      	movs	r3, #1
 80021d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80021d2:	f001 fd7b 	bl	8003ccc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80021d6:	f000 fc2b 	bl	8002a30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80021da:	f001 fd47 	bl	8003c6c <vPortEnterCritical>
 80021de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80021e4:	b25b      	sxtb	r3, r3
 80021e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ea:	d103      	bne.n	80021f4 <xQueueReceive+0x128>
 80021ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80021f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80021fa:	b25b      	sxtb	r3, r3
 80021fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002200:	d103      	bne.n	800220a <xQueueReceive+0x13e>
 8002202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002204:	2200      	movs	r2, #0
 8002206:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800220a:	f001 fd5f 	bl	8003ccc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800220e:	1d3a      	adds	r2, r7, #4
 8002210:	f107 0310 	add.w	r3, r7, #16
 8002214:	4611      	mov	r1, r2
 8002216:	4618      	mov	r0, r3
 8002218:	f000 feae 	bl	8002f78 <xTaskCheckForTimeOut>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d123      	bne.n	800226a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002222:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002224:	f000 f916 	bl	8002454 <prvIsQueueEmpty>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d017      	beq.n	800225e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800222e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002230:	3324      	adds	r3, #36	@ 0x24
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	4611      	mov	r1, r2
 8002236:	4618      	mov	r0, r3
 8002238:	f000 fdd2 	bl	8002de0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800223c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800223e:	f000 f8b7 	bl	80023b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002242:	f000 fc03 	bl	8002a4c <xTaskResumeAll>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d189      	bne.n	8002160 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800224c:	4b0f      	ldr	r3, [pc, #60]	@ (800228c <xQueueReceive+0x1c0>)
 800224e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	f3bf 8f4f 	dsb	sy
 8002258:	f3bf 8f6f 	isb	sy
 800225c:	e780      	b.n	8002160 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800225e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002260:	f000 f8a6 	bl	80023b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002264:	f000 fbf2 	bl	8002a4c <xTaskResumeAll>
 8002268:	e77a      	b.n	8002160 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800226a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800226c:	f000 f8a0 	bl	80023b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002270:	f000 fbec 	bl	8002a4c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002274:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002276:	f000 f8ed 	bl	8002454 <prvIsQueueEmpty>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	f43f af6f 	beq.w	8002160 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002282:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002284:	4618      	mov	r0, r3
 8002286:	3730      	adds	r7, #48	@ 0x30
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	e000ed04 	.word	0xe000ed04

08002290 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022a4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d10d      	bne.n	80022ca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d14d      	bne.n	8002352 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 ffc6 	bl	800324c <xTaskPriorityDisinherit>
 80022c0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	e043      	b.n	8002352 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d119      	bne.n	8002304 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6858      	ldr	r0, [r3, #4]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d8:	461a      	mov	r2, r3
 80022da:	68b9      	ldr	r1, [r7, #8]
 80022dc:	f002 f840 	bl	8004360 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e8:	441a      	add	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	685a      	ldr	r2, [r3, #4]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d32b      	bcc.n	8002352 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	e026      	b.n	8002352 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	68d8      	ldr	r0, [r3, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230c:	461a      	mov	r2, r3
 800230e:	68b9      	ldr	r1, [r7, #8]
 8002310:	f002 f826 	bl	8004360 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	68da      	ldr	r2, [r3, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231c:	425b      	negs	r3, r3
 800231e:	441a      	add	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	68da      	ldr	r2, [r3, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	429a      	cmp	r2, r3
 800232e:	d207      	bcs.n	8002340 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	425b      	negs	r3, r3
 800233a:	441a      	add	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b02      	cmp	r3, #2
 8002344:	d105      	bne.n	8002352 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d002      	beq.n	8002352 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	3b01      	subs	r3, #1
 8002350:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1c5a      	adds	r2, r3, #1
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800235a:	697b      	ldr	r3, [r7, #20]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	2b00      	cmp	r3, #0
 8002374:	d018      	beq.n	80023a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	68da      	ldr	r2, [r3, #12]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	441a      	add	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	429a      	cmp	r2, r3
 800238e:	d303      	bcc.n	8002398 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	68d9      	ldr	r1, [r3, #12]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a0:	461a      	mov	r2, r3
 80023a2:	6838      	ldr	r0, [r7, #0]
 80023a4:	f001 ffdc 	bl	8004360 <memcpy>
	}
}
 80023a8:	bf00      	nop
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80023b8:	f001 fc58 	bl	8003c6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80023c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80023c4:	e011      	b.n	80023ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d012      	beq.n	80023f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	3324      	adds	r3, #36	@ 0x24
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 fd56 	bl	8002e84 <xTaskRemoveFromEventList>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80023de:	f000 fe2f 	bl	8003040 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80023e2:	7bfb      	ldrb	r3, [r7, #15]
 80023e4:	3b01      	subs	r3, #1
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80023ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	dce9      	bgt.n	80023c6 <prvUnlockQueue+0x16>
 80023f2:	e000      	b.n	80023f6 <prvUnlockQueue+0x46>
					break;
 80023f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	22ff      	movs	r2, #255	@ 0xff
 80023fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80023fe:	f001 fc65 	bl	8003ccc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002402:	f001 fc33 	bl	8003c6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800240c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800240e:	e011      	b.n	8002434 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d012      	beq.n	800243e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	3310      	adds	r3, #16
 800241c:	4618      	mov	r0, r3
 800241e:	f000 fd31 	bl	8002e84 <xTaskRemoveFromEventList>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002428:	f000 fe0a 	bl	8003040 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800242c:	7bbb      	ldrb	r3, [r7, #14]
 800242e:	3b01      	subs	r3, #1
 8002430:	b2db      	uxtb	r3, r3
 8002432:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002434:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002438:	2b00      	cmp	r3, #0
 800243a:	dce9      	bgt.n	8002410 <prvUnlockQueue+0x60>
 800243c:	e000      	b.n	8002440 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800243e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	22ff      	movs	r2, #255	@ 0xff
 8002444:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8002448:	f001 fc40 	bl	8003ccc <vPortExitCritical>
}
 800244c:	bf00      	nop
 800244e:	3710      	adds	r7, #16
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800245c:	f001 fc06 	bl	8003c6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002468:	2301      	movs	r3, #1
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	e001      	b.n	8002472 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002472:	f001 fc2b 	bl	8003ccc <vPortExitCritical>

	return xReturn;
 8002476:	68fb      	ldr	r3, [r7, #12]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002488:	f001 fbf0 	bl	8003c6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002494:	429a      	cmp	r2, r3
 8002496:	d102      	bne.n	800249e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002498:	2301      	movs	r3, #1
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	e001      	b.n	80024a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800249e:	2300      	movs	r3, #0
 80024a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80024a2:	f001 fc13 	bl	8003ccc <vPortExitCritical>

	return xReturn;
 80024a6:	68fb      	ldr	r3, [r7, #12]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80024b0:	b480      	push	{r7}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80024ba:	2300      	movs	r3, #0
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	e014      	b.n	80024ea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80024c0:	4a0e      	ldr	r2, [pc, #56]	@ (80024fc <vQueueAddToRegistry+0x4c>)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d10b      	bne.n	80024e4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80024cc:	490b      	ldr	r1, [pc, #44]	@ (80024fc <vQueueAddToRegistry+0x4c>)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80024d6:	4a09      	ldr	r2, [pc, #36]	@ (80024fc <vQueueAddToRegistry+0x4c>)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	00db      	lsls	r3, r3, #3
 80024dc:	4413      	add	r3, r2
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80024e2:	e006      	b.n	80024f2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	3301      	adds	r3, #1
 80024e8:	60fb      	str	r3, [r7, #12]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2b07      	cmp	r3, #7
 80024ee:	d9e7      	bls.n	80024c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80024f0:	bf00      	nop
 80024f2:	bf00      	nop
 80024f4:	3714      	adds	r7, #20
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr
 80024fc:	20000824 	.word	0x20000824

08002500 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002510:	f001 fbac 	bl	8003c6c <vPortEnterCritical>
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800251a:	b25b      	sxtb	r3, r3
 800251c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002520:	d103      	bne.n	800252a <vQueueWaitForMessageRestricted+0x2a>
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002530:	b25b      	sxtb	r3, r3
 8002532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002536:	d103      	bne.n	8002540 <vQueueWaitForMessageRestricted+0x40>
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002540:	f001 fbc4 	bl	8003ccc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002548:	2b00      	cmp	r3, #0
 800254a:	d106      	bne.n	800255a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	3324      	adds	r3, #36	@ 0x24
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	68b9      	ldr	r1, [r7, #8]
 8002554:	4618      	mov	r0, r3
 8002556:	f000 fc69 	bl	8002e2c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800255a:	6978      	ldr	r0, [r7, #20]
 800255c:	f7ff ff28 	bl	80023b0 <prvUnlockQueue>
	}
 8002560:	bf00      	nop
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08e      	sub	sp, #56	@ 0x38
 800256c:	af04      	add	r7, sp, #16
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
 8002574:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10b      	bne.n	8002594 <xTaskCreateStatic+0x2c>
	__asm volatile
 800257c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002580:	f383 8811 	msr	BASEPRI, r3
 8002584:	f3bf 8f6f 	isb	sy
 8002588:	f3bf 8f4f 	dsb	sy
 800258c:	623b      	str	r3, [r7, #32]
}
 800258e:	bf00      	nop
 8002590:	bf00      	nop
 8002592:	e7fd      	b.n	8002590 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002596:	2b00      	cmp	r3, #0
 8002598:	d10b      	bne.n	80025b2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800259a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800259e:	f383 8811 	msr	BASEPRI, r3
 80025a2:	f3bf 8f6f 	isb	sy
 80025a6:	f3bf 8f4f 	dsb	sy
 80025aa:	61fb      	str	r3, [r7, #28]
}
 80025ac:	bf00      	nop
 80025ae:	bf00      	nop
 80025b0:	e7fd      	b.n	80025ae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80025b2:	23a8      	movs	r3, #168	@ 0xa8
 80025b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	2ba8      	cmp	r3, #168	@ 0xa8
 80025ba:	d00b      	beq.n	80025d4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80025bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025c0:	f383 8811 	msr	BASEPRI, r3
 80025c4:	f3bf 8f6f 	isb	sy
 80025c8:	f3bf 8f4f 	dsb	sy
 80025cc:	61bb      	str	r3, [r7, #24]
}
 80025ce:	bf00      	nop
 80025d0:	bf00      	nop
 80025d2:	e7fd      	b.n	80025d0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80025d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80025d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d01e      	beq.n	800261a <xTaskCreateStatic+0xb2>
 80025dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d01b      	beq.n	800261a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80025e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80025e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80025ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80025ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ee:	2202      	movs	r2, #2
 80025f0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80025f4:	2300      	movs	r3, #0
 80025f6:	9303      	str	r3, [sp, #12]
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fa:	9302      	str	r3, [sp, #8]
 80025fc:	f107 0314 	add.w	r3, r7, #20
 8002600:	9301      	str	r3, [sp, #4]
 8002602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	68b9      	ldr	r1, [r7, #8]
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	f000 f851 	bl	80026b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002612:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002614:	f000 f8f6 	bl	8002804 <prvAddNewTaskToReadyList>
 8002618:	e001      	b.n	800261e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800261a:	2300      	movs	r3, #0
 800261c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800261e:	697b      	ldr	r3, [r7, #20]
	}
 8002620:	4618      	mov	r0, r3
 8002622:	3728      	adds	r7, #40	@ 0x28
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002628:	b580      	push	{r7, lr}
 800262a:	b08c      	sub	sp, #48	@ 0x30
 800262c:	af04      	add	r7, sp, #16
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	603b      	str	r3, [r7, #0]
 8002634:	4613      	mov	r3, r2
 8002636:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002638:	88fb      	ldrh	r3, [r7, #6]
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	4618      	mov	r0, r3
 800263e:	f001 fc17 	bl	8003e70 <pvPortMalloc>
 8002642:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00e      	beq.n	8002668 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800264a:	20a8      	movs	r0, #168	@ 0xa8
 800264c:	f001 fc10 	bl	8003e70 <pvPortMalloc>
 8002650:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d003      	beq.n	8002660 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	631a      	str	r2, [r3, #48]	@ 0x30
 800265e:	e005      	b.n	800266c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002660:	6978      	ldr	r0, [r7, #20]
 8002662:	f001 fcd3 	bl	800400c <vPortFree>
 8002666:	e001      	b.n	800266c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002668:	2300      	movs	r3, #0
 800266a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d017      	beq.n	80026a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800267a:	88fa      	ldrh	r2, [r7, #6]
 800267c:	2300      	movs	r3, #0
 800267e:	9303      	str	r3, [sp, #12]
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	9302      	str	r3, [sp, #8]
 8002684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002686:	9301      	str	r3, [sp, #4]
 8002688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	68b9      	ldr	r1, [r7, #8]
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f000 f80f 	bl	80026b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002696:	69f8      	ldr	r0, [r7, #28]
 8002698:	f000 f8b4 	bl	8002804 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800269c:	2301      	movs	r3, #1
 800269e:	61bb      	str	r3, [r7, #24]
 80026a0:	e002      	b.n	80026a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80026a2:	f04f 33ff 	mov.w	r3, #4294967295
 80026a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80026a8:	69bb      	ldr	r3, [r7, #24]
	}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3720      	adds	r7, #32
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b088      	sub	sp, #32
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
 80026c0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80026c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026c4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	461a      	mov	r2, r3
 80026cc:	21a5      	movs	r1, #165	@ 0xa5
 80026ce:	f001 fdbb 	bl	8004248 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80026d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80026dc:	3b01      	subs	r3, #1
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	f023 0307 	bic.w	r3, r3, #7
 80026ea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00b      	beq.n	800270e <prvInitialiseNewTask+0x5a>
	__asm volatile
 80026f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026fa:	f383 8811 	msr	BASEPRI, r3
 80026fe:	f3bf 8f6f 	isb	sy
 8002702:	f3bf 8f4f 	dsb	sy
 8002706:	617b      	str	r3, [r7, #20]
}
 8002708:	bf00      	nop
 800270a:	bf00      	nop
 800270c:	e7fd      	b.n	800270a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d01f      	beq.n	8002754 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002714:	2300      	movs	r3, #0
 8002716:	61fb      	str	r3, [r7, #28]
 8002718:	e012      	b.n	8002740 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	4413      	add	r3, r2
 8002720:	7819      	ldrb	r1, [r3, #0]
 8002722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	4413      	add	r3, r2
 8002728:	3334      	adds	r3, #52	@ 0x34
 800272a:	460a      	mov	r2, r1
 800272c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	4413      	add	r3, r2
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d006      	beq.n	8002748 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3301      	adds	r3, #1
 800273e:	61fb      	str	r3, [r7, #28]
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	2b0f      	cmp	r3, #15
 8002744:	d9e9      	bls.n	800271a <prvInitialiseNewTask+0x66>
 8002746:	e000      	b.n	800274a <prvInitialiseNewTask+0x96>
			{
				break;
 8002748:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800274a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002752:	e003      	b.n	800275c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002756:	2200      	movs	r2, #0
 8002758:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800275c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800275e:	2b37      	cmp	r3, #55	@ 0x37
 8002760:	d901      	bls.n	8002766 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002762:	2337      	movs	r3, #55	@ 0x37
 8002764:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002768:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800276a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800276c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800276e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002770:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002774:	2200      	movs	r2, #0
 8002776:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800277a:	3304      	adds	r3, #4
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff f96a 	bl	8001a56 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002784:	3318      	adds	r3, #24
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff f965 	bl	8001a56 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800278c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800278e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002790:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002794:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800279a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800279c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800279e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027a0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80027a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027a4:	2200      	movs	r2, #0
 80027a6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80027aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80027b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027b4:	3354      	adds	r3, #84	@ 0x54
 80027b6:	224c      	movs	r2, #76	@ 0x4c
 80027b8:	2100      	movs	r1, #0
 80027ba:	4618      	mov	r0, r3
 80027bc:	f001 fd44 	bl	8004248 <memset>
 80027c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c2:	4a0d      	ldr	r2, [pc, #52]	@ (80027f8 <prvInitialiseNewTask+0x144>)
 80027c4:	659a      	str	r2, [r3, #88]	@ 0x58
 80027c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c8:	4a0c      	ldr	r2, [pc, #48]	@ (80027fc <prvInitialiseNewTask+0x148>)
 80027ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80027cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002800 <prvInitialiseNewTask+0x14c>)
 80027d0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	68f9      	ldr	r1, [r7, #12]
 80027d6:	69b8      	ldr	r0, [r7, #24]
 80027d8:	f001 f954 	bl	8003a84 <pxPortInitialiseStack>
 80027dc:	4602      	mov	r2, r0
 80027de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80027e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d002      	beq.n	80027ee <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80027e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027ee:	bf00      	nop
 80027f0:	3720      	adds	r7, #32
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20001ab8 	.word	0x20001ab8
 80027fc:	20001b20 	.word	0x20001b20
 8002800:	20001b88 	.word	0x20001b88

08002804 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800280c:	f001 fa2e 	bl	8003c6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002810:	4b2d      	ldr	r3, [pc, #180]	@ (80028c8 <prvAddNewTaskToReadyList+0xc4>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	3301      	adds	r3, #1
 8002816:	4a2c      	ldr	r2, [pc, #176]	@ (80028c8 <prvAddNewTaskToReadyList+0xc4>)
 8002818:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800281a:	4b2c      	ldr	r3, [pc, #176]	@ (80028cc <prvAddNewTaskToReadyList+0xc8>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d109      	bne.n	8002836 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002822:	4a2a      	ldr	r2, [pc, #168]	@ (80028cc <prvAddNewTaskToReadyList+0xc8>)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002828:	4b27      	ldr	r3, [pc, #156]	@ (80028c8 <prvAddNewTaskToReadyList+0xc4>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d110      	bne.n	8002852 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002830:	f000 fc2a 	bl	8003088 <prvInitialiseTaskLists>
 8002834:	e00d      	b.n	8002852 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002836:	4b26      	ldr	r3, [pc, #152]	@ (80028d0 <prvAddNewTaskToReadyList+0xcc>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d109      	bne.n	8002852 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800283e:	4b23      	ldr	r3, [pc, #140]	@ (80028cc <prvAddNewTaskToReadyList+0xc8>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002848:	429a      	cmp	r2, r3
 800284a:	d802      	bhi.n	8002852 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800284c:	4a1f      	ldr	r2, [pc, #124]	@ (80028cc <prvAddNewTaskToReadyList+0xc8>)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002852:	4b20      	ldr	r3, [pc, #128]	@ (80028d4 <prvAddNewTaskToReadyList+0xd0>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	3301      	adds	r3, #1
 8002858:	4a1e      	ldr	r2, [pc, #120]	@ (80028d4 <prvAddNewTaskToReadyList+0xd0>)
 800285a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800285c:	4b1d      	ldr	r3, [pc, #116]	@ (80028d4 <prvAddNewTaskToReadyList+0xd0>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002868:	4b1b      	ldr	r3, [pc, #108]	@ (80028d8 <prvAddNewTaskToReadyList+0xd4>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	429a      	cmp	r2, r3
 800286e:	d903      	bls.n	8002878 <prvAddNewTaskToReadyList+0x74>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002874:	4a18      	ldr	r2, [pc, #96]	@ (80028d8 <prvAddNewTaskToReadyList+0xd4>)
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800287c:	4613      	mov	r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	4413      	add	r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	4a15      	ldr	r2, [pc, #84]	@ (80028dc <prvAddNewTaskToReadyList+0xd8>)
 8002886:	441a      	add	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3304      	adds	r3, #4
 800288c:	4619      	mov	r1, r3
 800288e:	4610      	mov	r0, r2
 8002890:	f7ff f8ed 	bl	8001a6e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002894:	f001 fa1a 	bl	8003ccc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002898:	4b0d      	ldr	r3, [pc, #52]	@ (80028d0 <prvAddNewTaskToReadyList+0xcc>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00e      	beq.n	80028be <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80028a0:	4b0a      	ldr	r3, [pc, #40]	@ (80028cc <prvAddNewTaskToReadyList+0xc8>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d207      	bcs.n	80028be <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80028ae:	4b0c      	ldr	r3, [pc, #48]	@ (80028e0 <prvAddNewTaskToReadyList+0xdc>)
 80028b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	f3bf 8f4f 	dsb	sy
 80028ba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	20000d38 	.word	0x20000d38
 80028cc:	20000864 	.word	0x20000864
 80028d0:	20000d44 	.word	0x20000d44
 80028d4:	20000d54 	.word	0x20000d54
 80028d8:	20000d40 	.word	0x20000d40
 80028dc:	20000868 	.word	0x20000868
 80028e0:	e000ed04 	.word	0xe000ed04

080028e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80028ec:	2300      	movs	r3, #0
 80028ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d018      	beq.n	8002928 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80028f6:	4b14      	ldr	r3, [pc, #80]	@ (8002948 <vTaskDelay+0x64>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00b      	beq.n	8002916 <vTaskDelay+0x32>
	__asm volatile
 80028fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002902:	f383 8811 	msr	BASEPRI, r3
 8002906:	f3bf 8f6f 	isb	sy
 800290a:	f3bf 8f4f 	dsb	sy
 800290e:	60bb      	str	r3, [r7, #8]
}
 8002910:	bf00      	nop
 8002912:	bf00      	nop
 8002914:	e7fd      	b.n	8002912 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002916:	f000 f88b 	bl	8002a30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800291a:	2100      	movs	r1, #0
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f000 fd05 	bl	800332c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002922:	f000 f893 	bl	8002a4c <xTaskResumeAll>
 8002926:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d107      	bne.n	800293e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800292e:	4b07      	ldr	r3, [pc, #28]	@ (800294c <vTaskDelay+0x68>)
 8002930:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	f3bf 8f4f 	dsb	sy
 800293a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800293e:	bf00      	nop
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20000d60 	.word	0x20000d60
 800294c:	e000ed04 	.word	0xe000ed04

08002950 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08a      	sub	sp, #40	@ 0x28
 8002954:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002956:	2300      	movs	r3, #0
 8002958:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800295a:	2300      	movs	r3, #0
 800295c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800295e:	463a      	mov	r2, r7
 8002960:	1d39      	adds	r1, r7, #4
 8002962:	f107 0308 	add.w	r3, r7, #8
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff f824 	bl	80019b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800296c:	6839      	ldr	r1, [r7, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	68ba      	ldr	r2, [r7, #8]
 8002972:	9202      	str	r2, [sp, #8]
 8002974:	9301      	str	r3, [sp, #4]
 8002976:	2300      	movs	r3, #0
 8002978:	9300      	str	r3, [sp, #0]
 800297a:	2300      	movs	r3, #0
 800297c:	460a      	mov	r2, r1
 800297e:	4924      	ldr	r1, [pc, #144]	@ (8002a10 <vTaskStartScheduler+0xc0>)
 8002980:	4824      	ldr	r0, [pc, #144]	@ (8002a14 <vTaskStartScheduler+0xc4>)
 8002982:	f7ff fdf1 	bl	8002568 <xTaskCreateStatic>
 8002986:	4603      	mov	r3, r0
 8002988:	4a23      	ldr	r2, [pc, #140]	@ (8002a18 <vTaskStartScheduler+0xc8>)
 800298a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800298c:	4b22      	ldr	r3, [pc, #136]	@ (8002a18 <vTaskStartScheduler+0xc8>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d002      	beq.n	800299a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002994:	2301      	movs	r3, #1
 8002996:	617b      	str	r3, [r7, #20]
 8002998:	e001      	b.n	800299e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800299a:	2300      	movs	r3, #0
 800299c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d102      	bne.n	80029aa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80029a4:	f000 fd16 	bl	80033d4 <xTimerCreateTimerTask>
 80029a8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d11b      	bne.n	80029e8 <vTaskStartScheduler+0x98>
	__asm volatile
 80029b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029b4:	f383 8811 	msr	BASEPRI, r3
 80029b8:	f3bf 8f6f 	isb	sy
 80029bc:	f3bf 8f4f 	dsb	sy
 80029c0:	613b      	str	r3, [r7, #16]
}
 80029c2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80029c4:	4b15      	ldr	r3, [pc, #84]	@ (8002a1c <vTaskStartScheduler+0xcc>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	3354      	adds	r3, #84	@ 0x54
 80029ca:	4a15      	ldr	r2, [pc, #84]	@ (8002a20 <vTaskStartScheduler+0xd0>)
 80029cc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80029ce:	4b15      	ldr	r3, [pc, #84]	@ (8002a24 <vTaskStartScheduler+0xd4>)
 80029d0:	f04f 32ff 	mov.w	r2, #4294967295
 80029d4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80029d6:	4b14      	ldr	r3, [pc, #80]	@ (8002a28 <vTaskStartScheduler+0xd8>)
 80029d8:	2201      	movs	r2, #1
 80029da:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80029dc:	4b13      	ldr	r3, [pc, #76]	@ (8002a2c <vTaskStartScheduler+0xdc>)
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80029e2:	f001 f8d1 	bl	8003b88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80029e6:	e00f      	b.n	8002a08 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ee:	d10b      	bne.n	8002a08 <vTaskStartScheduler+0xb8>
	__asm volatile
 80029f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029f4:	f383 8811 	msr	BASEPRI, r3
 80029f8:	f3bf 8f6f 	isb	sy
 80029fc:	f3bf 8f4f 	dsb	sy
 8002a00:	60fb      	str	r3, [r7, #12]
}
 8002a02:	bf00      	nop
 8002a04:	bf00      	nop
 8002a06:	e7fd      	b.n	8002a04 <vTaskStartScheduler+0xb4>
}
 8002a08:	bf00      	nop
 8002a0a:	3718      	adds	r7, #24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	08004454 	.word	0x08004454
 8002a14:	08003059 	.word	0x08003059
 8002a18:	20000d5c 	.word	0x20000d5c
 8002a1c:	20000864 	.word	0x20000864
 8002a20:	20000010 	.word	0x20000010
 8002a24:	20000d58 	.word	0x20000d58
 8002a28:	20000d44 	.word	0x20000d44
 8002a2c:	20000d3c 	.word	0x20000d3c

08002a30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002a34:	4b04      	ldr	r3, [pc, #16]	@ (8002a48 <vTaskSuspendAll+0x18>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	4a03      	ldr	r2, [pc, #12]	@ (8002a48 <vTaskSuspendAll+0x18>)
 8002a3c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002a3e:	bf00      	nop
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bc80      	pop	{r7}
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	20000d60 	.word	0x20000d60

08002a4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002a56:	2300      	movs	r3, #0
 8002a58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002a5a:	4b42      	ldr	r3, [pc, #264]	@ (8002b64 <xTaskResumeAll+0x118>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10b      	bne.n	8002a7a <xTaskResumeAll+0x2e>
	__asm volatile
 8002a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a66:	f383 8811 	msr	BASEPRI, r3
 8002a6a:	f3bf 8f6f 	isb	sy
 8002a6e:	f3bf 8f4f 	dsb	sy
 8002a72:	603b      	str	r3, [r7, #0]
}
 8002a74:	bf00      	nop
 8002a76:	bf00      	nop
 8002a78:	e7fd      	b.n	8002a76 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002a7a:	f001 f8f7 	bl	8003c6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002a7e:	4b39      	ldr	r3, [pc, #228]	@ (8002b64 <xTaskResumeAll+0x118>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	4a37      	ldr	r2, [pc, #220]	@ (8002b64 <xTaskResumeAll+0x118>)
 8002a86:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a88:	4b36      	ldr	r3, [pc, #216]	@ (8002b64 <xTaskResumeAll+0x118>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d162      	bne.n	8002b56 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002a90:	4b35      	ldr	r3, [pc, #212]	@ (8002b68 <xTaskResumeAll+0x11c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d05e      	beq.n	8002b56 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a98:	e02f      	b.n	8002afa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a9a:	4b34      	ldr	r3, [pc, #208]	@ (8002b6c <xTaskResumeAll+0x120>)
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	3318      	adds	r3, #24
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff f83c 	bl	8001b24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	3304      	adds	r3, #4
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff f837 	bl	8001b24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aba:	4b2d      	ldr	r3, [pc, #180]	@ (8002b70 <xTaskResumeAll+0x124>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d903      	bls.n	8002aca <xTaskResumeAll+0x7e>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac6:	4a2a      	ldr	r2, [pc, #168]	@ (8002b70 <xTaskResumeAll+0x124>)
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ace:	4613      	mov	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4a27      	ldr	r2, [pc, #156]	@ (8002b74 <xTaskResumeAll+0x128>)
 8002ad8:	441a      	add	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	3304      	adds	r3, #4
 8002ade:	4619      	mov	r1, r3
 8002ae0:	4610      	mov	r0, r2
 8002ae2:	f7fe ffc4 	bl	8001a6e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aea:	4b23      	ldr	r3, [pc, #140]	@ (8002b78 <xTaskResumeAll+0x12c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d302      	bcc.n	8002afa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002af4:	4b21      	ldr	r3, [pc, #132]	@ (8002b7c <xTaskResumeAll+0x130>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002afa:	4b1c      	ldr	r3, [pc, #112]	@ (8002b6c <xTaskResumeAll+0x120>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1cb      	bne.n	8002a9a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002b08:	f000 fb62 	bl	80031d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002b80 <xTaskResumeAll+0x134>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d010      	beq.n	8002b3a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002b18:	f000 f844 	bl	8002ba4 <xTaskIncrementTick>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d002      	beq.n	8002b28 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002b22:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <xTaskResumeAll+0x130>)
 8002b24:	2201      	movs	r2, #1
 8002b26:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1f1      	bne.n	8002b18 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8002b34:	4b12      	ldr	r3, [pc, #72]	@ (8002b80 <xTaskResumeAll+0x134>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002b3a:	4b10      	ldr	r3, [pc, #64]	@ (8002b7c <xTaskResumeAll+0x130>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d009      	beq.n	8002b56 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002b42:	2301      	movs	r3, #1
 8002b44:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002b46:	4b0f      	ldr	r3, [pc, #60]	@ (8002b84 <xTaskResumeAll+0x138>)
 8002b48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	f3bf 8f4f 	dsb	sy
 8002b52:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002b56:	f001 f8b9 	bl	8003ccc <vPortExitCritical>

	return xAlreadyYielded;
 8002b5a:	68bb      	ldr	r3, [r7, #8]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	20000d60 	.word	0x20000d60
 8002b68:	20000d38 	.word	0x20000d38
 8002b6c:	20000cf8 	.word	0x20000cf8
 8002b70:	20000d40 	.word	0x20000d40
 8002b74:	20000868 	.word	0x20000868
 8002b78:	20000864 	.word	0x20000864
 8002b7c:	20000d4c 	.word	0x20000d4c
 8002b80:	20000d48 	.word	0x20000d48
 8002b84:	e000ed04 	.word	0xe000ed04

08002b88 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002b8e:	4b04      	ldr	r3, [pc, #16]	@ (8002ba0 <xTaskGetTickCount+0x18>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002b94:	687b      	ldr	r3, [r7, #4]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	20000d3c 	.word	0x20000d3c

08002ba4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002baa:	2300      	movs	r3, #0
 8002bac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002bae:	4b4f      	ldr	r3, [pc, #316]	@ (8002cec <xTaskIncrementTick+0x148>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f040 8090 	bne.w	8002cd8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002bb8:	4b4d      	ldr	r3, [pc, #308]	@ (8002cf0 <xTaskIncrementTick+0x14c>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002bc0:	4a4b      	ldr	r2, [pc, #300]	@ (8002cf0 <xTaskIncrementTick+0x14c>)
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d121      	bne.n	8002c10 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002bcc:	4b49      	ldr	r3, [pc, #292]	@ (8002cf4 <xTaskIncrementTick+0x150>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00b      	beq.n	8002bee <xTaskIncrementTick+0x4a>
	__asm volatile
 8002bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bda:	f383 8811 	msr	BASEPRI, r3
 8002bde:	f3bf 8f6f 	isb	sy
 8002be2:	f3bf 8f4f 	dsb	sy
 8002be6:	603b      	str	r3, [r7, #0]
}
 8002be8:	bf00      	nop
 8002bea:	bf00      	nop
 8002bec:	e7fd      	b.n	8002bea <xTaskIncrementTick+0x46>
 8002bee:	4b41      	ldr	r3, [pc, #260]	@ (8002cf4 <xTaskIncrementTick+0x150>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	60fb      	str	r3, [r7, #12]
 8002bf4:	4b40      	ldr	r3, [pc, #256]	@ (8002cf8 <xTaskIncrementTick+0x154>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8002cf4 <xTaskIncrementTick+0x150>)
 8002bfa:	6013      	str	r3, [r2, #0]
 8002bfc:	4a3e      	ldr	r2, [pc, #248]	@ (8002cf8 <xTaskIncrementTick+0x154>)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6013      	str	r3, [r2, #0]
 8002c02:	4b3e      	ldr	r3, [pc, #248]	@ (8002cfc <xTaskIncrementTick+0x158>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	3301      	adds	r3, #1
 8002c08:	4a3c      	ldr	r2, [pc, #240]	@ (8002cfc <xTaskIncrementTick+0x158>)
 8002c0a:	6013      	str	r3, [r2, #0]
 8002c0c:	f000 fae0 	bl	80031d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002c10:	4b3b      	ldr	r3, [pc, #236]	@ (8002d00 <xTaskIncrementTick+0x15c>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d349      	bcc.n	8002cae <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c1a:	4b36      	ldr	r3, [pc, #216]	@ (8002cf4 <xTaskIncrementTick+0x150>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d104      	bne.n	8002c2e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c24:	4b36      	ldr	r3, [pc, #216]	@ (8002d00 <xTaskIncrementTick+0x15c>)
 8002c26:	f04f 32ff 	mov.w	r2, #4294967295
 8002c2a:	601a      	str	r2, [r3, #0]
					break;
 8002c2c:	e03f      	b.n	8002cae <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c2e:	4b31      	ldr	r3, [pc, #196]	@ (8002cf4 <xTaskIncrementTick+0x150>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d203      	bcs.n	8002c4e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002c46:	4a2e      	ldr	r2, [pc, #184]	@ (8002d00 <xTaskIncrementTick+0x15c>)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002c4c:	e02f      	b.n	8002cae <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	3304      	adds	r3, #4
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7fe ff66 	bl	8001b24 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d004      	beq.n	8002c6a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	3318      	adds	r3, #24
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fe ff5d 	bl	8001b24 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c6e:	4b25      	ldr	r3, [pc, #148]	@ (8002d04 <xTaskIncrementTick+0x160>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d903      	bls.n	8002c7e <xTaskIncrementTick+0xda>
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7a:	4a22      	ldr	r2, [pc, #136]	@ (8002d04 <xTaskIncrementTick+0x160>)
 8002c7c:	6013      	str	r3, [r2, #0]
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c82:	4613      	mov	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4413      	add	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4a1f      	ldr	r2, [pc, #124]	@ (8002d08 <xTaskIncrementTick+0x164>)
 8002c8c:	441a      	add	r2, r3
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	3304      	adds	r3, #4
 8002c92:	4619      	mov	r1, r3
 8002c94:	4610      	mov	r0, r2
 8002c96:	f7fe feea 	bl	8001a6e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8002d0c <xTaskIncrementTick+0x168>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d3b8      	bcc.n	8002c1a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002cac:	e7b5      	b.n	8002c1a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002cae:	4b17      	ldr	r3, [pc, #92]	@ (8002d0c <xTaskIncrementTick+0x168>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cb4:	4914      	ldr	r1, [pc, #80]	@ (8002d08 <xTaskIncrementTick+0x164>)
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	440b      	add	r3, r1
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d901      	bls.n	8002cca <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002cca:	4b11      	ldr	r3, [pc, #68]	@ (8002d10 <xTaskIncrementTick+0x16c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d007      	beq.n	8002ce2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	617b      	str	r3, [r7, #20]
 8002cd6:	e004      	b.n	8002ce2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002d14 <xTaskIncrementTick+0x170>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	4a0d      	ldr	r2, [pc, #52]	@ (8002d14 <xTaskIncrementTick+0x170>)
 8002ce0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002ce2:	697b      	ldr	r3, [r7, #20]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	20000d60 	.word	0x20000d60
 8002cf0:	20000d3c 	.word	0x20000d3c
 8002cf4:	20000cf0 	.word	0x20000cf0
 8002cf8:	20000cf4 	.word	0x20000cf4
 8002cfc:	20000d50 	.word	0x20000d50
 8002d00:	20000d58 	.word	0x20000d58
 8002d04:	20000d40 	.word	0x20000d40
 8002d08:	20000868 	.word	0x20000868
 8002d0c:	20000864 	.word	0x20000864
 8002d10:	20000d4c 	.word	0x20000d4c
 8002d14:	20000d48 	.word	0x20000d48

08002d18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc8 <vTaskSwitchContext+0xb0>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d003      	beq.n	8002d2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002d26:	4b29      	ldr	r3, [pc, #164]	@ (8002dcc <vTaskSwitchContext+0xb4>)
 8002d28:	2201      	movs	r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002d2c:	e047      	b.n	8002dbe <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8002d2e:	4b27      	ldr	r3, [pc, #156]	@ (8002dcc <vTaskSwitchContext+0xb4>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d34:	4b26      	ldr	r3, [pc, #152]	@ (8002dd0 <vTaskSwitchContext+0xb8>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	60fb      	str	r3, [r7, #12]
 8002d3a:	e011      	b.n	8002d60 <vTaskSwitchContext+0x48>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10b      	bne.n	8002d5a <vTaskSwitchContext+0x42>
	__asm volatile
 8002d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d46:	f383 8811 	msr	BASEPRI, r3
 8002d4a:	f3bf 8f6f 	isb	sy
 8002d4e:	f3bf 8f4f 	dsb	sy
 8002d52:	607b      	str	r3, [r7, #4]
}
 8002d54:	bf00      	nop
 8002d56:	bf00      	nop
 8002d58:	e7fd      	b.n	8002d56 <vTaskSwitchContext+0x3e>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	491c      	ldr	r1, [pc, #112]	@ (8002dd4 <vTaskSwitchContext+0xbc>)
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	4613      	mov	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0e3      	beq.n	8002d3c <vTaskSwitchContext+0x24>
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	4613      	mov	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4413      	add	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4a15      	ldr	r2, [pc, #84]	@ (8002dd4 <vTaskSwitchContext+0xbc>)
 8002d80:	4413      	add	r3, r2
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	685a      	ldr	r2, [r3, #4]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	605a      	str	r2, [r3, #4]
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	685a      	ldr	r2, [r3, #4]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	3308      	adds	r3, #8
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d104      	bne.n	8002da4 <vTaskSwitchContext+0x8c>
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	605a      	str	r2, [r3, #4]
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	4a0b      	ldr	r2, [pc, #44]	@ (8002dd8 <vTaskSwitchContext+0xc0>)
 8002dac:	6013      	str	r3, [r2, #0]
 8002dae:	4a08      	ldr	r2, [pc, #32]	@ (8002dd0 <vTaskSwitchContext+0xb8>)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002db4:	4b08      	ldr	r3, [pc, #32]	@ (8002dd8 <vTaskSwitchContext+0xc0>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	3354      	adds	r3, #84	@ 0x54
 8002dba:	4a08      	ldr	r2, [pc, #32]	@ (8002ddc <vTaskSwitchContext+0xc4>)
 8002dbc:	6013      	str	r3, [r2, #0]
}
 8002dbe:	bf00      	nop
 8002dc0:	3714      	adds	r7, #20
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bc80      	pop	{r7}
 8002dc6:	4770      	bx	lr
 8002dc8:	20000d60 	.word	0x20000d60
 8002dcc:	20000d4c 	.word	0x20000d4c
 8002dd0:	20000d40 	.word	0x20000d40
 8002dd4:	20000868 	.word	0x20000868
 8002dd8:	20000864 	.word	0x20000864
 8002ddc:	20000010 	.word	0x20000010

08002de0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10b      	bne.n	8002e08 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002df4:	f383 8811 	msr	BASEPRI, r3
 8002df8:	f3bf 8f6f 	isb	sy
 8002dfc:	f3bf 8f4f 	dsb	sy
 8002e00:	60fb      	str	r3, [r7, #12]
}
 8002e02:	bf00      	nop
 8002e04:	bf00      	nop
 8002e06:	e7fd      	b.n	8002e04 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002e08:	4b07      	ldr	r3, [pc, #28]	@ (8002e28 <vTaskPlaceOnEventList+0x48>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	3318      	adds	r3, #24
 8002e0e:	4619      	mov	r1, r3
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f7fe fe4f 	bl	8001ab4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002e16:	2101      	movs	r1, #1
 8002e18:	6838      	ldr	r0, [r7, #0]
 8002e1a:	f000 fa87 	bl	800332c <prvAddCurrentTaskToDelayedList>
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000864 	.word	0x20000864

08002e2c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b086      	sub	sp, #24
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10b      	bne.n	8002e56 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8002e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e42:	f383 8811 	msr	BASEPRI, r3
 8002e46:	f3bf 8f6f 	isb	sy
 8002e4a:	f3bf 8f4f 	dsb	sy
 8002e4e:	617b      	str	r3, [r7, #20]
}
 8002e50:	bf00      	nop
 8002e52:	bf00      	nop
 8002e54:	e7fd      	b.n	8002e52 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002e56:	4b0a      	ldr	r3, [pc, #40]	@ (8002e80 <vTaskPlaceOnEventListRestricted+0x54>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	3318      	adds	r3, #24
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f7fe fe05 	bl	8001a6e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d002      	beq.n	8002e70 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8002e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002e70:	6879      	ldr	r1, [r7, #4]
 8002e72:	68b8      	ldr	r0, [r7, #8]
 8002e74:	f000 fa5a 	bl	800332c <prvAddCurrentTaskToDelayedList>
	}
 8002e78:	bf00      	nop
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20000864 	.word	0x20000864

08002e84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d10b      	bne.n	8002eb2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8002e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e9e:	f383 8811 	msr	BASEPRI, r3
 8002ea2:	f3bf 8f6f 	isb	sy
 8002ea6:	f3bf 8f4f 	dsb	sy
 8002eaa:	60fb      	str	r3, [r7, #12]
}
 8002eac:	bf00      	nop
 8002eae:	bf00      	nop
 8002eb0:	e7fd      	b.n	8002eae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	3318      	adds	r3, #24
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7fe fe34 	bl	8001b24 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8002f34 <xTaskRemoveFromEventList+0xb0>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d11d      	bne.n	8002f00 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	3304      	adds	r3, #4
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7fe fe2b 	bl	8001b24 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ed2:	4b19      	ldr	r3, [pc, #100]	@ (8002f38 <xTaskRemoveFromEventList+0xb4>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d903      	bls.n	8002ee2 <xTaskRemoveFromEventList+0x5e>
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ede:	4a16      	ldr	r2, [pc, #88]	@ (8002f38 <xTaskRemoveFromEventList+0xb4>)
 8002ee0:	6013      	str	r3, [r2, #0]
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4413      	add	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	4a13      	ldr	r2, [pc, #76]	@ (8002f3c <xTaskRemoveFromEventList+0xb8>)
 8002ef0:	441a      	add	r2, r3
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4610      	mov	r0, r2
 8002efa:	f7fe fdb8 	bl	8001a6e <vListInsertEnd>
 8002efe:	e005      	b.n	8002f0c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	3318      	adds	r3, #24
 8002f04:	4619      	mov	r1, r3
 8002f06:	480e      	ldr	r0, [pc, #56]	@ (8002f40 <xTaskRemoveFromEventList+0xbc>)
 8002f08:	f7fe fdb1 	bl	8001a6e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f10:	4b0c      	ldr	r3, [pc, #48]	@ (8002f44 <xTaskRemoveFromEventList+0xc0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d905      	bls.n	8002f26 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f48 <xTaskRemoveFromEventList+0xc4>)
 8002f20:	2201      	movs	r2, #1
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	e001      	b.n	8002f2a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002f2a:	697b      	ldr	r3, [r7, #20]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3718      	adds	r7, #24
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	20000d60 	.word	0x20000d60
 8002f38:	20000d40 	.word	0x20000d40
 8002f3c:	20000868 	.word	0x20000868
 8002f40:	20000cf8 	.word	0x20000cf8
 8002f44:	20000864 	.word	0x20000864
 8002f48:	20000d4c 	.word	0x20000d4c

08002f4c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002f54:	4b06      	ldr	r3, [pc, #24]	@ (8002f70 <vTaskInternalSetTimeOutState+0x24>)
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002f5c:	4b05      	ldr	r3, [pc, #20]	@ (8002f74 <vTaskInternalSetTimeOutState+0x28>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	605a      	str	r2, [r3, #4]
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	20000d50 	.word	0x20000d50
 8002f74:	20000d3c 	.word	0x20000d3c

08002f78 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b088      	sub	sp, #32
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10b      	bne.n	8002fa0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8002f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f8c:	f383 8811 	msr	BASEPRI, r3
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	613b      	str	r3, [r7, #16]
}
 8002f9a:	bf00      	nop
 8002f9c:	bf00      	nop
 8002f9e:	e7fd      	b.n	8002f9c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10b      	bne.n	8002fbe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8002fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002faa:	f383 8811 	msr	BASEPRI, r3
 8002fae:	f3bf 8f6f 	isb	sy
 8002fb2:	f3bf 8f4f 	dsb	sy
 8002fb6:	60fb      	str	r3, [r7, #12]
}
 8002fb8:	bf00      	nop
 8002fba:	bf00      	nop
 8002fbc:	e7fd      	b.n	8002fba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8002fbe:	f000 fe55 	bl	8003c6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8003038 <xTaskCheckForTimeOut+0xc0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fda:	d102      	bne.n	8002fe2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	61fb      	str	r3, [r7, #28]
 8002fe0:	e023      	b.n	800302a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	4b15      	ldr	r3, [pc, #84]	@ (800303c <xTaskCheckForTimeOut+0xc4>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d007      	beq.n	8002ffe <xTaskCheckForTimeOut+0x86>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d302      	bcc.n	8002ffe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	61fb      	str	r3, [r7, #28]
 8002ffc:	e015      	b.n	800302a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	429a      	cmp	r2, r3
 8003006:	d20b      	bcs.n	8003020 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	1ad2      	subs	r2, r2, r3
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7ff ff99 	bl	8002f4c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800301a:	2300      	movs	r3, #0
 800301c:	61fb      	str	r3, [r7, #28]
 800301e:	e004      	b.n	800302a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	2200      	movs	r2, #0
 8003024:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003026:	2301      	movs	r3, #1
 8003028:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800302a:	f000 fe4f 	bl	8003ccc <vPortExitCritical>

	return xReturn;
 800302e:	69fb      	ldr	r3, [r7, #28]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3720      	adds	r7, #32
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20000d3c 	.word	0x20000d3c
 800303c:	20000d50 	.word	0x20000d50

08003040 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003044:	4b03      	ldr	r3, [pc, #12]	@ (8003054 <vTaskMissedYield+0x14>)
 8003046:	2201      	movs	r2, #1
 8003048:	601a      	str	r2, [r3, #0]
}
 800304a:	bf00      	nop
 800304c:	46bd      	mov	sp, r7
 800304e:	bc80      	pop	{r7}
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	20000d4c 	.word	0x20000d4c

08003058 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003060:	f000 f852 	bl	8003108 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003064:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <prvIdleTask+0x28>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d9f9      	bls.n	8003060 <prvIdleTask+0x8>
			{
				taskYIELD();
 800306c:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <prvIdleTask+0x2c>)
 800306e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	f3bf 8f4f 	dsb	sy
 8003078:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800307c:	e7f0      	b.n	8003060 <prvIdleTask+0x8>
 800307e:	bf00      	nop
 8003080:	20000868 	.word	0x20000868
 8003084:	e000ed04 	.word	0xe000ed04

08003088 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800308e:	2300      	movs	r3, #0
 8003090:	607b      	str	r3, [r7, #4]
 8003092:	e00c      	b.n	80030ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	4613      	mov	r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4a12      	ldr	r2, [pc, #72]	@ (80030e8 <prvInitialiseTaskLists+0x60>)
 80030a0:	4413      	add	r3, r2
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe fcb8 	bl	8001a18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3301      	adds	r3, #1
 80030ac:	607b      	str	r3, [r7, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b37      	cmp	r3, #55	@ 0x37
 80030b2:	d9ef      	bls.n	8003094 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80030b4:	480d      	ldr	r0, [pc, #52]	@ (80030ec <prvInitialiseTaskLists+0x64>)
 80030b6:	f7fe fcaf 	bl	8001a18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80030ba:	480d      	ldr	r0, [pc, #52]	@ (80030f0 <prvInitialiseTaskLists+0x68>)
 80030bc:	f7fe fcac 	bl	8001a18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80030c0:	480c      	ldr	r0, [pc, #48]	@ (80030f4 <prvInitialiseTaskLists+0x6c>)
 80030c2:	f7fe fca9 	bl	8001a18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80030c6:	480c      	ldr	r0, [pc, #48]	@ (80030f8 <prvInitialiseTaskLists+0x70>)
 80030c8:	f7fe fca6 	bl	8001a18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80030cc:	480b      	ldr	r0, [pc, #44]	@ (80030fc <prvInitialiseTaskLists+0x74>)
 80030ce:	f7fe fca3 	bl	8001a18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80030d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003100 <prvInitialiseTaskLists+0x78>)
 80030d4:	4a05      	ldr	r2, [pc, #20]	@ (80030ec <prvInitialiseTaskLists+0x64>)
 80030d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80030d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003104 <prvInitialiseTaskLists+0x7c>)
 80030da:	4a05      	ldr	r2, [pc, #20]	@ (80030f0 <prvInitialiseTaskLists+0x68>)
 80030dc:	601a      	str	r2, [r3, #0]
}
 80030de:	bf00      	nop
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	20000868 	.word	0x20000868
 80030ec:	20000cc8 	.word	0x20000cc8
 80030f0:	20000cdc 	.word	0x20000cdc
 80030f4:	20000cf8 	.word	0x20000cf8
 80030f8:	20000d0c 	.word	0x20000d0c
 80030fc:	20000d24 	.word	0x20000d24
 8003100:	20000cf0 	.word	0x20000cf0
 8003104:	20000cf4 	.word	0x20000cf4

08003108 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800310e:	e019      	b.n	8003144 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003110:	f000 fdac 	bl	8003c6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003114:	4b10      	ldr	r3, [pc, #64]	@ (8003158 <prvCheckTasksWaitingTermination+0x50>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	3304      	adds	r3, #4
 8003120:	4618      	mov	r0, r3
 8003122:	f7fe fcff 	bl	8001b24 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003126:	4b0d      	ldr	r3, [pc, #52]	@ (800315c <prvCheckTasksWaitingTermination+0x54>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	3b01      	subs	r3, #1
 800312c:	4a0b      	ldr	r2, [pc, #44]	@ (800315c <prvCheckTasksWaitingTermination+0x54>)
 800312e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003130:	4b0b      	ldr	r3, [pc, #44]	@ (8003160 <prvCheckTasksWaitingTermination+0x58>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	3b01      	subs	r3, #1
 8003136:	4a0a      	ldr	r2, [pc, #40]	@ (8003160 <prvCheckTasksWaitingTermination+0x58>)
 8003138:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800313a:	f000 fdc7 	bl	8003ccc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 f810 	bl	8003164 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003144:	4b06      	ldr	r3, [pc, #24]	@ (8003160 <prvCheckTasksWaitingTermination+0x58>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1e1      	bne.n	8003110 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800314c:	bf00      	nop
 800314e:	bf00      	nop
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20000d0c 	.word	0x20000d0c
 800315c:	20000d38 	.word	0x20000d38
 8003160:	20000d20 	.word	0x20000d20

08003164 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3354      	adds	r3, #84	@ 0x54
 8003170:	4618      	mov	r0, r3
 8003172:	f001 f871 	bl	8004258 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800317c:	2b00      	cmp	r3, #0
 800317e:	d108      	bne.n	8003192 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003184:	4618      	mov	r0, r3
 8003186:	f000 ff41 	bl	800400c <vPortFree>
				vPortFree( pxTCB );
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 ff3e 	bl	800400c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003190:	e019      	b.n	80031c6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003198:	2b01      	cmp	r3, #1
 800319a:	d103      	bne.n	80031a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 ff35 	bl	800400c <vPortFree>
	}
 80031a2:	e010      	b.n	80031c6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d00b      	beq.n	80031c6 <prvDeleteTCB+0x62>
	__asm volatile
 80031ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031b2:	f383 8811 	msr	BASEPRI, r3
 80031b6:	f3bf 8f6f 	isb	sy
 80031ba:	f3bf 8f4f 	dsb	sy
 80031be:	60fb      	str	r3, [r7, #12]
}
 80031c0:	bf00      	nop
 80031c2:	bf00      	nop
 80031c4:	e7fd      	b.n	80031c2 <prvDeleteTCB+0x5e>
	}
 80031c6:	bf00      	nop
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
	...

080031d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80031d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003208 <prvResetNextTaskUnblockTime+0x38>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d104      	bne.n	80031ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80031e0:	4b0a      	ldr	r3, [pc, #40]	@ (800320c <prvResetNextTaskUnblockTime+0x3c>)
 80031e2:	f04f 32ff 	mov.w	r2, #4294967295
 80031e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80031e8:	e008      	b.n	80031fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031ea:	4b07      	ldr	r3, [pc, #28]	@ (8003208 <prvResetNextTaskUnblockTime+0x38>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	4a04      	ldr	r2, [pc, #16]	@ (800320c <prvResetNextTaskUnblockTime+0x3c>)
 80031fa:	6013      	str	r3, [r2, #0]
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	20000cf0 	.word	0x20000cf0
 800320c:	20000d58 	.word	0x20000d58

08003210 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003216:	4b0b      	ldr	r3, [pc, #44]	@ (8003244 <xTaskGetSchedulerState+0x34>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d102      	bne.n	8003224 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800321e:	2301      	movs	r3, #1
 8003220:	607b      	str	r3, [r7, #4]
 8003222:	e008      	b.n	8003236 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003224:	4b08      	ldr	r3, [pc, #32]	@ (8003248 <xTaskGetSchedulerState+0x38>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d102      	bne.n	8003232 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800322c:	2302      	movs	r3, #2
 800322e:	607b      	str	r3, [r7, #4]
 8003230:	e001      	b.n	8003236 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003232:	2300      	movs	r3, #0
 8003234:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003236:	687b      	ldr	r3, [r7, #4]
	}
 8003238:	4618      	mov	r0, r3
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	bc80      	pop	{r7}
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	20000d44 	.word	0x20000d44
 8003248:	20000d60 	.word	0x20000d60

0800324c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d058      	beq.n	8003314 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003262:	4b2f      	ldr	r3, [pc, #188]	@ (8003320 <xTaskPriorityDisinherit+0xd4>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	429a      	cmp	r2, r3
 800326a:	d00b      	beq.n	8003284 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800326c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003270:	f383 8811 	msr	BASEPRI, r3
 8003274:	f3bf 8f6f 	isb	sy
 8003278:	f3bf 8f4f 	dsb	sy
 800327c:	60fb      	str	r3, [r7, #12]
}
 800327e:	bf00      	nop
 8003280:	bf00      	nop
 8003282:	e7fd      	b.n	8003280 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003288:	2b00      	cmp	r3, #0
 800328a:	d10b      	bne.n	80032a4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800328c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003290:	f383 8811 	msr	BASEPRI, r3
 8003294:	f3bf 8f6f 	isb	sy
 8003298:	f3bf 8f4f 	dsb	sy
 800329c:	60bb      	str	r3, [r7, #8]
}
 800329e:	bf00      	nop
 80032a0:	bf00      	nop
 80032a2:	e7fd      	b.n	80032a0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032a8:	1e5a      	subs	r2, r3, #1
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d02c      	beq.n	8003314 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d128      	bne.n	8003314 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	3304      	adds	r3, #4
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fe fc2c 	bl	8001b24 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003324 <xTaskPriorityDisinherit+0xd8>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d903      	bls.n	80032f4 <xTaskPriorityDisinherit+0xa8>
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f0:	4a0c      	ldr	r2, [pc, #48]	@ (8003324 <xTaskPriorityDisinherit+0xd8>)
 80032f2:	6013      	str	r3, [r2, #0]
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032f8:	4613      	mov	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	4413      	add	r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4a09      	ldr	r2, [pc, #36]	@ (8003328 <xTaskPriorityDisinherit+0xdc>)
 8003302:	441a      	add	r2, r3
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	3304      	adds	r3, #4
 8003308:	4619      	mov	r1, r3
 800330a:	4610      	mov	r0, r2
 800330c:	f7fe fbaf 	bl	8001a6e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003310:	2301      	movs	r3, #1
 8003312:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003314:	697b      	ldr	r3, [r7, #20]
	}
 8003316:	4618      	mov	r0, r3
 8003318:	3718      	adds	r7, #24
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000864 	.word	0x20000864
 8003324:	20000d40 	.word	0x20000d40
 8003328:	20000868 	.word	0x20000868

0800332c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003336:	4b21      	ldr	r3, [pc, #132]	@ (80033bc <prvAddCurrentTaskToDelayedList+0x90>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800333c:	4b20      	ldr	r3, [pc, #128]	@ (80033c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	3304      	adds	r3, #4
 8003342:	4618      	mov	r0, r3
 8003344:	f7fe fbee 	bl	8001b24 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334e:	d10a      	bne.n	8003366 <prvAddCurrentTaskToDelayedList+0x3a>
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d007      	beq.n	8003366 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003356:	4b1a      	ldr	r3, [pc, #104]	@ (80033c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	3304      	adds	r3, #4
 800335c:	4619      	mov	r1, r3
 800335e:	4819      	ldr	r0, [pc, #100]	@ (80033c4 <prvAddCurrentTaskToDelayedList+0x98>)
 8003360:	f7fe fb85 	bl	8001a6e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003364:	e026      	b.n	80033b4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4413      	add	r3, r2
 800336c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800336e:	4b14      	ldr	r3, [pc, #80]	@ (80033c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	429a      	cmp	r2, r3
 800337c:	d209      	bcs.n	8003392 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800337e:	4b12      	ldr	r3, [pc, #72]	@ (80033c8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	4b0f      	ldr	r3, [pc, #60]	@ (80033c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	3304      	adds	r3, #4
 8003388:	4619      	mov	r1, r3
 800338a:	4610      	mov	r0, r2
 800338c:	f7fe fb92 	bl	8001ab4 <vListInsert>
}
 8003390:	e010      	b.n	80033b4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003392:	4b0e      	ldr	r3, [pc, #56]	@ (80033cc <prvAddCurrentTaskToDelayedList+0xa0>)
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	4b0a      	ldr	r3, [pc, #40]	@ (80033c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	3304      	adds	r3, #4
 800339c:	4619      	mov	r1, r3
 800339e:	4610      	mov	r0, r2
 80033a0:	f7fe fb88 	bl	8001ab4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80033a4:	4b0a      	ldr	r3, [pc, #40]	@ (80033d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d202      	bcs.n	80033b4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80033ae:	4a08      	ldr	r2, [pc, #32]	@ (80033d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	6013      	str	r3, [r2, #0]
}
 80033b4:	bf00      	nop
 80033b6:	3710      	adds	r7, #16
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	20000d3c 	.word	0x20000d3c
 80033c0:	20000864 	.word	0x20000864
 80033c4:	20000d24 	.word	0x20000d24
 80033c8:	20000cf4 	.word	0x20000cf4
 80033cc:	20000cf0 	.word	0x20000cf0
 80033d0:	20000d58 	.word	0x20000d58

080033d4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b08a      	sub	sp, #40	@ 0x28
 80033d8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80033da:	2300      	movs	r3, #0
 80033dc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80033de:	f000 fb11 	bl	8003a04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80033e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003458 <xTimerCreateTimerTask+0x84>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d021      	beq.n	800342e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80033f2:	1d3a      	adds	r2, r7, #4
 80033f4:	f107 0108 	add.w	r1, r7, #8
 80033f8:	f107 030c 	add.w	r3, r7, #12
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7fe faf1 	bl	80019e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003402:	6879      	ldr	r1, [r7, #4]
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	9202      	str	r2, [sp, #8]
 800340a:	9301      	str	r3, [sp, #4]
 800340c:	2302      	movs	r3, #2
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	2300      	movs	r3, #0
 8003412:	460a      	mov	r2, r1
 8003414:	4911      	ldr	r1, [pc, #68]	@ (800345c <xTimerCreateTimerTask+0x88>)
 8003416:	4812      	ldr	r0, [pc, #72]	@ (8003460 <xTimerCreateTimerTask+0x8c>)
 8003418:	f7ff f8a6 	bl	8002568 <xTaskCreateStatic>
 800341c:	4603      	mov	r3, r0
 800341e:	4a11      	ldr	r2, [pc, #68]	@ (8003464 <xTimerCreateTimerTask+0x90>)
 8003420:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003422:	4b10      	ldr	r3, [pc, #64]	@ (8003464 <xTimerCreateTimerTask+0x90>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800342a:	2301      	movs	r3, #1
 800342c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10b      	bne.n	800344c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003438:	f383 8811 	msr	BASEPRI, r3
 800343c:	f3bf 8f6f 	isb	sy
 8003440:	f3bf 8f4f 	dsb	sy
 8003444:	613b      	str	r3, [r7, #16]
}
 8003446:	bf00      	nop
 8003448:	bf00      	nop
 800344a:	e7fd      	b.n	8003448 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800344c:	697b      	ldr	r3, [r7, #20]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3718      	adds	r7, #24
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	20000d94 	.word	0x20000d94
 800345c:	0800445c 	.word	0x0800445c
 8003460:	080035a1 	.word	0x080035a1
 8003464:	20000d98 	.word	0x20000d98

08003468 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b08a      	sub	sp, #40	@ 0x28
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
 8003474:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003476:	2300      	movs	r3, #0
 8003478:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10b      	bne.n	8003498 <xTimerGenericCommand+0x30>
	__asm volatile
 8003480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003484:	f383 8811 	msr	BASEPRI, r3
 8003488:	f3bf 8f6f 	isb	sy
 800348c:	f3bf 8f4f 	dsb	sy
 8003490:	623b      	str	r3, [r7, #32]
}
 8003492:	bf00      	nop
 8003494:	bf00      	nop
 8003496:	e7fd      	b.n	8003494 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003498:	4b19      	ldr	r3, [pc, #100]	@ (8003500 <xTimerGenericCommand+0x98>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d02a      	beq.n	80034f6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	2b05      	cmp	r3, #5
 80034b0:	dc18      	bgt.n	80034e4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80034b2:	f7ff fead 	bl	8003210 <xTaskGetSchedulerState>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d109      	bne.n	80034d0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80034bc:	4b10      	ldr	r3, [pc, #64]	@ (8003500 <xTimerGenericCommand+0x98>)
 80034be:	6818      	ldr	r0, [r3, #0]
 80034c0:	f107 0110 	add.w	r1, r7, #16
 80034c4:	2300      	movs	r3, #0
 80034c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034c8:	f7fe fc60 	bl	8001d8c <xQueueGenericSend>
 80034cc:	6278      	str	r0, [r7, #36]	@ 0x24
 80034ce:	e012      	b.n	80034f6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80034d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003500 <xTimerGenericCommand+0x98>)
 80034d2:	6818      	ldr	r0, [r3, #0]
 80034d4:	f107 0110 	add.w	r1, r7, #16
 80034d8:	2300      	movs	r3, #0
 80034da:	2200      	movs	r2, #0
 80034dc:	f7fe fc56 	bl	8001d8c <xQueueGenericSend>
 80034e0:	6278      	str	r0, [r7, #36]	@ 0x24
 80034e2:	e008      	b.n	80034f6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80034e4:	4b06      	ldr	r3, [pc, #24]	@ (8003500 <xTimerGenericCommand+0x98>)
 80034e6:	6818      	ldr	r0, [r3, #0]
 80034e8:	f107 0110 	add.w	r1, r7, #16
 80034ec:	2300      	movs	r3, #0
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	f7fe fd4e 	bl	8001f90 <xQueueGenericSendFromISR>
 80034f4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80034f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3728      	adds	r7, #40	@ 0x28
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	20000d94 	.word	0x20000d94

08003504 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b088      	sub	sp, #32
 8003508:	af02      	add	r7, sp, #8
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800350e:	4b23      	ldr	r3, [pc, #140]	@ (800359c <prvProcessExpiredTimer+0x98>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	3304      	adds	r3, #4
 800351c:	4618      	mov	r0, r3
 800351e:	f7fe fb01 	bl	8001b24 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003528:	f003 0304 	and.w	r3, r3, #4
 800352c:	2b00      	cmp	r3, #0
 800352e:	d023      	beq.n	8003578 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	699a      	ldr	r2, [r3, #24]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	18d1      	adds	r1, r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	6978      	ldr	r0, [r7, #20]
 800353e:	f000 f8d3 	bl	80036e8 <prvInsertTimerInActiveList>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d020      	beq.n	800358a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003548:	2300      	movs	r3, #0
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	2300      	movs	r3, #0
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	2100      	movs	r1, #0
 8003552:	6978      	ldr	r0, [r7, #20]
 8003554:	f7ff ff88 	bl	8003468 <xTimerGenericCommand>
 8003558:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d114      	bne.n	800358a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8003560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003564:	f383 8811 	msr	BASEPRI, r3
 8003568:	f3bf 8f6f 	isb	sy
 800356c:	f3bf 8f4f 	dsb	sy
 8003570:	60fb      	str	r3, [r7, #12]
}
 8003572:	bf00      	nop
 8003574:	bf00      	nop
 8003576:	e7fd      	b.n	8003574 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800357e:	f023 0301 	bic.w	r3, r3, #1
 8003582:	b2da      	uxtb	r2, r3
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	6a1b      	ldr	r3, [r3, #32]
 800358e:	6978      	ldr	r0, [r7, #20]
 8003590:	4798      	blx	r3
}
 8003592:	bf00      	nop
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	20000d8c 	.word	0x20000d8c

080035a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80035a8:	f107 0308 	add.w	r3, r7, #8
 80035ac:	4618      	mov	r0, r3
 80035ae:	f000 f859 	bl	8003664 <prvGetNextExpireTime>
 80035b2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	4619      	mov	r1, r3
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f000 f805 	bl	80035c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80035be:	f000 f8d5 	bl	800376c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80035c2:	bf00      	nop
 80035c4:	e7f0      	b.n	80035a8 <prvTimerTask+0x8>
	...

080035c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80035d2:	f7ff fa2d 	bl	8002a30 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80035d6:	f107 0308 	add.w	r3, r7, #8
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 f864 	bl	80036a8 <prvSampleTimeNow>
 80035e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d130      	bne.n	800364a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10a      	bne.n	8003604 <prvProcessTimerOrBlockTask+0x3c>
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d806      	bhi.n	8003604 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80035f6:	f7ff fa29 	bl	8002a4c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80035fa:	68f9      	ldr	r1, [r7, #12]
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f7ff ff81 	bl	8003504 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003602:	e024      	b.n	800364e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d008      	beq.n	800361c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800360a:	4b13      	ldr	r3, [pc, #76]	@ (8003658 <prvProcessTimerOrBlockTask+0x90>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d101      	bne.n	8003618 <prvProcessTimerOrBlockTask+0x50>
 8003614:	2301      	movs	r3, #1
 8003616:	e000      	b.n	800361a <prvProcessTimerOrBlockTask+0x52>
 8003618:	2300      	movs	r3, #0
 800361a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800361c:	4b0f      	ldr	r3, [pc, #60]	@ (800365c <prvProcessTimerOrBlockTask+0x94>)
 800361e:	6818      	ldr	r0, [r3, #0]
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	4619      	mov	r1, r3
 800362a:	f7fe ff69 	bl	8002500 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800362e:	f7ff fa0d 	bl	8002a4c <xTaskResumeAll>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d10a      	bne.n	800364e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003638:	4b09      	ldr	r3, [pc, #36]	@ (8003660 <prvProcessTimerOrBlockTask+0x98>)
 800363a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	f3bf 8f4f 	dsb	sy
 8003644:	f3bf 8f6f 	isb	sy
}
 8003648:	e001      	b.n	800364e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800364a:	f7ff f9ff 	bl	8002a4c <xTaskResumeAll>
}
 800364e:	bf00      	nop
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	20000d90 	.word	0x20000d90
 800365c:	20000d94 	.word	0x20000d94
 8003660:	e000ed04 	.word	0xe000ed04

08003664 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800366c:	4b0d      	ldr	r3, [pc, #52]	@ (80036a4 <prvGetNextExpireTime+0x40>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <prvGetNextExpireTime+0x16>
 8003676:	2201      	movs	r2, #1
 8003678:	e000      	b.n	800367c <prvGetNextExpireTime+0x18>
 800367a:	2200      	movs	r2, #0
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d105      	bne.n	8003694 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003688:	4b06      	ldr	r3, [pc, #24]	@ (80036a4 <prvGetNextExpireTime+0x40>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	e001      	b.n	8003698 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003694:	2300      	movs	r3, #0
 8003696:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003698:	68fb      	ldr	r3, [r7, #12]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	bc80      	pop	{r7}
 80036a2:	4770      	bx	lr
 80036a4:	20000d8c 	.word	0x20000d8c

080036a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80036b0:	f7ff fa6a 	bl	8002b88 <xTaskGetTickCount>
 80036b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80036b6:	4b0b      	ldr	r3, [pc, #44]	@ (80036e4 <prvSampleTimeNow+0x3c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d205      	bcs.n	80036cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80036c0:	f000 f93a 	bl	8003938 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	e002      	b.n	80036d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80036d2:	4a04      	ldr	r2, [pc, #16]	@ (80036e4 <prvSampleTimeNow+0x3c>)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80036d8:	68fb      	ldr	r3, [r7, #12]
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	20000d9c 	.word	0x20000d9c

080036e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
 80036f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	429a      	cmp	r2, r3
 800370c:	d812      	bhi.n	8003734 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	1ad2      	subs	r2, r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	429a      	cmp	r2, r3
 800371a:	d302      	bcc.n	8003722 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800371c:	2301      	movs	r3, #1
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	e01b      	b.n	800375a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003722:	4b10      	ldr	r3, [pc, #64]	@ (8003764 <prvInsertTimerInActiveList+0x7c>)
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	3304      	adds	r3, #4
 800372a:	4619      	mov	r1, r3
 800372c:	4610      	mov	r0, r2
 800372e:	f7fe f9c1 	bl	8001ab4 <vListInsert>
 8003732:	e012      	b.n	800375a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	429a      	cmp	r2, r3
 800373a:	d206      	bcs.n	800374a <prvInsertTimerInActiveList+0x62>
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d302      	bcc.n	800374a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003744:	2301      	movs	r3, #1
 8003746:	617b      	str	r3, [r7, #20]
 8003748:	e007      	b.n	800375a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800374a:	4b07      	ldr	r3, [pc, #28]	@ (8003768 <prvInsertTimerInActiveList+0x80>)
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	3304      	adds	r3, #4
 8003752:	4619      	mov	r1, r3
 8003754:	4610      	mov	r0, r2
 8003756:	f7fe f9ad 	bl	8001ab4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800375a:	697b      	ldr	r3, [r7, #20]
}
 800375c:	4618      	mov	r0, r3
 800375e:	3718      	adds	r7, #24
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	20000d90 	.word	0x20000d90
 8003768:	20000d8c 	.word	0x20000d8c

0800376c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b08e      	sub	sp, #56	@ 0x38
 8003770:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003772:	e0ce      	b.n	8003912 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b00      	cmp	r3, #0
 8003778:	da19      	bge.n	80037ae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800377a:	1d3b      	adds	r3, r7, #4
 800377c:	3304      	adds	r3, #4
 800377e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10b      	bne.n	800379e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8003786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800378a:	f383 8811 	msr	BASEPRI, r3
 800378e:	f3bf 8f6f 	isb	sy
 8003792:	f3bf 8f4f 	dsb	sy
 8003796:	61fb      	str	r3, [r7, #28]
}
 8003798:	bf00      	nop
 800379a:	bf00      	nop
 800379c:	e7fd      	b.n	800379a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800379e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a4:	6850      	ldr	r0, [r2, #4]
 80037a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a8:	6892      	ldr	r2, [r2, #8]
 80037aa:	4611      	mov	r1, r2
 80037ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f2c0 80ae 	blt.w	8003912 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80037ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d004      	beq.n	80037cc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80037c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c4:	3304      	adds	r3, #4
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7fe f9ac 	bl	8001b24 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80037cc:	463b      	mov	r3, r7
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff ff6a 	bl	80036a8 <prvSampleTimeNow>
 80037d4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2b09      	cmp	r3, #9
 80037da:	f200 8097 	bhi.w	800390c <prvProcessReceivedCommands+0x1a0>
 80037de:	a201      	add	r2, pc, #4	@ (adr r2, 80037e4 <prvProcessReceivedCommands+0x78>)
 80037e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037e4:	0800380d 	.word	0x0800380d
 80037e8:	0800380d 	.word	0x0800380d
 80037ec:	0800380d 	.word	0x0800380d
 80037f0:	08003883 	.word	0x08003883
 80037f4:	08003897 	.word	0x08003897
 80037f8:	080038e3 	.word	0x080038e3
 80037fc:	0800380d 	.word	0x0800380d
 8003800:	0800380d 	.word	0x0800380d
 8003804:	08003883 	.word	0x08003883
 8003808:	08003897 	.word	0x08003897
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800380c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800380e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003812:	f043 0301 	orr.w	r3, r3, #1
 8003816:	b2da      	uxtb	r2, r3
 8003818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800381a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800381e:	68ba      	ldr	r2, [r7, #8]
 8003820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	18d1      	adds	r1, r2, r3
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800382a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800382c:	f7ff ff5c 	bl	80036e8 <prvInsertTimerInActiveList>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d06c      	beq.n	8003910 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800383c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800383e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003844:	f003 0304 	and.w	r3, r3, #4
 8003848:	2b00      	cmp	r3, #0
 800384a:	d061      	beq.n	8003910 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800384c:	68ba      	ldr	r2, [r7, #8]
 800384e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	441a      	add	r2, r3
 8003854:	2300      	movs	r3, #0
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	2300      	movs	r3, #0
 800385a:	2100      	movs	r1, #0
 800385c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800385e:	f7ff fe03 	bl	8003468 <xTimerGenericCommand>
 8003862:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003864:	6a3b      	ldr	r3, [r7, #32]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d152      	bne.n	8003910 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800386a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800386e:	f383 8811 	msr	BASEPRI, r3
 8003872:	f3bf 8f6f 	isb	sy
 8003876:	f3bf 8f4f 	dsb	sy
 800387a:	61bb      	str	r3, [r7, #24]
}
 800387c:	bf00      	nop
 800387e:	bf00      	nop
 8003880:	e7fd      	b.n	800387e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003884:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003888:	f023 0301 	bic.w	r3, r3, #1
 800388c:	b2da      	uxtb	r2, r3
 800388e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003890:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003894:	e03d      	b.n	8003912 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003898:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800389c:	f043 0301 	orr.w	r3, r3, #1
 80038a0:	b2da      	uxtb	r2, r3
 80038a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80038ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10b      	bne.n	80038ce <prvProcessReceivedCommands+0x162>
	__asm volatile
 80038b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ba:	f383 8811 	msr	BASEPRI, r3
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f3bf 8f4f 	dsb	sy
 80038c6:	617b      	str	r3, [r7, #20]
}
 80038c8:	bf00      	nop
 80038ca:	bf00      	nop
 80038cc:	e7fd      	b.n	80038ca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80038ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d0:	699a      	ldr	r2, [r3, #24]
 80038d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d4:	18d1      	adds	r1, r2, r3
 80038d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038dc:	f7ff ff04 	bl	80036e8 <prvInsertTimerInActiveList>
					break;
 80038e0:	e017      	b.n	8003912 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80038e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d103      	bne.n	80038f8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80038f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038f2:	f000 fb8b 	bl	800400c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80038f6:	e00c      	b.n	8003912 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80038f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038fe:	f023 0301 	bic.w	r3, r3, #1
 8003902:	b2da      	uxtb	r2, r3
 8003904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003906:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800390a:	e002      	b.n	8003912 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800390c:	bf00      	nop
 800390e:	e000      	b.n	8003912 <prvProcessReceivedCommands+0x1a6>
					break;
 8003910:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003912:	4b08      	ldr	r3, [pc, #32]	@ (8003934 <prvProcessReceivedCommands+0x1c8>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	1d39      	adds	r1, r7, #4
 8003918:	2200      	movs	r2, #0
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe fbd6 	bl	80020cc <xQueueReceive>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	f47f af26 	bne.w	8003774 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003928:	bf00      	nop
 800392a:	bf00      	nop
 800392c:	3730      	adds	r7, #48	@ 0x30
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	20000d94 	.word	0x20000d94

08003938 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b088      	sub	sp, #32
 800393c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800393e:	e049      	b.n	80039d4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003940:	4b2e      	ldr	r3, [pc, #184]	@ (80039fc <prvSwitchTimerLists+0xc4>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800394a:	4b2c      	ldr	r3, [pc, #176]	@ (80039fc <prvSwitchTimerLists+0xc4>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	3304      	adds	r3, #4
 8003958:	4618      	mov	r0, r3
 800395a:	f7fe f8e3 	bl	8001b24 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b00      	cmp	r3, #0
 8003972:	d02f      	beq.n	80039d4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4413      	add	r3, r2
 800397c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800397e:	68ba      	ldr	r2, [r7, #8]
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	429a      	cmp	r2, r3
 8003984:	d90e      	bls.n	80039a4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003992:	4b1a      	ldr	r3, [pc, #104]	@ (80039fc <prvSwitchTimerLists+0xc4>)
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	3304      	adds	r3, #4
 800399a:	4619      	mov	r1, r3
 800399c:	4610      	mov	r0, r2
 800399e:	f7fe f889 	bl	8001ab4 <vListInsert>
 80039a2:	e017      	b.n	80039d4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80039a4:	2300      	movs	r3, #0
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	2300      	movs	r3, #0
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	2100      	movs	r1, #0
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f7ff fd5a 	bl	8003468 <xTimerGenericCommand>
 80039b4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d10b      	bne.n	80039d4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80039bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c0:	f383 8811 	msr	BASEPRI, r3
 80039c4:	f3bf 8f6f 	isb	sy
 80039c8:	f3bf 8f4f 	dsb	sy
 80039cc:	603b      	str	r3, [r7, #0]
}
 80039ce:	bf00      	nop
 80039d0:	bf00      	nop
 80039d2:	e7fd      	b.n	80039d0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80039d4:	4b09      	ldr	r3, [pc, #36]	@ (80039fc <prvSwitchTimerLists+0xc4>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1b0      	bne.n	8003940 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80039de:	4b07      	ldr	r3, [pc, #28]	@ (80039fc <prvSwitchTimerLists+0xc4>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80039e4:	4b06      	ldr	r3, [pc, #24]	@ (8003a00 <prvSwitchTimerLists+0xc8>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a04      	ldr	r2, [pc, #16]	@ (80039fc <prvSwitchTimerLists+0xc4>)
 80039ea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80039ec:	4a04      	ldr	r2, [pc, #16]	@ (8003a00 <prvSwitchTimerLists+0xc8>)
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	6013      	str	r3, [r2, #0]
}
 80039f2:	bf00      	nop
 80039f4:	3718      	adds	r7, #24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	20000d8c 	.word	0x20000d8c
 8003a00:	20000d90 	.word	0x20000d90

08003a04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003a0a:	f000 f92f 	bl	8003c6c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003a0e:	4b15      	ldr	r3, [pc, #84]	@ (8003a64 <prvCheckForValidListAndQueue+0x60>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d120      	bne.n	8003a58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003a16:	4814      	ldr	r0, [pc, #80]	@ (8003a68 <prvCheckForValidListAndQueue+0x64>)
 8003a18:	f7fd fffe 	bl	8001a18 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003a1c:	4813      	ldr	r0, [pc, #76]	@ (8003a6c <prvCheckForValidListAndQueue+0x68>)
 8003a1e:	f7fd fffb 	bl	8001a18 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003a22:	4b13      	ldr	r3, [pc, #76]	@ (8003a70 <prvCheckForValidListAndQueue+0x6c>)
 8003a24:	4a10      	ldr	r2, [pc, #64]	@ (8003a68 <prvCheckForValidListAndQueue+0x64>)
 8003a26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003a28:	4b12      	ldr	r3, [pc, #72]	@ (8003a74 <prvCheckForValidListAndQueue+0x70>)
 8003a2a:	4a10      	ldr	r2, [pc, #64]	@ (8003a6c <prvCheckForValidListAndQueue+0x68>)
 8003a2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003a2e:	2300      	movs	r3, #0
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	4b11      	ldr	r3, [pc, #68]	@ (8003a78 <prvCheckForValidListAndQueue+0x74>)
 8003a34:	4a11      	ldr	r2, [pc, #68]	@ (8003a7c <prvCheckForValidListAndQueue+0x78>)
 8003a36:	2110      	movs	r1, #16
 8003a38:	200a      	movs	r0, #10
 8003a3a:	f7fe f907 	bl	8001c4c <xQueueGenericCreateStatic>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	4a08      	ldr	r2, [pc, #32]	@ (8003a64 <prvCheckForValidListAndQueue+0x60>)
 8003a42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003a44:	4b07      	ldr	r3, [pc, #28]	@ (8003a64 <prvCheckForValidListAndQueue+0x60>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d005      	beq.n	8003a58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003a4c:	4b05      	ldr	r3, [pc, #20]	@ (8003a64 <prvCheckForValidListAndQueue+0x60>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	490b      	ldr	r1, [pc, #44]	@ (8003a80 <prvCheckForValidListAndQueue+0x7c>)
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fe fd2c 	bl	80024b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003a58:	f000 f938 	bl	8003ccc <vPortExitCritical>
}
 8003a5c:	bf00      	nop
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	20000d94 	.word	0x20000d94
 8003a68:	20000d64 	.word	0x20000d64
 8003a6c:	20000d78 	.word	0x20000d78
 8003a70:	20000d8c 	.word	0x20000d8c
 8003a74:	20000d90 	.word	0x20000d90
 8003a78:	20000e40 	.word	0x20000e40
 8003a7c:	20000da0 	.word	0x20000da0
 8003a80:	08004464 	.word	0x08004464

08003a84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003a84:	b480      	push	{r7}
 8003a86:	b085      	sub	sp, #20
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	3b04      	subs	r3, #4
 8003a94:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003a9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	3b04      	subs	r3, #4
 8003aa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	f023 0201 	bic.w	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	3b04      	subs	r3, #4
 8003ab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003ab4:	4a08      	ldr	r2, [pc, #32]	@ (8003ad8 <pxPortInitialiseStack+0x54>)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	3b14      	subs	r3, #20
 8003abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	3b20      	subs	r3, #32
 8003aca:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003acc:	68fb      	ldr	r3, [r7, #12]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3714      	adds	r7, #20
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr
 8003ad8:	08003add 	.word	0x08003add

08003adc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003adc:	b480      	push	{r7}
 8003ade:	b085      	sub	sp, #20
 8003ae0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003ae6:	4b12      	ldr	r3, [pc, #72]	@ (8003b30 <prvTaskExitError+0x54>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aee:	d00b      	beq.n	8003b08 <prvTaskExitError+0x2c>
	__asm volatile
 8003af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003af4:	f383 8811 	msr	BASEPRI, r3
 8003af8:	f3bf 8f6f 	isb	sy
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	60fb      	str	r3, [r7, #12]
}
 8003b02:	bf00      	nop
 8003b04:	bf00      	nop
 8003b06:	e7fd      	b.n	8003b04 <prvTaskExitError+0x28>
	__asm volatile
 8003b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b0c:	f383 8811 	msr	BASEPRI, r3
 8003b10:	f3bf 8f6f 	isb	sy
 8003b14:	f3bf 8f4f 	dsb	sy
 8003b18:	60bb      	str	r3, [r7, #8]
}
 8003b1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003b1c:	bf00      	nop
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d0fc      	beq.n	8003b1e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003b24:	bf00      	nop
 8003b26:	bf00      	nop
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr
 8003b30:	2000000c 	.word	0x2000000c
	...

08003b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003b40:	4b07      	ldr	r3, [pc, #28]	@ (8003b60 <pxCurrentTCBConst2>)
 8003b42:	6819      	ldr	r1, [r3, #0]
 8003b44:	6808      	ldr	r0, [r1, #0]
 8003b46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003b4a:	f380 8809 	msr	PSP, r0
 8003b4e:	f3bf 8f6f 	isb	sy
 8003b52:	f04f 0000 	mov.w	r0, #0
 8003b56:	f380 8811 	msr	BASEPRI, r0
 8003b5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8003b5e:	4770      	bx	lr

08003b60 <pxCurrentTCBConst2>:
 8003b60:	20000864 	.word	0x20000864
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003b64:	bf00      	nop
 8003b66:	bf00      	nop

08003b68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003b68:	4806      	ldr	r0, [pc, #24]	@ (8003b84 <prvPortStartFirstTask+0x1c>)
 8003b6a:	6800      	ldr	r0, [r0, #0]
 8003b6c:	6800      	ldr	r0, [r0, #0]
 8003b6e:	f380 8808 	msr	MSP, r0
 8003b72:	b662      	cpsie	i
 8003b74:	b661      	cpsie	f
 8003b76:	f3bf 8f4f 	dsb	sy
 8003b7a:	f3bf 8f6f 	isb	sy
 8003b7e:	df00      	svc	0
 8003b80:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003b82:	bf00      	nop
 8003b84:	e000ed08 	.word	0xe000ed08

08003b88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003b8e:	4b32      	ldr	r3, [pc, #200]	@ (8003c58 <xPortStartScheduler+0xd0>)
 8003b90:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	22ff      	movs	r2, #255	@ 0xff
 8003b9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ba8:	78fb      	ldrb	r3, [r7, #3]
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003bb0:	b2da      	uxtb	r2, r3
 8003bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c5c <xPortStartScheduler+0xd4>)
 8003bb4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003bb6:	4b2a      	ldr	r3, [pc, #168]	@ (8003c60 <xPortStartScheduler+0xd8>)
 8003bb8:	2207      	movs	r2, #7
 8003bba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003bbc:	e009      	b.n	8003bd2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003bbe:	4b28      	ldr	r3, [pc, #160]	@ (8003c60 <xPortStartScheduler+0xd8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	4a26      	ldr	r2, [pc, #152]	@ (8003c60 <xPortStartScheduler+0xd8>)
 8003bc6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003bc8:	78fb      	ldrb	r3, [r7, #3]
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003bd2:	78fb      	ldrb	r3, [r7, #3]
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bda:	2b80      	cmp	r3, #128	@ 0x80
 8003bdc:	d0ef      	beq.n	8003bbe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003bde:	4b20      	ldr	r3, [pc, #128]	@ (8003c60 <xPortStartScheduler+0xd8>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f1c3 0307 	rsb	r3, r3, #7
 8003be6:	2b04      	cmp	r3, #4
 8003be8:	d00b      	beq.n	8003c02 <xPortStartScheduler+0x7a>
	__asm volatile
 8003bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bee:	f383 8811 	msr	BASEPRI, r3
 8003bf2:	f3bf 8f6f 	isb	sy
 8003bf6:	f3bf 8f4f 	dsb	sy
 8003bfa:	60bb      	str	r3, [r7, #8]
}
 8003bfc:	bf00      	nop
 8003bfe:	bf00      	nop
 8003c00:	e7fd      	b.n	8003bfe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003c02:	4b17      	ldr	r3, [pc, #92]	@ (8003c60 <xPortStartScheduler+0xd8>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	021b      	lsls	r3, r3, #8
 8003c08:	4a15      	ldr	r2, [pc, #84]	@ (8003c60 <xPortStartScheduler+0xd8>)
 8003c0a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003c0c:	4b14      	ldr	r3, [pc, #80]	@ (8003c60 <xPortStartScheduler+0xd8>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c14:	4a12      	ldr	r2, [pc, #72]	@ (8003c60 <xPortStartScheduler+0xd8>)
 8003c16:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	b2da      	uxtb	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003c20:	4b10      	ldr	r3, [pc, #64]	@ (8003c64 <xPortStartScheduler+0xdc>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a0f      	ldr	r2, [pc, #60]	@ (8003c64 <xPortStartScheduler+0xdc>)
 8003c26:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c2a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c64 <xPortStartScheduler+0xdc>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a0c      	ldr	r2, [pc, #48]	@ (8003c64 <xPortStartScheduler+0xdc>)
 8003c32:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003c36:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003c38:	f000 f8b8 	bl	8003dac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c68 <xPortStartScheduler+0xe0>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003c42:	f7ff ff91 	bl	8003b68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003c46:	f7ff f867 	bl	8002d18 <vTaskSwitchContext>
	prvTaskExitError();
 8003c4a:	f7ff ff47 	bl	8003adc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	e000e400 	.word	0xe000e400
 8003c5c:	20000e90 	.word	0x20000e90
 8003c60:	20000e94 	.word	0x20000e94
 8003c64:	e000ed20 	.word	0xe000ed20
 8003c68:	2000000c 	.word	0x2000000c

08003c6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
	__asm volatile
 8003c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c76:	f383 8811 	msr	BASEPRI, r3
 8003c7a:	f3bf 8f6f 	isb	sy
 8003c7e:	f3bf 8f4f 	dsb	sy
 8003c82:	607b      	str	r3, [r7, #4]
}
 8003c84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003c86:	4b0f      	ldr	r3, [pc, #60]	@ (8003cc4 <vPortEnterCritical+0x58>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8003cc4 <vPortEnterCritical+0x58>)
 8003c8e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003c90:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc4 <vPortEnterCritical+0x58>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d110      	bne.n	8003cba <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003c98:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc8 <vPortEnterCritical+0x5c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00b      	beq.n	8003cba <vPortEnterCritical+0x4e>
	__asm volatile
 8003ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ca6:	f383 8811 	msr	BASEPRI, r3
 8003caa:	f3bf 8f6f 	isb	sy
 8003cae:	f3bf 8f4f 	dsb	sy
 8003cb2:	603b      	str	r3, [r7, #0]
}
 8003cb4:	bf00      	nop
 8003cb6:	bf00      	nop
 8003cb8:	e7fd      	b.n	8003cb6 <vPortEnterCritical+0x4a>
	}
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bc80      	pop	{r7}
 8003cc2:	4770      	bx	lr
 8003cc4:	2000000c 	.word	0x2000000c
 8003cc8:	e000ed04 	.word	0xe000ed04

08003ccc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003cd2:	4b12      	ldr	r3, [pc, #72]	@ (8003d1c <vPortExitCritical+0x50>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d10b      	bne.n	8003cf2 <vPortExitCritical+0x26>
	__asm volatile
 8003cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cde:	f383 8811 	msr	BASEPRI, r3
 8003ce2:	f3bf 8f6f 	isb	sy
 8003ce6:	f3bf 8f4f 	dsb	sy
 8003cea:	607b      	str	r3, [r7, #4]
}
 8003cec:	bf00      	nop
 8003cee:	bf00      	nop
 8003cf0:	e7fd      	b.n	8003cee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8003d1c <vPortExitCritical+0x50>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	4a08      	ldr	r2, [pc, #32]	@ (8003d1c <vPortExitCritical+0x50>)
 8003cfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003cfc:	4b07      	ldr	r3, [pc, #28]	@ (8003d1c <vPortExitCritical+0x50>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d105      	bne.n	8003d10 <vPortExitCritical+0x44>
 8003d04:	2300      	movs	r3, #0
 8003d06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	f383 8811 	msr	BASEPRI, r3
}
 8003d0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bc80      	pop	{r7}
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop
 8003d1c:	2000000c 	.word	0x2000000c

08003d20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003d20:	f3ef 8009 	mrs	r0, PSP
 8003d24:	f3bf 8f6f 	isb	sy
 8003d28:	4b0d      	ldr	r3, [pc, #52]	@ (8003d60 <pxCurrentTCBConst>)
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003d30:	6010      	str	r0, [r2, #0]
 8003d32:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003d36:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003d3a:	f380 8811 	msr	BASEPRI, r0
 8003d3e:	f7fe ffeb 	bl	8002d18 <vTaskSwitchContext>
 8003d42:	f04f 0000 	mov.w	r0, #0
 8003d46:	f380 8811 	msr	BASEPRI, r0
 8003d4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003d4e:	6819      	ldr	r1, [r3, #0]
 8003d50:	6808      	ldr	r0, [r1, #0]
 8003d52:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003d56:	f380 8809 	msr	PSP, r0
 8003d5a:	f3bf 8f6f 	isb	sy
 8003d5e:	4770      	bx	lr

08003d60 <pxCurrentTCBConst>:
 8003d60:	20000864 	.word	0x20000864
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003d64:	bf00      	nop
 8003d66:	bf00      	nop

08003d68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
	__asm volatile
 8003d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d72:	f383 8811 	msr	BASEPRI, r3
 8003d76:	f3bf 8f6f 	isb	sy
 8003d7a:	f3bf 8f4f 	dsb	sy
 8003d7e:	607b      	str	r3, [r7, #4]
}
 8003d80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003d82:	f7fe ff0f 	bl	8002ba4 <xTaskIncrementTick>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d003      	beq.n	8003d94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003d8c:	4b06      	ldr	r3, [pc, #24]	@ (8003da8 <xPortSysTickHandler+0x40>)
 8003d8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	2300      	movs	r3, #0
 8003d96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	f383 8811 	msr	BASEPRI, r3
}
 8003d9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003da0:	bf00      	nop
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	e000ed04 	.word	0xe000ed04

08003dac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003db0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ddc <vPortSetupTimerInterrupt+0x30>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003db6:	4b0a      	ldr	r3, [pc, #40]	@ (8003de0 <vPortSetupTimerInterrupt+0x34>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003dbc:	4b09      	ldr	r3, [pc, #36]	@ (8003de4 <vPortSetupTimerInterrupt+0x38>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a09      	ldr	r2, [pc, #36]	@ (8003de8 <vPortSetupTimerInterrupt+0x3c>)
 8003dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc6:	099b      	lsrs	r3, r3, #6
 8003dc8:	4a08      	ldr	r2, [pc, #32]	@ (8003dec <vPortSetupTimerInterrupt+0x40>)
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003dce:	4b03      	ldr	r3, [pc, #12]	@ (8003ddc <vPortSetupTimerInterrupt+0x30>)
 8003dd0:	2207      	movs	r2, #7
 8003dd2:	601a      	str	r2, [r3, #0]
}
 8003dd4:	bf00      	nop
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bc80      	pop	{r7}
 8003dda:	4770      	bx	lr
 8003ddc:	e000e010 	.word	0xe000e010
 8003de0:	e000e018 	.word	0xe000e018
 8003de4:	20000000 	.word	0x20000000
 8003de8:	10624dd3 	.word	0x10624dd3
 8003dec:	e000e014 	.word	0xe000e014

08003df0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003df6:	f3ef 8305 	mrs	r3, IPSR
 8003dfa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b0f      	cmp	r3, #15
 8003e00:	d915      	bls.n	8003e2e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003e02:	4a17      	ldr	r2, [pc, #92]	@ (8003e60 <vPortValidateInterruptPriority+0x70>)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4413      	add	r3, r2
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003e0c:	4b15      	ldr	r3, [pc, #84]	@ (8003e64 <vPortValidateInterruptPriority+0x74>)
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	7afa      	ldrb	r2, [r7, #11]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d20b      	bcs.n	8003e2e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8003e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e1a:	f383 8811 	msr	BASEPRI, r3
 8003e1e:	f3bf 8f6f 	isb	sy
 8003e22:	f3bf 8f4f 	dsb	sy
 8003e26:	607b      	str	r3, [r7, #4]
}
 8003e28:	bf00      	nop
 8003e2a:	bf00      	nop
 8003e2c:	e7fd      	b.n	8003e2a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003e68 <vPortValidateInterruptPriority+0x78>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003e36:	4b0d      	ldr	r3, [pc, #52]	@ (8003e6c <vPortValidateInterruptPriority+0x7c>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d90b      	bls.n	8003e56 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8003e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e42:	f383 8811 	msr	BASEPRI, r3
 8003e46:	f3bf 8f6f 	isb	sy
 8003e4a:	f3bf 8f4f 	dsb	sy
 8003e4e:	603b      	str	r3, [r7, #0]
}
 8003e50:	bf00      	nop
 8003e52:	bf00      	nop
 8003e54:	e7fd      	b.n	8003e52 <vPortValidateInterruptPriority+0x62>
	}
 8003e56:	bf00      	nop
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr
 8003e60:	e000e3f0 	.word	0xe000e3f0
 8003e64:	20000e90 	.word	0x20000e90
 8003e68:	e000ed0c 	.word	0xe000ed0c
 8003e6c:	20000e94 	.word	0x20000e94

08003e70 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08a      	sub	sp, #40	@ 0x28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003e7c:	f7fe fdd8 	bl	8002a30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003e80:	4b5c      	ldr	r3, [pc, #368]	@ (8003ff4 <pvPortMalloc+0x184>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003e88:	f000 f924 	bl	80040d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003e8c:	4b5a      	ldr	r3, [pc, #360]	@ (8003ff8 <pvPortMalloc+0x188>)
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4013      	ands	r3, r2
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	f040 8095 	bne.w	8003fc4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d01e      	beq.n	8003ede <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003ea0:	2208      	movs	r2, #8
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4413      	add	r3, r2
 8003ea6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f003 0307 	and.w	r3, r3, #7
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d015      	beq.n	8003ede <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f023 0307 	bic.w	r3, r3, #7
 8003eb8:	3308      	adds	r3, #8
 8003eba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f003 0307 	and.w	r3, r3, #7
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00b      	beq.n	8003ede <pvPortMalloc+0x6e>
	__asm volatile
 8003ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eca:	f383 8811 	msr	BASEPRI, r3
 8003ece:	f3bf 8f6f 	isb	sy
 8003ed2:	f3bf 8f4f 	dsb	sy
 8003ed6:	617b      	str	r3, [r7, #20]
}
 8003ed8:	bf00      	nop
 8003eda:	bf00      	nop
 8003edc:	e7fd      	b.n	8003eda <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d06f      	beq.n	8003fc4 <pvPortMalloc+0x154>
 8003ee4:	4b45      	ldr	r3, [pc, #276]	@ (8003ffc <pvPortMalloc+0x18c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d86a      	bhi.n	8003fc4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003eee:	4b44      	ldr	r3, [pc, #272]	@ (8004000 <pvPortMalloc+0x190>)
 8003ef0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003ef2:	4b43      	ldr	r3, [pc, #268]	@ (8004000 <pvPortMalloc+0x190>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003ef8:	e004      	b.n	8003f04 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d903      	bls.n	8003f16 <pvPortMalloc+0xa6>
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f1      	bne.n	8003efa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003f16:	4b37      	ldr	r3, [pc, #220]	@ (8003ff4 <pvPortMalloc+0x184>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d051      	beq.n	8003fc4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003f20:	6a3b      	ldr	r3, [r7, #32]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2208      	movs	r2, #8
 8003f26:	4413      	add	r3, r2
 8003f28:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	6a3b      	ldr	r3, [r7, #32]
 8003f30:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	1ad2      	subs	r2, r2, r3
 8003f3a:	2308      	movs	r3, #8
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d920      	bls.n	8003f84 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003f42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4413      	add	r3, r2
 8003f48:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	f003 0307 	and.w	r3, r3, #7
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00b      	beq.n	8003f6c <pvPortMalloc+0xfc>
	__asm volatile
 8003f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f58:	f383 8811 	msr	BASEPRI, r3
 8003f5c:	f3bf 8f6f 	isb	sy
 8003f60:	f3bf 8f4f 	dsb	sy
 8003f64:	613b      	str	r3, [r7, #16]
}
 8003f66:	bf00      	nop
 8003f68:	bf00      	nop
 8003f6a:	e7fd      	b.n	8003f68 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	1ad2      	subs	r2, r2, r3
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003f7e:	69b8      	ldr	r0, [r7, #24]
 8003f80:	f000 f90a 	bl	8004198 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003f84:	4b1d      	ldr	r3, [pc, #116]	@ (8003ffc <pvPortMalloc+0x18c>)
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	4a1b      	ldr	r2, [pc, #108]	@ (8003ffc <pvPortMalloc+0x18c>)
 8003f90:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003f92:	4b1a      	ldr	r3, [pc, #104]	@ (8003ffc <pvPortMalloc+0x18c>)
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	4b1b      	ldr	r3, [pc, #108]	@ (8004004 <pvPortMalloc+0x194>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d203      	bcs.n	8003fa6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003f9e:	4b17      	ldr	r3, [pc, #92]	@ (8003ffc <pvPortMalloc+0x18c>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a18      	ldr	r2, [pc, #96]	@ (8004004 <pvPortMalloc+0x194>)
 8003fa4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa8:	685a      	ldr	r2, [r3, #4]
 8003faa:	4b13      	ldr	r3, [pc, #76]	@ (8003ff8 <pvPortMalloc+0x188>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003fba:	4b13      	ldr	r3, [pc, #76]	@ (8004008 <pvPortMalloc+0x198>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	4a11      	ldr	r2, [pc, #68]	@ (8004008 <pvPortMalloc+0x198>)
 8003fc2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003fc4:	f7fe fd42 	bl	8002a4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00b      	beq.n	8003fea <pvPortMalloc+0x17a>
	__asm volatile
 8003fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd6:	f383 8811 	msr	BASEPRI, r3
 8003fda:	f3bf 8f6f 	isb	sy
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	60fb      	str	r3, [r7, #12]
}
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop
 8003fe8:	e7fd      	b.n	8003fe6 <pvPortMalloc+0x176>
	return pvReturn;
 8003fea:	69fb      	ldr	r3, [r7, #28]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3728      	adds	r7, #40	@ 0x28
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20001aa0 	.word	0x20001aa0
 8003ff8:	20001ab4 	.word	0x20001ab4
 8003ffc:	20001aa4 	.word	0x20001aa4
 8004000:	20001a98 	.word	0x20001a98
 8004004:	20001aa8 	.word	0x20001aa8
 8004008:	20001aac 	.word	0x20001aac

0800400c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b086      	sub	sp, #24
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d04f      	beq.n	80040be <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800401e:	2308      	movs	r3, #8
 8004020:	425b      	negs	r3, r3
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	4413      	add	r3, r2
 8004026:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	4b25      	ldr	r3, [pc, #148]	@ (80040c8 <vPortFree+0xbc>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4013      	ands	r3, r2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10b      	bne.n	8004052 <vPortFree+0x46>
	__asm volatile
 800403a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800403e:	f383 8811 	msr	BASEPRI, r3
 8004042:	f3bf 8f6f 	isb	sy
 8004046:	f3bf 8f4f 	dsb	sy
 800404a:	60fb      	str	r3, [r7, #12]
}
 800404c:	bf00      	nop
 800404e:	bf00      	nop
 8004050:	e7fd      	b.n	800404e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00b      	beq.n	8004072 <vPortFree+0x66>
	__asm volatile
 800405a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800405e:	f383 8811 	msr	BASEPRI, r3
 8004062:	f3bf 8f6f 	isb	sy
 8004066:	f3bf 8f4f 	dsb	sy
 800406a:	60bb      	str	r3, [r7, #8]
}
 800406c:	bf00      	nop
 800406e:	bf00      	nop
 8004070:	e7fd      	b.n	800406e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	685a      	ldr	r2, [r3, #4]
 8004076:	4b14      	ldr	r3, [pc, #80]	@ (80040c8 <vPortFree+0xbc>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4013      	ands	r3, r2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d01e      	beq.n	80040be <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d11a      	bne.n	80040be <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	4b0e      	ldr	r3, [pc, #56]	@ (80040c8 <vPortFree+0xbc>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	43db      	mvns	r3, r3
 8004092:	401a      	ands	r2, r3
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004098:	f7fe fcca 	bl	8002a30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	685a      	ldr	r2, [r3, #4]
 80040a0:	4b0a      	ldr	r3, [pc, #40]	@ (80040cc <vPortFree+0xc0>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4413      	add	r3, r2
 80040a6:	4a09      	ldr	r2, [pc, #36]	@ (80040cc <vPortFree+0xc0>)
 80040a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80040aa:	6938      	ldr	r0, [r7, #16]
 80040ac:	f000 f874 	bl	8004198 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80040b0:	4b07      	ldr	r3, [pc, #28]	@ (80040d0 <vPortFree+0xc4>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	3301      	adds	r3, #1
 80040b6:	4a06      	ldr	r2, [pc, #24]	@ (80040d0 <vPortFree+0xc4>)
 80040b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80040ba:	f7fe fcc7 	bl	8002a4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80040be:	bf00      	nop
 80040c0:	3718      	adds	r7, #24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	20001ab4 	.word	0x20001ab4
 80040cc:	20001aa4 	.word	0x20001aa4
 80040d0:	20001ab0 	.word	0x20001ab0

080040d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80040da:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80040de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80040e0:	4b27      	ldr	r3, [pc, #156]	@ (8004180 <prvHeapInit+0xac>)
 80040e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00c      	beq.n	8004108 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	3307      	adds	r3, #7
 80040f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 0307 	bic.w	r3, r3, #7
 80040fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	4a1f      	ldr	r2, [pc, #124]	@ (8004180 <prvHeapInit+0xac>)
 8004104:	4413      	add	r3, r2
 8004106:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800410c:	4a1d      	ldr	r2, [pc, #116]	@ (8004184 <prvHeapInit+0xb0>)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004112:	4b1c      	ldr	r3, [pc, #112]	@ (8004184 <prvHeapInit+0xb0>)
 8004114:	2200      	movs	r2, #0
 8004116:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	4413      	add	r3, r2
 800411e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004120:	2208      	movs	r2, #8
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	1a9b      	subs	r3, r3, r2
 8004126:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f023 0307 	bic.w	r3, r3, #7
 800412e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4a15      	ldr	r2, [pc, #84]	@ (8004188 <prvHeapInit+0xb4>)
 8004134:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004136:	4b14      	ldr	r3, [pc, #80]	@ (8004188 <prvHeapInit+0xb4>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	2200      	movs	r2, #0
 800413c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800413e:	4b12      	ldr	r3, [pc, #72]	@ (8004188 <prvHeapInit+0xb4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	1ad2      	subs	r2, r2, r3
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004154:	4b0c      	ldr	r3, [pc, #48]	@ (8004188 <prvHeapInit+0xb4>)
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	4a0a      	ldr	r2, [pc, #40]	@ (800418c <prvHeapInit+0xb8>)
 8004162:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	4a09      	ldr	r2, [pc, #36]	@ (8004190 <prvHeapInit+0xbc>)
 800416a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800416c:	4b09      	ldr	r3, [pc, #36]	@ (8004194 <prvHeapInit+0xc0>)
 800416e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004172:	601a      	str	r2, [r3, #0]
}
 8004174:	bf00      	nop
 8004176:	3714      	adds	r7, #20
 8004178:	46bd      	mov	sp, r7
 800417a:	bc80      	pop	{r7}
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	20000e98 	.word	0x20000e98
 8004184:	20001a98 	.word	0x20001a98
 8004188:	20001aa0 	.word	0x20001aa0
 800418c:	20001aa8 	.word	0x20001aa8
 8004190:	20001aa4 	.word	0x20001aa4
 8004194:	20001ab4 	.word	0x20001ab4

08004198 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80041a0:	4b27      	ldr	r3, [pc, #156]	@ (8004240 <prvInsertBlockIntoFreeList+0xa8>)
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	e002      	b.n	80041ac <prvInsertBlockIntoFreeList+0x14>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	60fb      	str	r3, [r7, #12]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d8f7      	bhi.n	80041a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	68ba      	ldr	r2, [r7, #8]
 80041c0:	4413      	add	r3, r2
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d108      	bne.n	80041da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	441a      	add	r2, r3
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	441a      	add	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d118      	bne.n	8004220 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	4b14      	ldr	r3, [pc, #80]	@ (8004244 <prvInsertBlockIntoFreeList+0xac>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d00d      	beq.n	8004216 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	441a      	add	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	601a      	str	r2, [r3, #0]
 8004214:	e008      	b.n	8004228 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004216:	4b0b      	ldr	r3, [pc, #44]	@ (8004244 <prvInsertBlockIntoFreeList+0xac>)
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	e003      	b.n	8004228 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	429a      	cmp	r2, r3
 800422e:	d002      	beq.n	8004236 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004236:	bf00      	nop
 8004238:	3714      	adds	r7, #20
 800423a:	46bd      	mov	sp, r7
 800423c:	bc80      	pop	{r7}
 800423e:	4770      	bx	lr
 8004240:	20001a98 	.word	0x20001a98
 8004244:	20001aa0 	.word	0x20001aa0

08004248 <memset>:
 8004248:	4603      	mov	r3, r0
 800424a:	4402      	add	r2, r0
 800424c:	4293      	cmp	r3, r2
 800424e:	d100      	bne.n	8004252 <memset+0xa>
 8004250:	4770      	bx	lr
 8004252:	f803 1b01 	strb.w	r1, [r3], #1
 8004256:	e7f9      	b.n	800424c <memset+0x4>

08004258 <_reclaim_reent>:
 8004258:	4b2d      	ldr	r3, [pc, #180]	@ (8004310 <_reclaim_reent+0xb8>)
 800425a:	b570      	push	{r4, r5, r6, lr}
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4604      	mov	r4, r0
 8004260:	4283      	cmp	r3, r0
 8004262:	d053      	beq.n	800430c <_reclaim_reent+0xb4>
 8004264:	69c3      	ldr	r3, [r0, #28]
 8004266:	b31b      	cbz	r3, 80042b0 <_reclaim_reent+0x58>
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	b163      	cbz	r3, 8004286 <_reclaim_reent+0x2e>
 800426c:	2500      	movs	r5, #0
 800426e:	69e3      	ldr	r3, [r4, #28]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	5959      	ldr	r1, [r3, r5]
 8004274:	b9b1      	cbnz	r1, 80042a4 <_reclaim_reent+0x4c>
 8004276:	3504      	adds	r5, #4
 8004278:	2d80      	cmp	r5, #128	@ 0x80
 800427a:	d1f8      	bne.n	800426e <_reclaim_reent+0x16>
 800427c:	69e3      	ldr	r3, [r4, #28]
 800427e:	4620      	mov	r0, r4
 8004280:	68d9      	ldr	r1, [r3, #12]
 8004282:	f000 f87b 	bl	800437c <_free_r>
 8004286:	69e3      	ldr	r3, [r4, #28]
 8004288:	6819      	ldr	r1, [r3, #0]
 800428a:	b111      	cbz	r1, 8004292 <_reclaim_reent+0x3a>
 800428c:	4620      	mov	r0, r4
 800428e:	f000 f875 	bl	800437c <_free_r>
 8004292:	69e3      	ldr	r3, [r4, #28]
 8004294:	689d      	ldr	r5, [r3, #8]
 8004296:	b15d      	cbz	r5, 80042b0 <_reclaim_reent+0x58>
 8004298:	4629      	mov	r1, r5
 800429a:	4620      	mov	r0, r4
 800429c:	682d      	ldr	r5, [r5, #0]
 800429e:	f000 f86d 	bl	800437c <_free_r>
 80042a2:	e7f8      	b.n	8004296 <_reclaim_reent+0x3e>
 80042a4:	680e      	ldr	r6, [r1, #0]
 80042a6:	4620      	mov	r0, r4
 80042a8:	f000 f868 	bl	800437c <_free_r>
 80042ac:	4631      	mov	r1, r6
 80042ae:	e7e1      	b.n	8004274 <_reclaim_reent+0x1c>
 80042b0:	6961      	ldr	r1, [r4, #20]
 80042b2:	b111      	cbz	r1, 80042ba <_reclaim_reent+0x62>
 80042b4:	4620      	mov	r0, r4
 80042b6:	f000 f861 	bl	800437c <_free_r>
 80042ba:	69e1      	ldr	r1, [r4, #28]
 80042bc:	b111      	cbz	r1, 80042c4 <_reclaim_reent+0x6c>
 80042be:	4620      	mov	r0, r4
 80042c0:	f000 f85c 	bl	800437c <_free_r>
 80042c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80042c6:	b111      	cbz	r1, 80042ce <_reclaim_reent+0x76>
 80042c8:	4620      	mov	r0, r4
 80042ca:	f000 f857 	bl	800437c <_free_r>
 80042ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042d0:	b111      	cbz	r1, 80042d8 <_reclaim_reent+0x80>
 80042d2:	4620      	mov	r0, r4
 80042d4:	f000 f852 	bl	800437c <_free_r>
 80042d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80042da:	b111      	cbz	r1, 80042e2 <_reclaim_reent+0x8a>
 80042dc:	4620      	mov	r0, r4
 80042de:	f000 f84d 	bl	800437c <_free_r>
 80042e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80042e4:	b111      	cbz	r1, 80042ec <_reclaim_reent+0x94>
 80042e6:	4620      	mov	r0, r4
 80042e8:	f000 f848 	bl	800437c <_free_r>
 80042ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80042ee:	b111      	cbz	r1, 80042f6 <_reclaim_reent+0x9e>
 80042f0:	4620      	mov	r0, r4
 80042f2:	f000 f843 	bl	800437c <_free_r>
 80042f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80042f8:	b111      	cbz	r1, 8004300 <_reclaim_reent+0xa8>
 80042fa:	4620      	mov	r0, r4
 80042fc:	f000 f83e 	bl	800437c <_free_r>
 8004300:	6a23      	ldr	r3, [r4, #32]
 8004302:	b11b      	cbz	r3, 800430c <_reclaim_reent+0xb4>
 8004304:	4620      	mov	r0, r4
 8004306:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800430a:	4718      	bx	r3
 800430c:	bd70      	pop	{r4, r5, r6, pc}
 800430e:	bf00      	nop
 8004310:	20000010 	.word	0x20000010

08004314 <__libc_init_array>:
 8004314:	b570      	push	{r4, r5, r6, lr}
 8004316:	2600      	movs	r6, #0
 8004318:	4d0c      	ldr	r5, [pc, #48]	@ (800434c <__libc_init_array+0x38>)
 800431a:	4c0d      	ldr	r4, [pc, #52]	@ (8004350 <__libc_init_array+0x3c>)
 800431c:	1b64      	subs	r4, r4, r5
 800431e:	10a4      	asrs	r4, r4, #2
 8004320:	42a6      	cmp	r6, r4
 8004322:	d109      	bne.n	8004338 <__libc_init_array+0x24>
 8004324:	f000 f87e 	bl	8004424 <_init>
 8004328:	2600      	movs	r6, #0
 800432a:	4d0a      	ldr	r5, [pc, #40]	@ (8004354 <__libc_init_array+0x40>)
 800432c:	4c0a      	ldr	r4, [pc, #40]	@ (8004358 <__libc_init_array+0x44>)
 800432e:	1b64      	subs	r4, r4, r5
 8004330:	10a4      	asrs	r4, r4, #2
 8004332:	42a6      	cmp	r6, r4
 8004334:	d105      	bne.n	8004342 <__libc_init_array+0x2e>
 8004336:	bd70      	pop	{r4, r5, r6, pc}
 8004338:	f855 3b04 	ldr.w	r3, [r5], #4
 800433c:	4798      	blx	r3
 800433e:	3601      	adds	r6, #1
 8004340:	e7ee      	b.n	8004320 <__libc_init_array+0xc>
 8004342:	f855 3b04 	ldr.w	r3, [r5], #4
 8004346:	4798      	blx	r3
 8004348:	3601      	adds	r6, #1
 800434a:	e7f2      	b.n	8004332 <__libc_init_array+0x1e>
 800434c:	080044e0 	.word	0x080044e0
 8004350:	080044e0 	.word	0x080044e0
 8004354:	080044e0 	.word	0x080044e0
 8004358:	080044e4 	.word	0x080044e4

0800435c <__retarget_lock_acquire_recursive>:
 800435c:	4770      	bx	lr

0800435e <__retarget_lock_release_recursive>:
 800435e:	4770      	bx	lr

08004360 <memcpy>:
 8004360:	440a      	add	r2, r1
 8004362:	4291      	cmp	r1, r2
 8004364:	f100 33ff 	add.w	r3, r0, #4294967295
 8004368:	d100      	bne.n	800436c <memcpy+0xc>
 800436a:	4770      	bx	lr
 800436c:	b510      	push	{r4, lr}
 800436e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004372:	4291      	cmp	r1, r2
 8004374:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004378:	d1f9      	bne.n	800436e <memcpy+0xe>
 800437a:	bd10      	pop	{r4, pc}

0800437c <_free_r>:
 800437c:	b538      	push	{r3, r4, r5, lr}
 800437e:	4605      	mov	r5, r0
 8004380:	2900      	cmp	r1, #0
 8004382:	d040      	beq.n	8004406 <_free_r+0x8a>
 8004384:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004388:	1f0c      	subs	r4, r1, #4
 800438a:	2b00      	cmp	r3, #0
 800438c:	bfb8      	it	lt
 800438e:	18e4      	addlt	r4, r4, r3
 8004390:	f000 f83c 	bl	800440c <__malloc_lock>
 8004394:	4a1c      	ldr	r2, [pc, #112]	@ (8004408 <_free_r+0x8c>)
 8004396:	6813      	ldr	r3, [r2, #0]
 8004398:	b933      	cbnz	r3, 80043a8 <_free_r+0x2c>
 800439a:	6063      	str	r3, [r4, #4]
 800439c:	6014      	str	r4, [r2, #0]
 800439e:	4628      	mov	r0, r5
 80043a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043a4:	f000 b838 	b.w	8004418 <__malloc_unlock>
 80043a8:	42a3      	cmp	r3, r4
 80043aa:	d908      	bls.n	80043be <_free_r+0x42>
 80043ac:	6820      	ldr	r0, [r4, #0]
 80043ae:	1821      	adds	r1, r4, r0
 80043b0:	428b      	cmp	r3, r1
 80043b2:	bf01      	itttt	eq
 80043b4:	6819      	ldreq	r1, [r3, #0]
 80043b6:	685b      	ldreq	r3, [r3, #4]
 80043b8:	1809      	addeq	r1, r1, r0
 80043ba:	6021      	streq	r1, [r4, #0]
 80043bc:	e7ed      	b.n	800439a <_free_r+0x1e>
 80043be:	461a      	mov	r2, r3
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	b10b      	cbz	r3, 80043c8 <_free_r+0x4c>
 80043c4:	42a3      	cmp	r3, r4
 80043c6:	d9fa      	bls.n	80043be <_free_r+0x42>
 80043c8:	6811      	ldr	r1, [r2, #0]
 80043ca:	1850      	adds	r0, r2, r1
 80043cc:	42a0      	cmp	r0, r4
 80043ce:	d10b      	bne.n	80043e8 <_free_r+0x6c>
 80043d0:	6820      	ldr	r0, [r4, #0]
 80043d2:	4401      	add	r1, r0
 80043d4:	1850      	adds	r0, r2, r1
 80043d6:	4283      	cmp	r3, r0
 80043d8:	6011      	str	r1, [r2, #0]
 80043da:	d1e0      	bne.n	800439e <_free_r+0x22>
 80043dc:	6818      	ldr	r0, [r3, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	4408      	add	r0, r1
 80043e2:	6010      	str	r0, [r2, #0]
 80043e4:	6053      	str	r3, [r2, #4]
 80043e6:	e7da      	b.n	800439e <_free_r+0x22>
 80043e8:	d902      	bls.n	80043f0 <_free_r+0x74>
 80043ea:	230c      	movs	r3, #12
 80043ec:	602b      	str	r3, [r5, #0]
 80043ee:	e7d6      	b.n	800439e <_free_r+0x22>
 80043f0:	6820      	ldr	r0, [r4, #0]
 80043f2:	1821      	adds	r1, r4, r0
 80043f4:	428b      	cmp	r3, r1
 80043f6:	bf01      	itttt	eq
 80043f8:	6819      	ldreq	r1, [r3, #0]
 80043fa:	685b      	ldreq	r3, [r3, #4]
 80043fc:	1809      	addeq	r1, r1, r0
 80043fe:	6021      	streq	r1, [r4, #0]
 8004400:	6063      	str	r3, [r4, #4]
 8004402:	6054      	str	r4, [r2, #4]
 8004404:	e7cb      	b.n	800439e <_free_r+0x22>
 8004406:	bd38      	pop	{r3, r4, r5, pc}
 8004408:	20001bf4 	.word	0x20001bf4

0800440c <__malloc_lock>:
 800440c:	4801      	ldr	r0, [pc, #4]	@ (8004414 <__malloc_lock+0x8>)
 800440e:	f7ff bfa5 	b.w	800435c <__retarget_lock_acquire_recursive>
 8004412:	bf00      	nop
 8004414:	20001bf0 	.word	0x20001bf0

08004418 <__malloc_unlock>:
 8004418:	4801      	ldr	r0, [pc, #4]	@ (8004420 <__malloc_unlock+0x8>)
 800441a:	f7ff bfa0 	b.w	800435e <__retarget_lock_release_recursive>
 800441e:	bf00      	nop
 8004420:	20001bf0 	.word	0x20001bf0

08004424 <_init>:
 8004424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004426:	bf00      	nop
 8004428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800442a:	bc08      	pop	{r3}
 800442c:	469e      	mov	lr, r3
 800442e:	4770      	bx	lr

08004430 <_fini>:
 8004430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004432:	bf00      	nop
 8004434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004436:	bc08      	pop	{r3}
 8004438:	469e      	mov	lr, r3
 800443a:	4770      	bx	lr
