#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 19 19:50:18 2023
# Process ID: 21432
# Current directory: C:/project_posit_mult_dsp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18468 C:\project_posit_mult_dsp\project_posit_mult.xpr
# Log file: C:/project_posit_mult_dsp/vivado.log
# Journal file: C:/project_posit_mult_dsp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/project_posit_mult_dsp/project_posit_mult.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 790.980 ; gain = 146.648
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project_posit_mult_dsp/project_posit_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'posit_mult_8bit_tb_v' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project_posit_mult_dsp/project_posit_mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj posit_mult_8bit_tb_v_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/CSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_left_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_right_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/imports/Posit-HDL-Arithmetic-master/Floating-Point_to_Posit_Convertor/FP_to_Posit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_to_posit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOD_N
INFO: [VRFC 10-311] analyzing module LOD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD_N
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/imports/Posit-HDL-Arithmetic-master/Posit_to_Floating-Point_Convertor/Posit_to_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Posit_to_FP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extract
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_mult_8bit_tb_v
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 814.148 ; gain = 0.645
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project_posit_mult_dsp/project_posit_mult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4b9b058bbfb74c0d95bcda2b4917ffe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot posit_mult_8bit_tb_v_behav xil_defaultlib.posit_mult_8bit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LOD(N=2)
Compiling module xil_defaultlib.LOD(N=4)
Compiling module xil_defaultlib.LOD(N=8)
Compiling module xil_defaultlib.LOD(N=16)
Compiling module xil_defaultlib.LOD(N=32)
Compiling module xil_defaultlib.LOD_N(N=32)
Compiling module xil_defaultlib.DSR_left_N_S(N=32,S=32'b0101)
Compiling module xil_defaultlib.DSR_right_N_S(N=64,S=32'b0101)
Compiling module xil_defaultlib.FP_to_posit(N=32,E=8,es=7)
Compiling module xil_defaultlib.LZD(N=2)
Compiling module xil_defaultlib.LZD(N=4)
Compiling module xil_defaultlib.LZD(N=8)
Compiling module xil_defaultlib.LZD(N=16)
Compiling module xil_defaultlib.LZD(N=32)
Compiling module xil_defaultlib.LZD_N(N=32)
Compiling module xil_defaultlib.data_extract(N=32,es=7)
Compiling module xil_defaultlib.Posit_to_FP(N=32,E=8,es=7)
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.CSA_default
Compiling module xil_defaultlib.intMult_default
Compiling module xil_defaultlib.DSR_right_N_S(N=64,S=32'b0110)
Compiling module xil_defaultlib.posit_mult_default
Compiling module xil_defaultlib.posit_mult_8bit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot posit_mult_8bit_tb_v_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/project_posit_mult_dsp/project_posit_mult.sim/sim_1/behav/xsim/xsim.dir/posit_mult_8bit_tb_v_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.191 ; gain = 0.910
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 19 20:09:27 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 814.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project_posit_mult_dsp/project_posit_mult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "posit_mult_8bit_tb_v_behav -key {Behavioral:sim_1:Functional:posit_mult_8bit_tb_v} -tclbatch {posit_mult_8bit_tb_v.tcl} -view {C:/project_posit_mult_dsp/posit_mult_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/project_posit_mult_dsp/posit_mult_behav.wcfg
source posit_mult_8bit_tb_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "saif_test"
# log_saif [get_objects -r *]
# run 1000ns
$finish called at time : 300 ns : File "C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/new/tb.v" Line 102
# close_saif
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 865.449 ; gain = 51.301
INFO: [USF-XSim-96] XSim completed. Design snapshot 'posit_mult_8bit_tb_v_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:01 . Memory (MB): peak = 865.449 ; gain = 51.945
open_run impl_1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.715 . Memory (MB): peak = 1777.586 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1777.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1918.141 ; gain = 1050.438
open_report: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1942.047 ; gain = 2.777
read_saif {C:/project_posit_mult_dsp/project_posit_mult.sim/sim_1/impl/func/xsim/saif_test}
INFO: [Power 33-167] Parsing SAIF file C:/project_posit_mult_dsp/project_posit_mult.sim/sim_1/impl/func/xsim/saif_test
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file C:/project_posit_mult_dsp/project_posit_mult.sim/sim_1/impl/func/xsim/saif_test
INFO: [Power 33-26] Design nets matched = 601 of 984
read_saif: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1965.449 ; gain = 16.418
report_power -name {power_1}
Command: report_power -name power_1
61% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.324 ; gain = 9.875
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1975.324 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.125 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 23 21:25:44 2023...
