library ieee;
use ieee.std_logic_1164.all;

entity Comparator0 is
port (
	ZERO: in std_logic_vector(9 downto 0);
	CNT_D: in std_logic_vector(9 downto 0);
	END_TIME: out std_logic
);
end Comparator0;

architecture compare0 of Comparator0 is
begin
	if CNT_D = ZERO then
		END_TIME <= '1';
	end if;
	
end Comparator0; 