#define UART_CLK 48000000 /**< PL011 runs at 48 MHz */
#define PL011_PAGE_OFFSET (0xa00) /**< UART5 offset for page alignment */

#include <drivers/pl011_uart.h>
