{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 03:02:11 2016 " "Info: Processing started: Thu May 05 03:02:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3ifbig5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add3ifbig5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3ifbig5 " "Info: Found entity 1: add3ifbig5" {  } { { "add3ifbig5.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/add3ifbig5.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd.v(18) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(18): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd.v(19) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(19): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Info: Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Info: Found entity 1: random" {  } { { "Random.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Random.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDivider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FrequencyDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 _100hz " "Info: Found entity 1: _100hz" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/FrequencyDivider.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project3.v(32) " "Warning (10268): Verilog HDL information at Project3.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Project3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3 " "Info: Found entity 1: Project3" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segleddec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segleddec.v" { { "Info" "ISGN_ENTITY_NAME" "1 segleddec " "Info: Found entity 1: segleddec" {  } { { "segleddec.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/segleddec.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project3 " "Info: Elaborating entity \"Project3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project3.v(47) " "Warning (10230): Verilog HDL assignment warning at Project3.v(47): truncated value with size 32 to match size of target (10)" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Project3.v(56) " "Warning (10230): Verilog HDL assignment warning at Project3.v(56): truncated value with size 32 to match size of target (16)" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_100hz _100hz:clock " "Info: Elaborating entity \"_100hz\" for hierarchy \"_100hz:clock\"" {  } { { "Project3.v" "clock" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 FrequencyDivider.v(21) " "Warning (10230): Verilog HDL assignment warning at FrequencyDivider.v(21): truncated value with size 32 to match size of target (18)" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/FrequencyDivider.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:ran " "Info: Elaborating entity \"random\" for hierarchy \"random:ran\"" {  } { { "Project3.v" "ran" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Random.v(9) " "Warning (10230): Verilog HDL assignment warning at Random.v(9): truncated value with size 11 to match size of target (10)" {  } { { "Random.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Random.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:a " "Info: Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:a\"" {  } { { "Project3.v" "a" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3ifbig5 bin2bcd:a\|add3ifbig5:A1 " "Info: Elaborating entity \"add3ifbig5\" for hierarchy \"bin2bcd:a\|add3ifbig5:A1\"" {  } { { "bin2bcd.v" "A1" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segleddec segleddec:seg0 " "Info: Elaborating entity \"segleddec\" for hierarchy \"segleddec:seg0\"" {  } { { "Project3.v" "seg0" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "hled0\[7\] VCC " "Warning (13410): Pin \"hled0\[7\]\" is stuck at VCC" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hled1\[7\] VCC " "Warning (13410): Pin \"hled1\[7\]\" is stuck at VCC" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hled2\[7\] GND " "Warning (13410): Pin \"hled2\[7\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hled3\[7\] VCC " "Warning (13410): Pin \"hled3\[7\]\" is stuck at VCC" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[0\] GND " "Warning (13410): Pin \"led\[0\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[1\] GND " "Warning (13410): Pin \"led\[1\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[2\] GND " "Warning (13410): Pin \"led\[2\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[3\] GND " "Warning (13410): Pin \"led\[3\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[4\] GND " "Warning (13410): Pin \"led\[4\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[5\] GND " "Warning (13410): Pin \"led\[5\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[6\] GND " "Warning (13410): Pin \"led\[6\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[7\] GND " "Warning (13410): Pin \"led\[7\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[8\] GND " "Warning (13410): Pin \"led\[8\]\" is stuck at GND" {  } { { "Project3.v" "" { Text "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.map.smsg " "Info: Generated suppressed messages file C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Info: Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Info: Implemented 303 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 03:02:13 2016 " "Info: Processing ended: Thu May 05 03:02:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
