Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:31:42 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div6_timing_summary_routed.rpt -pb operator_float_div6_timing_summary_routed.pb -rpx operator_float_div6_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.132        0.000                      0                   63        0.193        0.000                      0                   63        4.600        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.132        0.000                      0                   63        0.193        0.000                      0                   63        4.600        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.599ns (15.511%)  route 3.263ns (84.489%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.491     2.819    ap_return[11]_INST_0_i_1_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.872 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.603     3.475    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I1_O)        0.053     3.528 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.470     3.998    ap_return[3]_INST_0_i_2_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I2_O)        0.053     4.051 r  ap_return[3]_INST_0/O
                         net (fo=1, routed)           0.418     4.469    ap_return[3]
    SLICE_X15Y123        LUT3 (Prop_lut3_I2_O)        0.065     4.534 r  p_Repl2_s_reg_96[3]_i_1/O
                         net (fo=1, routed)           0.000     4.534    p_Repl2_s_reg_96[3]_i_1_n_0
    SLICE_X15Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X15Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_96_reg[3]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.587ns (15.699%)  route 3.152ns (84.301%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.491     2.819    ap_return[11]_INST_0_i_1_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.872 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.603     3.475    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I1_O)        0.053     3.528 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.472     4.000    ap_return[3]_INST_0_i_2_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I0_O)        0.053     4.053 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.306     4.358    ap_return[2]
    SLICE_X15Y123        LUT3 (Prop_lut3_I2_O)        0.053     4.411 r  p_Repl2_s_reg_96[2]_i_1/O
                         net (fo=1, routed)           0.000     4.411    p_Repl2_s_reg_96[2]_i_1_n_0
    SLICE_X15Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X15Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_96_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.587ns (15.762%)  route 3.137ns (84.238%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.491     2.819    ap_return[11]_INST_0_i_1_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.872 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.588     3.460    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y124        LUT4 (Prop_lut4_I0_O)        0.053     3.513 f  ap_return[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.457     3.970    ap_return[5]_INST_0_i_2_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.053     4.023 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.320     4.343    ap_return[5]
    SLICE_X14Y124        LUT3 (Prop_lut3_I2_O)        0.053     4.396 r  p_Repl2_s_reg_96[5]_i_1/O
                         net (fo=1, routed)           0.000     4.396    p_Repl2_s_reg_96[5]_i_1_n_0
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[5]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X14Y124        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_96_reg[5]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.587ns (16.012%)  route 3.079ns (83.988%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.491     2.819    ap_return[11]_INST_0_i_1_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.872 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.603     3.475    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I1_O)        0.053     3.528 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.468     3.996    ap_return[3]_INST_0_i_2_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I0_O)        0.053     4.049 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.236     4.285    ap_return[0]_INST_0_i_1_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.053     4.338 r  p_Repl2_s_reg_96[0]_i_1/O
                         net (fo=1, routed)           0.000     4.338    p_Repl2_s_reg_96[0]_i_1_n_0
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.034    10.637    p_Repl2_s_reg_96_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.587ns (17.062%)  route 2.853ns (82.938%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.491     2.819    ap_return[11]_INST_0_i_1_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.872 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.358     3.230    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I1_O)        0.053     3.283 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.484     3.767    ap_return[3]_INST_0_i_1_n_0
    SLICE_X14Y123        LUT5 (Prop_lut5_I1_O)        0.053     3.820 r  ap_return[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     4.059    ap_return[1]_INST_0_i_1_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.053     4.112 r  p_Repl2_s_reg_96[1]_i_1/O
                         net (fo=1, routed)           0.000     4.112    p_Repl2_s_reg_96[1]_i_1_n_0
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_96_reg[1]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.546ns (16.866%)  route 2.691ns (83.134%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.488     2.816    ap_return[11]_INST_0_i_1_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.869 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.620     3.489    ap_return[7]_INST_0_i_1_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.053     3.542 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.302     3.844    ap_return[7]
    SLICE_X15Y124        LUT3 (Prop_lut3_I2_O)        0.065     3.909 r  p_Repl2_s_reg_96[7]_i_1/O
                         net (fo=1, routed)           0.000     3.909    p_Repl2_s_reg_96[7]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X15Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[7]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_96_reg[7]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.549ns (17.409%)  route 2.605ns (82.591%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.491     2.819    ap_return[11]_INST_0_i_1_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.872 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.405     3.277    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.053     3.330 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.428     3.758    ap_return[6]
    SLICE_X14Y124        LUT3 (Prop_lut3_I2_O)        0.068     3.826 r  p_Repl2_s_reg_96[6]_i_1/O
                         net (fo=1, routed)           0.000     3.826    p_Repl2_s_reg_96[6]_i_1_n_0
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X14Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[6]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X14Y124        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_96_reg[6]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.534ns (17.391%)  route 2.536ns (82.609%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.491     2.819    ap_return[11]_INST_0_i_1_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.872 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.506     3.378    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I1_O)        0.053     3.431 r  ap_return[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.259     3.689    ap_return[4]_INST_0_i_1_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.053     3.742 r  p_Repl2_s_reg_96[4]_i_1/O
                         net (fo=1, routed)           0.000     3.742    p_Repl2_s_reg_96[4]_i_1_n_0
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X12Y124        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_96_reg[4]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.481ns (16.461%)  route 2.441ns (83.539%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.841     3.169    ap_return[11]_INST_0_i_1_n_0
    SLICE_X16Y124        LUT6 (Prop_lut6_I0_O)        0.053     3.222 r  ap_return[10]_INST_0/O
                         net (fo=1, routed)           0.319     3.541    ap_return[10]
    SLICE_X16Y124        LUT3 (Prop_lut3_I2_O)        0.053     3.594 r  p_Repl2_s_reg_96[10]_i_1/O
                         net (fo=1, routed)           0.000     3.594    p_Repl2_s_reg_96[10]_i_1_n_0
    SLICE_X16Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X16Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[10]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y124        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_96_reg[10]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 p_Repl2_4_reg_6198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.481ns (16.580%)  route 2.420ns (83.420%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_4_reg_6198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  p_Repl2_4_reg_6198_reg[3]/Q
                         net (fo=6, routed)           0.841     1.782    p_Repl2_4_reg_6198[3]
    SLICE_X16Y126        LUT6 (Prop_lut6_I2_O)        0.053     1.835 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     2.275    ap_return[15]_INST_0_i_1_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.053     2.328 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.734     3.062    ap_return[11]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     3.115 r  ap_return[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.405     3.520    ap_return[8]_INST_0_i_1_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.053     3.573 r  p_Repl2_s_reg_96[8]_i_1/O
                         net (fo=1, routed)           0.000     3.573    p_Repl2_s_reg_96[8]_i_1_n_0
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X12Y124        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_96_reg[8]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -3.573    
  -------------------------------------------------------------------
                         slack                                  7.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X13Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_96_reg[9]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_96[9]
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.028     0.551 r  p_Repl2_s_reg_96[9]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_96[9]_i_1_n_0
    SLICE_X13Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X13Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y124        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_96_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.397%)  route 0.150ns (50.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X14Y127        FDRE                                         r  p_Repl2_s_reg_96_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_96_reg[12]/Q
                         net (fo=2, routed)           0.150     0.551    p_Repl2_s_reg_96[12]
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.028     0.579 r  p_Repl2_s_reg_96[12]_i_1/O
                         net (fo=1, routed)           0.000     0.579    p_Repl2_s_reg_96[12]_i_1_n_0
    SLICE_X14Y127        FDRE                                         r  p_Repl2_s_reg_96_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X14Y127        FDRE                                         r  p_Repl2_s_reg_96_reg[12]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X13Y126        FDRE                                         r  p_Repl2_s_reg_96_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_96_reg[16]/Q
                         net (fo=2, routed)           0.141     0.524    p_Repl2_s_reg_96[16]
    SLICE_X13Y126        LUT6 (Prop_lut6_I3_O)        0.028     0.552 r  p_Repl2_s_reg_96[16]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_Repl2_s_reg_96[16]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  p_Repl2_s_reg_96_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X13Y126        FDRE                                         r  p_Repl2_s_reg_96_reg[16]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y126        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_96_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_96_reg[1]/Q
                         net (fo=2, routed)           0.141     0.524    p_Repl2_s_reg_96[1]
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.028     0.552 r  p_Repl2_s_reg_96[1]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_Repl2_s_reg_96[1]_i_1_n_0
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y123        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_96_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.467%)  route 0.142ns (52.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_96_reg[0]/Q
                         net (fo=2, routed)           0.142     0.525    p_Repl2_s_reg_96[0]
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.028     0.553 r  p_Repl2_s_reg_96[0]_i_1/O
                         net (fo=1, routed)           0.000     0.553    p_Repl2_s_reg_96[0]_i_1_n_0
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_96_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y123        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_96_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X14Y125        FDRE                                         r  p_Repl2_s_reg_96_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_96_reg[13]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_96[13]
    SLICE_X14Y125        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_96[13]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_96[13]_i_1_n_0
    SLICE_X14Y125        FDRE                                         r  p_Repl2_s_reg_96_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X14Y125        FDRE                                         r  p_Repl2_s_reg_96_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.157ns (51.231%)  route 0.149ns (48.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X15Y127        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  ap_CS_fsm_reg[1]/Q
                         net (fo=31, routed)          0.149     0.524    ap_done
    SLICE_X14Y126        LUT6 (Prop_lut6_I1_O)        0.066     0.590 r  p_Repl2_s_reg_96[21]_i_1/O
                         net (fo=1, routed)           0.000     0.590    p_Repl2_s_reg_96[21]_i_1_n_0
    SLICE_X14Y126        FDRE                                         r  p_Repl2_s_reg_96_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X14Y126        FDRE                                         r  p_Repl2_s_reg_96_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.157ns (51.065%)  route 0.150ns (48.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X15Y127        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  ap_CS_fsm_reg[1]/Q
                         net (fo=31, routed)          0.150     0.525    ap_done
    SLICE_X14Y126        LUT6 (Prop_lut6_I1_O)        0.066     0.591 r  p_Repl2_s_reg_96[20]_i_1/O
                         net (fo=1, routed)           0.000     0.591    p_Repl2_s_reg_96[20]_i_1_n_0
    SLICE_X14Y126        FDRE                                         r  p_Repl2_s_reg_96_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X14Y126        FDRE                                         r  p_Repl2_s_reg_96_reg[20]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.146ns (44.021%)  route 0.186ns (55.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_96_reg[4]/Q
                         net (fo=2, routed)           0.186     0.587    p_Repl2_s_reg_96[4]
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.028     0.615 r  p_Repl2_s_reg_96[4]_i_1/O
                         net (fo=1, routed)           0.000     0.615    p_Repl2_s_reg_96[4]_i_1_n_0
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.506%)  route 0.197ns (57.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_96_reg[8]/Q
                         net (fo=2, routed)           0.197     0.599    p_Repl2_s_reg_96[8]
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.028     0.627 r  p_Repl2_s_reg_96[8]_i_1/O
                         net (fo=1, routed)           0.000     0.627    p_Repl2_s_reg_96[8]_i_1_n_0
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y127  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y129  p_Repl2_1_reg_6175_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y129  p_Repl2_1_reg_6175_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y124  p_Repl2_s_reg_96_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y125  p_Repl2_s_reg_96_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y125  p_Repl2_s_reg_96_reg[19]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y123  p_Repl2_s_reg_96_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y124  p_Repl2_s_reg_96_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y124  p_Repl2_s_reg_96_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X16Y127  agg_result_V_i2_i1_reg_6193_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y127  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y129  p_Repl2_1_reg_6175_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y129  p_Repl2_1_reg_6175_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y124  p_Repl2_s_reg_96_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y125  p_Repl2_s_reg_96_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y125  p_Repl2_s_reg_96_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y123  p_Repl2_s_reg_96_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y124  p_Repl2_s_reg_96_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y124  p_Repl2_s_reg_96_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y127  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y127  agg_result_V_i2_i1_reg_6193_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y127  agg_result_V_i_i1_reg_6188_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X15Y127  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X15Y127  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y129  p_Repl2_1_reg_6175_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y129  p_Repl2_1_reg_6175_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y129  p_Repl2_1_reg_6175_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y129  p_Repl2_1_reg_6175_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y129  p_Repl2_1_reg_6175_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X15Y129  p_Repl2_1_reg_6175_reg[5]/C



