#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 23 15:09:28 2022
# Process ID: 16360
# Current directory: C:/Vivado_project/RISC_V_mem_rf
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20916 C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.xpr
# Log file: C:/Vivado_project/RISC_V_mem_rf/vivado.log
# Journal file: C:/Vivado_project/RISC_V_mem_rf\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.xpr
update_compile_order -fileset sources_1
add_files -norecurse C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ram.txt
set_property FILE_TYPE {Memory Initialization Files} [get_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ram.txt]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v w ]
add_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_top.tcl
close_sim
launch_simulation
source RISC_V_top.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source RISC_V_top.tcl
close_sim
launch_simulation
source RISC_V_top.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RISC_V_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source RISC_V_tb.tcl
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} 42
remove_bps -file {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} -line 42
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} 42
close_sim
launch_simulation
source RISC_V_tb.tcl
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} 47
remove_bps -file {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} -line 47
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} 47
close_sim
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
close [ open C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/wrapper_RISC_V.v w ]
add_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/wrapper_RISC_V.v
update_compile_order -fileset sources_1
file mkdir C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/constrs_1
file mkdir C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/constrs_1/new
close [ open C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/constrs_1/new/constr.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_project
open_project C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.xpr
update_compile_order -fileset sources_1
close [ open C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v w ]
add_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
close_project
open_project C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
