// Seed: 1105340415
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  logic id_6;
  logic id_7;
endmodule
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    input wand id_4,
    output tri1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output wand id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wor id_11,
    output uwire id_12,
    output wire id_13,
    input tri id_14,
    input wire id_15,
    input supply0 id_16,
    input wand id_17,
    output wire id_18,
    input tri0 id_19,
    input wire id_20,
    input tri id_21
);
  assign id_12 = id_14;
  wire module_1 = id_16;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_1,
      id_19,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
