###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        99743   # Number of WRITE/WRITEP commands
num_reads_done                 =      1778912   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1381684   # Number of read row buffer hits
num_read_cmds                  =      1778901   # Number of READ/READP commands
num_writes_done                =        99748   # Number of read requests issued
num_write_row_hits             =        66133   # Number of write row buffer hits
num_act_cmds                   =       434049   # Number of ACT commands
num_pre_cmds                   =       434019   # Number of PRE commands
num_ondemand_pres              =       408538   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9583950   # Cyles of rank active rank.0
rank_active_cycles.1           =      9411613   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       416050   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       588387   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1746688   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        55281   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18110   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13900   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10157   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7165   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4654   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3226   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2393   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1769   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15331   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           11   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           29   # Write cmd latency (cycles)
write_latency[80-99]           =           65   # Write cmd latency (cycles)
write_latency[100-119]         =           76   # Write cmd latency (cycles)
write_latency[120-139]         =          144   # Write cmd latency (cycles)
write_latency[140-159]         =          172   # Write cmd latency (cycles)
write_latency[160-179]         =          251   # Write cmd latency (cycles)
write_latency[180-199]         =          321   # Write cmd latency (cycles)
write_latency[200-]            =        98664   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       357744   # Read request latency (cycles)
read_latency[40-59]            =       159640   # Read request latency (cycles)
read_latency[60-79]            =       175951   # Read request latency (cycles)
read_latency[80-99]            =       114263   # Read request latency (cycles)
read_latency[100-119]          =        94079   # Read request latency (cycles)
read_latency[120-139]          =        85793   # Read request latency (cycles)
read_latency[140-159]          =        68543   # Read request latency (cycles)
read_latency[160-179]          =        57874   # Read request latency (cycles)
read_latency[180-199]          =        49598   # Read request latency (cycles)
read_latency[200-]             =       615416   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.97917e+08   # Write energy
read_energy                    =  7.17253e+09   # Read energy
act_energy                     =  1.18756e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.99704e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.82426e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98038e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87285e+09   # Active standby energy rank.1
average_read_latency           =       270.39   # Average read request latency (cycles)
average_interarrival           =      5.32287   # Average request interarrival latency (cycles)
total_energy                   =   2.1898e+10   # Total energy (pJ)
average_power                  =       2189.8   # Average power (mW)
average_bandwidth              =      16.0312   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        95246   # Number of WRITE/WRITEP commands
num_reads_done                 =      1770546   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1394430   # Number of read row buffer hits
num_read_cmds                  =      1770542   # Number of READ/READP commands
num_writes_done                =        95265   # Number of read requests issued
num_write_row_hits             =        64277   # Number of write row buffer hits
num_act_cmds                   =       409899   # Number of ACT commands
num_pre_cmds                   =       409870   # Number of PRE commands
num_ondemand_pres              =       384124   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9526259   # Cyles of rank active rank.0
rank_active_cycles.1           =      9465600   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       473741   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       534400   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1733369   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        53225   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18985   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14247   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10528   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7247   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4927   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3454   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2531   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1816   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15567   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =            8   # Write cmd latency (cycles)
write_latency[40-59]           =           17   # Write cmd latency (cycles)
write_latency[60-79]           =           49   # Write cmd latency (cycles)
write_latency[80-99]           =           78   # Write cmd latency (cycles)
write_latency[100-119]         =          121   # Write cmd latency (cycles)
write_latency[120-139]         =          192   # Write cmd latency (cycles)
write_latency[140-159]         =          262   # Write cmd latency (cycles)
write_latency[160-179]         =          351   # Write cmd latency (cycles)
write_latency[180-199]         =          417   # Write cmd latency (cycles)
write_latency[200-]            =        93747   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       412023   # Read request latency (cycles)
read_latency[40-59]            =       174789   # Read request latency (cycles)
read_latency[60-79]            =       187881   # Read request latency (cycles)
read_latency[80-99]            =       119359   # Read request latency (cycles)
read_latency[100-119]          =        97465   # Read request latency (cycles)
read_latency[120-139]          =        86410   # Read request latency (cycles)
read_latency[140-159]          =        68058   # Read request latency (cycles)
read_latency[160-179]          =        56351   # Read request latency (cycles)
read_latency[180-199]          =        47311   # Read request latency (cycles)
read_latency[200-]             =       520889   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.75468e+08   # Write energy
read_energy                    =  7.13883e+09   # Read energy
act_energy                     =  1.12148e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.27396e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.56512e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94439e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90653e+09   # Active standby energy rank.1
average_read_latency           =      234.312   # Average read request latency (cycles)
average_interarrival           =      5.35932   # Average request interarrival latency (cycles)
total_energy                   =  2.17753e+10   # Total energy (pJ)
average_power                  =      2177.53   # Average power (mW)
average_bandwidth              =      15.9216   # Average bandwidth
