============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Thu Jun 27 17:19:58 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project LED_light.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(71)
HDL-1007 : analyze verilog file ../../../src/rtl/FPGA/fpga_ed4g.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../src/rtl/FPGA/fpga_ed4g.sv(34)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/test_pattern.sv
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/LED_light_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../LED_light.sdc"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_clock -name SYSCLK -period 40 -waveform 0 20  -add"
RUN-1102 : create_clock: clock name: SYSCLK, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "config_chipwatcher ../../debug_150m.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 20 trigger nets, 20 data nets.
KIT-1004 : Chipwatcher code = 1000110101101110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir E:/Anlogic/TD5.6.2/cw/ -file LED_light_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file LED_light_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in LED_light_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010}) in E:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=86) in E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=86) in E:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in E:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010}) in E:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010}) in E:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0101) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01011) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in E:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_ed4g"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=86)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=86)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model fpga_ed4g
SYN-1032 : 1877/24 useful/useless nets, 1127/16 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1638/8 useful/useless nets, 1460/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1622/16 useful/useless nets, 1448/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 323 better
SYN-1014 : Optimize round 2
SYN-1032 : 1401/30 useful/useless nets, 1227/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
RUN-1002 : start command "update_pll_param -module fpga_ed4g"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1781/2 useful/useless nets, 1611/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 6017, tnet num: 1781, tinst num: 1610, tnode num: 8128, tedge num: 8935.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 169 (3.75), #lev = 6 (2.09)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 169 (3.75), #lev = 6 (2.09)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 448 instances into 169 LUTs, name keeping = 76%.
SYN-1001 : Packing model "fpga_ed4g" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 292 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 92 adder to BLE ...
SYN-4008 : Packed 92 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.038116s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (54.2%)

RUN-1004 : used memory is 122 MB, reserved memory is 85 MB, peak memory is 133 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk0_out will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net u_LED_send/clk will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net u_LED_send/data_in[127] will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net data_in[127] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net u_LED_send/data_in[126] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net data_in[126] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net u_LED_send/data_in[125] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net data_in[125] will be merged to another kept net data_in[124]
SYN-5055 WARNING: The kept net u_LED_send/data_in[124] will be merged to another kept net data_in[124]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1063/1 useful/useless nets, 892/0 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (269 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (189 clock/control pins, 0 other pins).
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 892 instances
RUN-0007 : 295 luts, 477 seqs, 63 mslices, 43 lslices, 3 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1063 nets
RUN-1001 : 713 nets have 2 pins
RUN-1001 : 272 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     132     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     29      
RUN-1001 :   Yes  |  No   |  Yes  |     314     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 890 instances, 295 luts, 477 seqs, 106 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 4207, tnet num: 1061, tinst num: 890, tnode num: 5728, tedge num: 6902.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075095s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 238986
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 890.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 231399, overlap = 11.25
PHY-3002 : Step(2): len = 207545, overlap = 11.25
PHY-3002 : Step(3): len = 182402, overlap = 11.25
PHY-3002 : Step(4): len = 171603, overlap = 11.25
PHY-3002 : Step(5): len = 165279, overlap = 11.25
PHY-3002 : Step(6): len = 156536, overlap = 11.25
PHY-3002 : Step(7): len = 146230, overlap = 11.25
PHY-3002 : Step(8): len = 117214, overlap = 11.25
PHY-3002 : Step(9): len = 97261.2, overlap = 11.25
PHY-3002 : Step(10): len = 93427.6, overlap = 11.25
PHY-3002 : Step(11): len = 90004.2, overlap = 11.25
PHY-3002 : Step(12): len = 83831.3, overlap = 11.25
PHY-3002 : Step(13): len = 77045.3, overlap = 11.25
PHY-3002 : Step(14): len = 72673.2, overlap = 11.25
PHY-3002 : Step(15): len = 69862.7, overlap = 11.25
PHY-3002 : Step(16): len = 63904.3, overlap = 11.25
PHY-3002 : Step(17): len = 55672.5, overlap = 11.25
PHY-3002 : Step(18): len = 53053.9, overlap = 11.25
PHY-3002 : Step(19): len = 50536.8, overlap = 11.25
PHY-3002 : Step(20): len = 43866, overlap = 11.25
PHY-3002 : Step(21): len = 40594, overlap = 11.25
PHY-3002 : Step(22): len = 39234.3, overlap = 11.25
PHY-3002 : Step(23): len = 37990.8, overlap = 11.25
PHY-3002 : Step(24): len = 35695.9, overlap = 11.25
PHY-3002 : Step(25): len = 33431.7, overlap = 11.25
PHY-3002 : Step(26): len = 32448.4, overlap = 11.25
PHY-3002 : Step(27): len = 31571.3, overlap = 11.25
PHY-3002 : Step(28): len = 30200.5, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.81344e-05
PHY-3002 : Step(29): len = 30527.3, overlap = 6.75
PHY-3002 : Step(30): len = 30260.9, overlap = 6.75
PHY-3002 : Step(31): len = 29847.8, overlap = 6.75
PHY-3002 : Step(32): len = 28982, overlap = 6.75
PHY-3002 : Step(33): len = 28144.2, overlap = 11.25
PHY-3002 : Step(34): len = 27250.1, overlap = 11.25
PHY-3002 : Step(35): len = 26792, overlap = 11.25
PHY-3002 : Step(36): len = 25692.6, overlap = 2.25
PHY-3002 : Step(37): len = 25029.8, overlap = 2.25
PHY-3002 : Step(38): len = 24338.9, overlap = 2.25
PHY-3002 : Step(39): len = 23895, overlap = 4.5
PHY-3002 : Step(40): len = 23729.5, overlap = 6.75
PHY-3002 : Step(41): len = 23572.5, overlap = 6.75
PHY-3002 : Step(42): len = 23295.8, overlap = 6.75
PHY-3002 : Step(43): len = 22452.3, overlap = 6.75
PHY-3002 : Step(44): len = 22192.3, overlap = 6.75
PHY-3002 : Step(45): len = 20527.3, overlap = 7.6875
PHY-3002 : Step(46): len = 20207.9, overlap = 7.9375
PHY-3002 : Step(47): len = 19464.7, overlap = 8
PHY-3002 : Step(48): len = 18891.8, overlap = 8.1875
PHY-3002 : Step(49): len = 18797.1, overlap = 8.1875
PHY-3002 : Step(50): len = 18832.4, overlap = 8.125
PHY-3002 : Step(51): len = 18769.8, overlap = 8.0625
PHY-3002 : Step(52): len = 18769.8, overlap = 8.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.62687e-05
PHY-3002 : Step(53): len = 18621, overlap = 8.0625
PHY-3002 : Step(54): len = 18598.1, overlap = 8.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000112537
PHY-3002 : Step(55): len = 18666.8, overlap = 8.0625
PHY-3002 : Step(56): len = 18602, overlap = 8.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005463s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019377s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(57): len = 18708.4, overlap = 9.96875
PHY-3002 : Step(58): len = 18699.8, overlap = 9.78125
PHY-3002 : Step(59): len = 18409.7, overlap = 9.375
PHY-3002 : Step(60): len = 18352.5, overlap = 9.21875
PHY-3002 : Step(61): len = 18138.3, overlap = 8.5
PHY-3002 : Step(62): len = 18232.2, overlap = 8.03125
PHY-3002 : Step(63): len = 18394.3, overlap = 7.8125
PHY-3002 : Step(64): len = 18413.7, overlap = 7.875
PHY-3002 : Step(65): len = 18263.2, overlap = 7.46875
PHY-3002 : Step(66): len = 17629.2, overlap = 7.34375
PHY-3002 : Step(67): len = 17418, overlap = 7.53125
PHY-3002 : Step(68): len = 17305.2, overlap = 8.03125
PHY-3002 : Step(69): len = 16965.2, overlap = 7.78125
PHY-3002 : Step(70): len = 16853.6, overlap = 6.59375
PHY-3002 : Step(71): len = 16743, overlap = 6.8125
PHY-3002 : Step(72): len = 16659.2, overlap = 7.03125
PHY-3002 : Step(73): len = 16559.4, overlap = 8.21875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00141099
PHY-3002 : Step(74): len = 16464.8, overlap = 8.25
PHY-3002 : Step(75): len = 16451.9, overlap = 8.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00282199
PHY-3002 : Step(76): len = 16345.6, overlap = 8.3125
PHY-3002 : Step(77): len = 16340.3, overlap = 8.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019544s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36262e-05
PHY-3002 : Step(78): len = 16391.8, overlap = 27.125
PHY-3002 : Step(79): len = 16412.1, overlap = 27.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.72524e-05
PHY-3002 : Step(80): len = 16471.8, overlap = 26.9375
PHY-3002 : Step(81): len = 16587.9, overlap = 26.7812
PHY-3002 : Step(82): len = 17867.1, overlap = 23.25
PHY-3002 : Step(83): len = 17863, overlap = 22.0625
PHY-3002 : Step(84): len = 17917.6, overlap = 22.5312
PHY-3002 : Step(85): len = 17902, overlap = 23.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.45047e-05
PHY-3002 : Step(86): len = 17696.6, overlap = 23.4688
PHY-3002 : Step(87): len = 17709.4, overlap = 23.3125
PHY-3002 : Step(88): len = 17677.4, overlap = 23.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000189009
PHY-3002 : Step(89): len = 17666.4, overlap = 22.9375
PHY-3002 : Step(90): len = 17698, overlap = 22.9375
PHY-3002 : Step(91): len = 17773.5, overlap = 19.75
PHY-3002 : Step(92): len = 17959.1, overlap = 19.5625
PHY-3002 : Step(93): len = 18135.2, overlap = 19.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 4207, tnet num: 1061, tinst num: 890, tnode num: 5728, tedge num: 6902.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 42.47 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1063.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 21032, over cnt = 104(0%), over = 406, worst = 17
PHY-1001 : End global iterations;  0.037942s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (41.2%)

PHY-1001 : Congestion index: top1 = 29.44, top5 = 13.64, top10 = 7.74, top15 = 5.18.
PHY-1001 : End incremental global routing;  0.085823s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (36.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025064s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.125847s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (49.7%)

OPT-1001 : Current memory(MB): used = 166, reserve = 128, peak = 166.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 749/1063.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 21032, over cnt = 104(0%), over = 406, worst = 17
PHY-1002 : len = 24880, over cnt = 63(0%), over = 116, worst = 11
PHY-1002 : len = 26160, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 26608, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.062156s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (25.1%)

PHY-1001 : Congestion index: top1 = 28.62, top5 = 15.38, top10 = 9.03, top15 = 6.12.
OPT-1001 : End congestion update;  0.105534s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (44.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018894s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.7%)

OPT-0007 : Start: WNS 37260 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.124523s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (50.2%)

OPT-1001 : Current memory(MB): used = 166, reserve = 129, peak = 166.
OPT-1001 : End physical optimization;  0.317167s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (49.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 295 LUT to BLE ...
SYN-4008 : Packed 295 LUT and 84 SEQ to BLE.
SYN-4003 : Packing 393 remaining SEQ's ...
SYN-4005 : Packed 211 SEQ with LUT/SLICE
SYN-4006 : 22 single LUT's are left
SYN-4006 : 182 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 477/645 primitive instances ...
PHY-3001 : End packing;  0.030427s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.4%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 382 instances
RUN-1001 : 184 mslices, 184 lslices, 3 pads, 5 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 274 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 380 instances, 368 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 18507, Over = 27.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3579, tnet num: 979, tinst num: 380, tnode num: 4590, tedge num: 6030.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081018s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50504e-05
PHY-3002 : Step(94): len = 18285.6, overlap = 28
PHY-3002 : Step(95): len = 18039.5, overlap = 27.75
PHY-3002 : Step(96): len = 17616.7, overlap = 28.25
PHY-3002 : Step(97): len = 17654.5, overlap = 28.75
PHY-3002 : Step(98): len = 17704.4, overlap = 27.75
PHY-3002 : Step(99): len = 17530.3, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01008e-05
PHY-3002 : Step(100): len = 17609.7, overlap = 27.25
PHY-3002 : Step(101): len = 17674.9, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100202
PHY-3002 : Step(102): len = 17810.7, overlap = 26
PHY-3002 : Step(103): len = 18258.8, overlap = 24.25
PHY-3002 : Step(104): len = 18580.1, overlap = 20
PHY-3002 : Step(105): len = 18689.2, overlap = 18.75
PHY-3002 : Step(106): len = 18681.3, overlap = 17.75
PHY-3002 : Step(107): len = 18681.3, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056914s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (54.9%)

PHY-3001 : Trial Legalized: Len = 27346.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013075s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000884455
PHY-3002 : Step(108): len = 25256.8, overlap = 1.75
PHY-3002 : Step(109): len = 21910.1, overlap = 7.75
PHY-3002 : Step(110): len = 21618.3, overlap = 9
PHY-3002 : Step(111): len = 21104.6, overlap = 10.5
PHY-3002 : Step(112): len = 20929.1, overlap = 9.5
PHY-3002 : Step(113): len = 20694.6, overlap = 9.5
PHY-3002 : Step(114): len = 20585.3, overlap = 8.25
PHY-3002 : Step(115): len = 20452.7, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00176891
PHY-3002 : Step(116): len = 20365.1, overlap = 8
PHY-3002 : Step(117): len = 20365.1, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00353782
PHY-3002 : Step(118): len = 20383.7, overlap = 8
PHY-3002 : Step(119): len = 20377.7, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23763.1, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004790s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 23981.1, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3579, tnet num: 979, tinst num: 380, tnode num: 4590, tedge num: 6030.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 49/981.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 28328, over cnt = 93(0%), over = 147, worst = 6
PHY-1002 : len = 29072, over cnt = 46(0%), over = 47, worst = 2
PHY-1002 : len = 29696, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 29744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.077434s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 16.78, top10 = 10.23, top15 = 7.02.
PHY-1001 : End incremental global routing;  0.125038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019366s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.157639s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.9%)

OPT-1001 : Current memory(MB): used = 169, reserve = 132, peak = 170.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 799/981.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 29744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 16.78, top10 = 10.23, top15 = 7.02.
OPT-1001 : End congestion update;  0.052775s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (29.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 37301 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.066235s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (23.6%)

OPT-1001 : Current memory(MB): used = 169, reserve = 132, peak = 170.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012483s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 799/981.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 29744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 16.78, top10 = 10.23, top15 = 7.02.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 37301 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 37301ps with logic level 3 
RUN-1001 :       #2 path slack 37317ps with logic level 3 
RUN-1001 :       #3 path slack 37330ps with logic level 3 
RUN-1001 :       #4 path slack 37346ps with logic level 3 
OPT-1001 : End physical optimization;  0.380698s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (20.5%)

RUN-1003 : finish command "place" in  2.965325s wall, 0.968750s user + 0.531250s system = 1.500000s CPU (50.6%)

RUN-1004 : used memory is 160 MB, reserved memory is 124 MB, peak memory is 170 MB
RUN-1002 : start command "export_db LED_light_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 382 instances
RUN-1001 : 184 mslices, 184 lslices, 3 pads, 5 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 274 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3579, tnet num: 979, tinst num: 380, tnode num: 4590, tedge num: 6030.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 184 mslices, 184 lslices, 3 pads, 5 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 27544, over cnt = 107(0%), over = 165, worst = 5
PHY-1002 : len = 28568, over cnt = 45(0%), over = 46, worst = 2
PHY-1002 : len = 29184, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 29216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.082495s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.8%)

PHY-1001 : Congestion index: top1 = 26.68, top5 = 16.60, top10 = 10.14, top15 = 6.92.
PHY-1001 : End global routing;  0.128319s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (60.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 188, reserve = 151, peak = 198.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 456, reserve = 423, peak = 456.
PHY-1001 : End build detailed router design. 3.255919s wall, 1.765625s user + 0.062500s system = 1.828125s CPU (56.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16456, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.615137s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (76.2%)

PHY-1001 : Current memory(MB): used = 488, reserve = 456, peak = 488.
PHY-1001 : End phase 1; 0.620634s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (75.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 117640, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 489, reserve = 457, peak = 489.
PHY-1001 : End initial routed; 0.661359s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (56.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/888(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  36.188   |   0.000   |   0   
RUN-1001 :   Hold   |   0.445   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.103279s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (45.4%)

PHY-1001 : Current memory(MB): used = 490, reserve = 457, peak = 490.
PHY-1001 : End phase 2; 0.764703s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (55.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 117640, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.005423s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (288.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 117464, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.021692s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 117504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.014885s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/888(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  36.188   |   0.000   |   0   
RUN-1001 :   Hold   |   0.445   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.110523s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (70.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 10 feed throughs used by 10 nets
PHY-1001 : End commit to database; 0.114622s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (54.5%)

PHY-1001 : Current memory(MB): used = 502, reserve = 470, peak = 502.
PHY-1001 : End phase 3; 0.383923s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (61.0%)

PHY-1003 : Routed, final wirelength = 117504
PHY-1001 : Current memory(MB): used = 502, reserve = 470, peak = 502.
PHY-1001 : End export database. 0.007548s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.230775s wall, 2.968750s user + 0.109375s system = 3.078125s CPU (58.8%)

RUN-1003 : finish command "route" in  5.492303s wall, 3.109375s user + 0.125000s system = 3.234375s CPU (58.9%)

RUN-1004 : used memory is 442 MB, reserved memory is 409 MB, peak memory is 502 MB
RUN-1002 : start command "report_area -io_info -file LED_light_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      519   out of  19600    2.65%
#reg                      480   out of  19600    2.45%
#le                       701
  #lut only               221   out of    701   31.53%
  #reg only               182   out of    701   25.96%
  #lut&reg                298   out of    701   42.51%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    130    2.31%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    149
#2        config_inst_syn_9      GCLK               config             config_inst.jtck             109
#3        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            16


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT        P63        LVCMOS25          N/A          PULLUP      NONE    
    cko        OUTPUT        P83        LVCMOS25           8            NONE       OREG    
    sdo        OUTPUT        P82        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |fpga_ed4g      |701    |413     |106     |482     |5       |0       |
|  u_LED_send                        |LED_send       |204    |143     |15      |159     |0       |0       |
|  u_PLL_150M                        |PLL_150M       |0      |0       |0       |0       |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |450    |258     |83      |290     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |450    |258     |83      |290     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |184    |90      |0       |176     |0       |0       |
|        reg_inst                    |register       |181    |88      |0       |173     |0       |0       |
|        tap_inst                    |tap            |3      |2       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |266    |168     |83      |114     |0       |0       |
|        bus_inst                    |bus_top        |66     |37      |22      |25      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |21     |9       |8       |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |39     |23      |14      |11      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |112    |83      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       624   
    #2          2       179   
    #3          3        87   
    #4          4        8    
    #5        5-10       52   
    #6        11-50      19   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.39            

RUN-1002 : start command "export_db LED_light_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3579, tnet num: 979, tinst num: 380, tnode num: 4590, tedge num: 6030.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file LED_light_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		clk_150m
		config_inst_syn_10
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_PLL_150M/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in LED_light_phy.timing, timing summary in LED_light_phy.tsm.
RUN-1002 : start command "export_bid LED_light_inst.bid"
PRG-1000 : <!-- HMAC is: 83e78b82dd95a7703585fa7fb5b06d59a6ca26f9c5be9dbf9fb420451af65e97 -->
RUN-1002 : start command "bitgen -bit LED_light.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 380
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 981, pip num: 8513
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 10
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1041 valid insts, and 22670 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101001000110101101110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_light.bit.
RUN-1003 : finish command "bitgen -bit LED_light.bit" in  1.707779s wall, 9.781250s user + 0.062500s system = 9.843750s CPU (576.4%)

RUN-1004 : used memory is 468 MB, reserved memory is 436 MB, peak memory is 631 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240627_171958.log"
