# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../project_1.srcs/sources_1/new/axi_stream_insert_header.v" \
"../../../../project_1.srcs/sim_1/new/tb_axi_stream_insert_header.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
