<div id="pf2c4" class="pf w0 h0" data-page-no="2c4"><div class="pc pc2c4 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2c4.png"/><div class="t m0 x81 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 38-42.<span class="_ _1a"> </span>Master-transmitter addresses slave-receiver with a 10-bit</div><div class="t m0 x3 h9 y2346 ff1 fs2 fc0 sc0 ls0">address</div><div class="t m0 xb9 h1c2 y3e47 ff2 fs4 fc0 sc0 ls298">S<span class="fs3 ls0 ws0 v1b">Slave </span></div><div class="t m0 x2e h14a y3e48 ff2 fs3 fc0 sc0 ls0 ws0">address </div><div class="t m0 x81 h14a y3e49 ff2 fs3 fc0 sc0 ls0 ws0">first 7 bits</div><div class="t m0 x2e h14a y3e4a ff2 fs3 fc0 sc0 ls0 ws0">11110 + </div><div class="t m0 xc8 h14a y3e4b ff2 fs3 fc0 sc0 ls0 ws0">AD10 + </div><div class="t m0 xae h14a y3e4c ff2 fs3 fc0 sc0 ls0">AD9</div><div class="t m0 xbd h14a y3e4d ff2 fs3 fc0 sc0 ls0 ws4b7">R/W</div><div class="t m0 x8 h1c3 y3e48 ff2 fs3 fc0 sc0 ls299">0<span class="fs4 ls0 ws4b8 v2f">A1 </span><span class="ls0 ws0 va">Slave </span></div><div class="t m0 x49 h14a y3e48 ff2 fs3 fc0 sc0 ls0 ws0">address </div><div class="t m0 x25 h14a y3e49 ff2 fs3 fc0 sc0 ls0 ws0">second </div><div class="t m0 x27 h14a y3e4a ff2 fs3 fc0 sc0 ls0">byte</div><div class="t m0 x1b h14a y3e4b ff2 fs3 fc0 sc0 ls0">AD[8:1]</div><div class="t m0 xda h7 y3e47 ff2 fs4 fc0 sc0 ls0 ws4b9">A2<span class="_ _5c"> </span>Data<span class="_ _149"> </span>A<span class="_ _250"> </span>...<span class="_ _53"> </span>Data A/A<span class="_ _130"> </span>P</div><div class="t m0 x9 hf y3e4e ff3 fs5 fc0 sc0 ls0 ws0">After the master-transmitter has sent the first byte of the 10-bit address, the slave-receiver</div><div class="t m0 x9 hf y3e4f ff3 fs5 fc0 sc0 ls0 ws0">sees an I2C interrupt. User software must ensure that for this interrupt, the contents of the</div><div class="t m0 x9 hf y3e50 ff3 fs5 fc0 sc0 ls0 ws0">Data register are ignored and not treated as valid data.</div><div class="t m0 x9 h1b y3e51 ff1 fsc fc0 sc0 ls0 ws0">38.4.2.2<span class="_ _b"> </span>Master-receiver addresses a slave-transmitter</div><div class="t m0 x9 hf y3e52 ff3 fs5 fc0 sc0 ls0 ws0">The transfer direction is changed after the second R/W bit. Up to and including</div><div class="t m0 x9 hf y3e53 ff3 fs5 fc0 sc0 ls0 ws0">acknowledge bit A2, the procedure is the same as that described for a master-transmitter</div><div class="t m0 x9 hf y3e54 ff3 fs5 fc0 sc0 ls0 ws0">addressing a slave-receiver. After the repeated START condition (Sr), a matching slave</div><div class="t m0 x9 hf y3e55 ff3 fs5 fc0 sc0 ls0 ws0">remembers that it was addressed before. This slave then checks whether the first seven</div><div class="t m0 x9 hf y3e56 ff3 fs5 fc0 sc0 ls0 ws0">bits of the first byte of the slave address following Sr are the same as they were after the</div><div class="t m0 x9 hf y3e57 ff3 fs5 fc0 sc0 ls0 ws0">START condition (S), and it tests whether the eighth (R/W) bit is 1. If there is a match,</div><div class="t m0 x9 hf y3e58 ff3 fs5 fc0 sc0 ls0 ws0">the slave considers that it has been addressed as a transmitter and generates acknowledge</div><div class="t m0 x9 hf y3e59 ff3 fs5 fc0 sc0 ls0 ws0">A3. The slave-transmitter remains addressed until it receives a STOP condition (P) or a</div><div class="t m0 x9 hf y3e5a ff3 fs5 fc0 sc0 ls0 ws0">repeated START condition (Sr) followed by a different slave address.</div><div class="t m0 x9 hf y3e5b ff3 fs5 fc0 sc0 ls0 ws0">After a repeated START condition (Sr), all other slave devices also compare the first</div><div class="t m0 x9 hf y3e5c ff3 fs5 fc0 sc0 ls0 ws0">seven bits of the first byte of the slave address with their own addresses and test the</div><div class="t m0 x9 hf y3e5d ff3 fs5 fc0 sc0 ls0 ws0">eighth (R/<span class="v0">W) bit. However, none of them are addressed because R/W = 1 (for 10-bit</span></div><div class="t m0 x9 hf y3e5e ff3 fs5 fc0 sc0 ls0 ws0">devices), or the 11110XX slave address (for 7-bit devices) does not match.</div><div class="t m0 x81 h9 y3e5f ff1 fs2 fc0 sc0 ls0 ws0">Table 38-43.<span class="_ _1a"> </span>Master-receiver addresses a slave-transmitter with a 10-bit</div><div class="t m0 x3 h9 y3e60 ff1 fs2 fc0 sc0 ls0">address</div><div class="t m0 x4b h1c2 y3e61 ff2 fs4 fc0 sc0 ls29a">S<span class="fs3 ls0 ws0 v1b">Slave </span></div><div class="t m0 x12c h14a y3e62 ff2 fs3 fc0 sc0 ls0 ws0">address </div><div class="t m0 x39 h14a y3e63 ff2 fs3 fc0 sc0 ls0 ws0">first 7 </div><div class="t m0 x37 h14a y3e64 ff2 fs3 fc0 sc0 ls0">bits</div><div class="t m0 x12c h14a y3e65 ff2 fs3 fc0 sc0 ls0 ws0">11110 + </div><div class="t m0 x1 h14a y3e66 ff2 fs3 fc0 sc0 ls0 ws0">AD10 + </div><div class="t m0 x171 h14a y3e67 ff2 fs3 fc0 sc0 ls0">AD9</div><div class="t m0 xf0 h14a y3e68 ff2 fs3 fc0 sc0 ls0 ws4b7">R/W</div><div class="t m0 xed h1c3 y3e62 ff2 fs3 fc0 sc0 ls29b">0<span class="fs4 ls0 ws4ba v2f">A1 </span><span class="ls0 ws0 va">Slave </span></div><div class="t m0 x51 h14a y3e62 ff2 fs3 fc0 sc0 ls0 ws0">address </div><div class="t m0 xb6 h14a y3e63 ff2 fs3 fc0 sc0 ls0 ws0">second </div><div class="t m0 x40 h14a y3e64 ff2 fs3 fc0 sc0 ls0">byte</div><div class="t m0 xb4 h14a y3e65 ff2 fs3 fc0 sc0 ls0">AD[8:1]</div><div class="t m0 x25 h1c2 y3e61 ff2 fs4 fc0 sc0 ls0 ws4bb">A2 Sr<span class="_ _6"> </span><span class="fs3 ws0 v1b">Slave </span></div><div class="t m0 xb h14a y3e62 ff2 fs3 fc0 sc0 ls0 ws0">address </div><div class="t m0 x7f h14a y3e63 ff2 fs3 fc0 sc0 ls0 ws0">first 7 </div><div class="t m0 xda h14a y3e64 ff2 fs3 fc0 sc0 ls0">bits</div><div class="t m0 xb h14a y3e65 ff2 fs3 fc0 sc0 ls0 ws0">11110 + </div><div class="t m0 x7c h14a y3e66 ff2 fs3 fc0 sc0 ls0 ws0">AD10 + </div><div class="t m0 x10f h14a y3e67 ff2 fs3 fc0 sc0 ls0">AD9</div><div class="t m0 x13a h14a y3e68 ff2 fs3 fc0 sc0 ls0 ws4b7">R/W</div><div class="t m0 xa5 h1c4 y3e62 ff2 fs3 fc0 sc0 ls29c">1<span class="fs4 ls0 ws4bc v2f">A3<span class="_ _20f"> </span>Data A<span class="_ _4d"> </span>...<span class="_ _11f"> </span>Data A<span class="_ _2b"> </span>P</span></div><div class="t m0 x9 hf y2796 ff3 fs5 fc0 sc0 ls0 ws0">After the master-receiver has sent the first byte of the 10-bit address, the slave-transmitter</div><div class="t m0 x9 hf y2797 ff3 fs5 fc0 sc0 ls0 ws0">sees an I2C interrupt. User software must ensure that for this interrupt, the contents of the</div><div class="t m0 x9 hf y2798 ff3 fs5 fc0 sc0 ls0 ws0">Data register are ignored and not treated as valid data.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">708<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
