\hypertarget{struct_s_p_i___type_def}{}\section{S\+P\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_p_i___type_def}\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}{C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}{DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}{C\+R\+C\+PR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}{R\+X\+C\+R\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}{T\+X\+C\+R\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}{I2\+S\+C\+F\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}{I2\+S\+PR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Serial Peripheral Interface. 

\subsection{Member Data Documentation}
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}{}\label{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}
S\+PI control register 1 (not used in I2S mode), Address offset\+: 0x00 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}{}\label{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}
S\+PI control register 2, Address offset\+: 0x04 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R\+C\+PR@{C\+R\+C\+PR}}
\index{C\+R\+C\+PR@{C\+R\+C\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R\+C\+PR}{CRCPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+C\+R\+C\+PR}\hypertarget{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}{}\label{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}
S\+PI C\+RC polynomial register (not used in I2S mode), Address offset\+: 0x10 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}{}\label{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}
S\+PI data register, Address offset\+: 0x0C \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}}
\index{I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I2\+S\+C\+F\+GR}{I2SCFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+I2\+S\+C\+F\+GR}\hypertarget{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}{}\label{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}
S\+P\+I\+\_\+\+I2S configuration register, Address offset\+: 0x1C \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+PR@{I2\+S\+PR}}
\index{I2\+S\+PR@{I2\+S\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I2\+S\+PR}{I2SPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+I2\+S\+PR}\hypertarget{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}{}\label{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}
S\+P\+I\+\_\+\+I2S prescaler register, Address offset\+: 0x20 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}}
\index{R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+X\+C\+R\+CR}{RXCRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+X\+C\+R\+CR}\hypertarget{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}{}\label{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}
S\+PI RX C\+RC register (not used in I2S mode), Address offset\+: 0x14 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}{}\label{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}
S\+PI status register, Address offset\+: 0x08 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}}
\index{T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+X\+C\+R\+CR}{TXCRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+T\+X\+C\+R\+CR}\hypertarget{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}{}\label{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}
S\+PI TX C\+RC register (not used in I2S mode), Address offset\+: 0x18 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
