Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 112 ns : File "C:/Verilog/05_03/shift_reg/shift_reg.srcs/sim_1/new/shift_left_TB.v" Line 36
