.org 0
.org 20
inc r0   # r1 = 1
inc r2   # r2 = 1
add r0,r2 # r2=2
mov r2,r1 # r1 =2
add r1,r2 # r2 = 4
shli r2,2 # r2 = 16
shri r1,1 # r1 = 1
std r2,r1 # mem[1] = 16
ldd r1,r3 # r3 = 16
LDM r4,1  # r4 = 16
add r4,r2 # r2 = 32
shli r1,1 # r1 = 2
std r2,r1 # mem[2] = 32
LDM r5,2 # 
LDM r6,2

#r0 = 1
#r1 = 2
#r2 = 32
#r3 = 16
#r4 = 16
#r5 = 32
#r6 = 32
#r7 = 0
#1 = 16
#2 = 32