Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------



Warning: This process is used to display the running command log file that records some application command lines.
         If you haven't run any process yet, this file couldn't be generated. Please run some processes to create the running command log file.


Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
Entity <audio_clk> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <Behavioral>).
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
    Found 1-bit register for signal <audioclk_out>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0003>.
    Found 19-bit adder for signal <$n0007>.
    Found 19-bit subtractor for signal <$n0008> created at line 94.
    Found 24-bit comparator less for signal <$n0009> created at line 90.
    Found 19-bit register for signal <counter>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 19-bit adder                      : 1
 19-bit subtractor                 : 1
# Registers                        : 2
 1-bit register                    : 1
 19-bit register                   : 1
# Comparators                      : 1
 24-bit comparator less            : 1
# Multiplexers                     : 1
 1-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      47  out of   9280     0%  
 Number of Slice Flip Flops:            20  out of  18560     0%  
 Number of 4 input LUTs:                83  out of  18560     0%  
 Number of bonded IOBs:                  8  out of    556     1%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.771ns (Maximum Frequency: 128.690MHz)
   Minimum input arrival time before clock: 8.841ns
   Maximum output required time after clock: 3.997ns
   Maximum combinational path delay: No path found

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
    Found 1-bit register for signal <audioclk_out>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0003>.
    Found 23-bit adder for signal <$n0007>.
    Found 23-bit subtractor for signal <$n0008> created at line 94.
    Found 23-bit comparator less for signal <$n0011> created at line 90.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Registers                        : 2
 1-bit register                    : 1
 23-bit register                   : 1
# Comparators                      : 1
 23-bit comparator less            : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      48  out of   9280     0%  
 Number of Slice Flip Flops:            24  out of  18560     0%  
 Number of 4 input LUTs:                71  out of  18560     0%  
 Number of bonded IOBs:                  8  out of    556     1%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.964ns (Maximum Frequency: 125.558MHz)
   Minimum input arrival time before clock: 8.640ns
   Maximum output required time after clock: 3.997ns
   Maximum combinational path delay: No path found

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Architecture behavioral of Entity audio_clk is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
    Found 1-bit register for signal <audioclk_out>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0003>.
    Found 23-bit adder for signal <$n0007>.
    Found 23-bit subtractor for signal <$n0008> created at line 94.
    Found 23-bit comparator less for signal <$n0011> created at line 90.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Registers                        : 2
 1-bit register                    : 1
 23-bit register                   : 1
# Comparators                      : 1
 23-bit comparator less            : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      48  out of   9280     0%  
 Number of Slice Flip Flops:            24  out of  18560     0%  
 Number of 4 input LUTs:                71  out of  18560     0%  
 Number of bonded IOBs:                  8  out of    556     1%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.146ns (Maximum Frequency: 139.938MHz)
   Minimum input arrival time before clock: 7.797ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 104. Undefined symbol 'clk_counter'.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 113. parse error, unexpected IDENTIFIER, expecting PROCESS
--> 

Total memory usage is 66400 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 112. parse error, unexpected IDENTIFIER, expecting PROCESS
--> 

Total memory usage is 66400 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
    Found 12-bit register for signal <audio_counter_out>.
    Found 1-bit register for signal <audioclk_out>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0004>.
    Found 23-bit adder for signal <$n0010>.
    Found 23-bit subtractor for signal <$n0011> created at line 101.
    Found 23-bit comparator less for signal <$n0014> created at line 97.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 12-bit up counter for signal <temp_clk_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 3
 1-bit register                    : 1
 12-bit register                   : 1
 23-bit register                   : 1
# Comparators                      : 1
 23-bit comparator less            : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      61  out of   9280     0%  
 Number of Slice Flip Flops:            48  out of  18560     0%  
 Number of 4 input LUTs:                86  out of  18560     0%  
 Number of bonded IOBs:                 21  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.178ns (Maximum Frequency: 139.315MHz)
   Minimum input arrival time before clock: 7.829ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:1411 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 75. Parameter p of mode out can not be associated with a formal port of mode in.
--> 

Total memory usage is 66400 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" line 73: Generating a Black Box for component <MULT18X18>.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
    Found 12-bit register for signal <audio_counter_out>.
    Found 1-bit register for signal <audioclk_out>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0004>.
    Found 23-bit adder for signal <$n0010>.
    Found 23-bit subtractor for signal <$n0011> created at line 117.
    Found 23-bit comparator less for signal <$n0014> created at line 113.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 12-bit up counter for signal <temp_clk_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 3
 1-bit register                    : 1
 12-bit register                   : 1
 23-bit register                   : 1
# Comparators                      : 1
 23-bit comparator less            : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      61  out of   9280     0%  
 Number of Slice Flip Flops:            48  out of  18560     0%  
 Number of 4 input LUTs:                86  out of  18560     0%  
 Number of bonded IOBs:                 93  out of    556    16%  
 Number of MULT18X18s:                   1  out of     88     1%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.178ns (Maximum Frequency: 139.315MHz)
   Minimum input arrival time before clock: 7.829ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: 9.184ns

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" line 73: Generating a Black Box for component <MULT18X18>.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
    Found 12-bit register for signal <audio_counter_out>.
    Found 1-bit register for signal <audioclk_out>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0004>.
    Found 23-bit adder for signal <$n0010>.
    Found 23-bit subtractor for signal <$n0011> created at line 117.
    Found 23-bit comparator less for signal <$n0014> created at line 113.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 12-bit up counter for signal <temp_clk_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 3
 1-bit register                    : 1
 12-bit register                   : 1
 23-bit register                   : 1
# Comparators                      : 1
 23-bit comparator less            : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      61  out of   9280     0%  
 Number of Slice Flip Flops:            48  out of  18560     0%  
 Number of 4 input LUTs:                86  out of  18560     0%  
 Number of bonded IOBs:                 93  out of    556    16%  
 Number of MULT18X18s:                   1  out of     88     1%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.178ns (Maximum Frequency: 139.315MHz)
   Minimum input arrival time before clock: 7.829ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: 9.184ns

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:864 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 78. Actual, result of operator, associated with Formal Signal, Signal 'B', is not a Signal. (LRM 2.1.1)
ERROR:HDLParsers:3298 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" line 78. Expression is not a static name.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 45. parse error, unexpected INTEGER_LITERAL, expecting error or IDENTIFIER
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 61. parse error, unexpected INTEGER_LITERAL, expecting IDENTIFIER or STRING_LITERAL
ERROR:HDLParsers:3313 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 131. Undefined symbol 'counterbuffer'.  Should it be: 'counter buffer'?
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 131. counterbuffer: Undefined symbol (last report in this block)
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 45. parse error, unexpected INTEGER_LITERAL, expecting error or IDENTIFIER
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 61. parse error, unexpected INTEGER_LITERAL, expecting IDENTIFIER or STRING_LITERAL
ERROR:HDLParsers:3313 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 131. Undefined symbol 'counterbuffer'.  Should it be: 'counter buffer'?
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 131. counterbuffer: Undefined symbol (last report in this block)
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 61. parse error, unexpected INTEGER_LITERAL, expecting IDENTIFIER or STRING_LITERAL
ERROR:HDLParsers:3313 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 131. Undefined symbol 'counterbuffer'.  Should it be: 'counter buffer'?
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 131. counterbuffer: Undefined symbol (last report in this block)
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:3313 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 131. Undefined symbol 'counterbuffer'.  Should it be: 'counter buffer'?
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 131. counterbuffer: Undefined symbol (last report in this block)
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
WARNING:Xst:1306 - Output <audio_counter_out> is never assigned.
WARNING:Xst:646 - Signal <counter_buffer> is assigned but never used.
WARNING:Xst:646 - Signal <sample_per_line> is assigned but never used.
    Found 1-bit register for signal <audioclk_out>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0008>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0009>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0010>.
    Found 12-bit adder for signal <$n0014> created at line 110.
    Found 2-bit adder for signal <$n0015> created at line 120.
    Found 23-bit adder for signal <$n0016>.
    Found 23-bit subtractor for signal <$n0017> created at line 117.
    Found 23-bit comparator less for signal <$n0020> created at line 113.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 36-bit register for signal <counter_buffer>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 12-bit register for signal <temp_clk_counter>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Registers                        : 2
 1-bit register                    : 1
 23-bit register                   : 1
# Comparators                      : 1
 23-bit comparator less            : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      48  out of   9280     0%  
 Number of Slice Flip Flops:            24  out of  18560     0%  
 Number of 4 input LUTs:                71  out of  18560     0%  
 Number of bonded IOBs:                 21  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.146ns (Maximum Frequency: 139.938MHz)
   Minimum input arrival time before clock: 7.797ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Package <pack_even_parity_bit> compiled.
Package body <pack_even_parity_bit> compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:3402 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 146. Read symbol =, expecting <= or := 
ERROR:HDLParsers:3367 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 187. 12 is not included in the index range, 11 downto 0, of array counter_buffer.
ERROR:HDLParsers:3367 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 189. 12 is not included in the index range, 11 downto 0, of array counter_buffer.
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 192. Undefined symbol 'activedata_in'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 192. activedata_in: Undefined symbol (last report in this block)
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:800 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 189. Type of audiodata_out is incompatible with type of <=.
ERROR:HDLParsers:3367 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 190. 12 is not included in the index range, 11 downto 0, of array counter_buffer.
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 193. Undefined symbol 'activedata_in'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 193. activedata_in: Undefined symbol (last report in this block)
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3516 - Found error in file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd". 
WARNING:HDLParsers:3458 - Because of erroneous VHDL file(s), automatic determination of correct order of compilation of files in project file "audio_clk_vhdl.prj" may be inaccurate. Please put the files in the project file in correct order with keyword 'nosort' at end of the project file, or compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). 
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 162. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 164. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 164. Label state_description is ignored.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 170. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 173. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 176. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 179. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 182. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 185. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 189. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3367 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 193. 12 is not included in the index range, 11 downto 0, of array counter_buffer.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 196. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 199. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 202. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 210. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 213. parse error, unexpected CONCAT
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 218. parse error, unexpected CASE, expecting PROCESS
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 221. Undefined symbol 'line_o'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 221. line_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 224. parse error, unexpected CHARACTER_LITERAL
--> 

Total memory usage is 69472 kilobytes

Number of errors   :   19 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:3367 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 194. 12 is not included in the index range, 11 downto 0, of array counter_buffer.
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 198. Undefined symbol 'activedata_in'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 198. activedata_in: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 214. parse error, unexpected CONCAT
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 222. Undefined symbol 'line_o'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 222. line_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 225. parse error, unexpected CHARACTER_LITERAL
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    7 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 198. Undefined symbol 'activedata_in'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 198. activedata_in: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 214. parse error, unexpected CONCAT
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 222. Undefined symbol 'line_o'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 222. line_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 225. parse error, unexpected CHARACTER_LITERAL
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    6 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 215. parse error, unexpected CONCAT
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 223. Undefined symbol 'line_o'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 223. line_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 226. parse error, unexpected CHARACTER_LITERAL
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 216. parse error, unexpected CONCAT
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 225. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 226. Choice conv_std_logic_vector is not a locally static expression.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 227. parse error, unexpected CHARACTER_LITERAL
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 225. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 226. Choice conv_std_logic_vector is not a locally static expression.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 227. parse error, unexpected CHARACTER_LITERAL
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 225. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 226. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" line 32: Index value <4> is not in Range of array <val0>.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 225. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 226. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity audio_clk is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" line 32: Index value <4> is not in Range of array <val0>.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 225. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 226. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" line 167: The following signals are missing in the process sensitivity list:
   switch_point, activedata_in, sample_per_line.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
WARNING:Xst:647 - Input <line_o> is never used.
WARNING:Xst:1306 - Output <audio_counter_out> is never assigned.
WARNING:Xst:647 - Input <fvh_i<2:1>> is never used.
WARNING:Xst:653 - Signal <switch_point> is used but never assigned. Tied to value 0.
    Using one-hot encoding for signal <current_state>.
    Found 1-bit register for signal <audioclk_out>.
    Found 12-bit 3-to-1 multiplexer for signal <$n0004> created at line 189.
    Found 1-bit xor8 for signal <$n0006> created at line 32.
    Found 1-bit xor4 for signal <$n0009> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <$n0020>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0021>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0022>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0023>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0025>.
    Found 12-bit adder for signal <$n0029> created at line 149.
    Found 2-bit adder for signal <$n0030> created at line 161.
    Found 23-bit adder for signal <$n0031>.
    Found 2-bit adder for signal <$n0032> created at line 152.
    Found 23-bit subtractor for signal <$n0033> created at line 158.
    Found 23-bit comparator less for signal <$n0037> created at line 154.
    Found 2-bit comparator equal for signal <$n0038> created at line 208.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 36-bit register for signal <counter_buffer>.
    Found 12-bit register for signal <current_state>.
    Found 1-bit register for signal <eav_tick>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 2-bit register for signal <sample_per_line>.
    Found 2-bit register for signal <sample_pos>.
    Found 12-bit register for signal <temp_clk_counter>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  55 Multiplexer(s).
	inferred   2 Xor(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 5
 12-bit adder                      : 1
 2-bit adder                       : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Registers                        : 12
 1-bit register                    : 3
 12-bit register                   : 5
 2-bit register                    : 3
 23-bit register                   : 1
# Comparators                      : 2
 2-bit comparator equal            : 1
 23-bit comparator less            : 1
# Multiplexers                     : 8
 1-bit 4-to-1 multiplexer          : 2
 12-bit 3-to-1 multiplexer         : 1
 12-bit 4-to-1 multiplexer         : 1
 18-bit 4-to-1 multiplexer         : 1
 2-bit 4-to-1 multiplexer          : 2
 7-bit 4-to-1 multiplexer          : 1
# Xors                             : 2
 1-bit xor4                        : 1
 1-bit xor8                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     114  out of   9280     1%  
 Number of Slice Flip Flops:            92  out of  18560     0%  
 Number of 4 input LUTs:               187  out of  18560     1%  
 Number of bonded IOBs:                 54  out of    556     9%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 92    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.186ns (Maximum Frequency: 139.152MHz)
   Minimum input arrival time before clock: 7.837ns
   Maximum output required time after clock: 9.687ns
   Maximum combinational path delay: 6.441ns

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 216. Undefined symbol 'switch_point'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 216. switch_point: Undefined symbol (last report in this block)
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 225. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 226. Choice conv_std_logic_vector is not a locally static expression.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 121. parse error, unexpected SEMICOLON, expecting PROCESS
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 123. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 123. Label make_clk is ignored.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 133. parse error, unexpected ELSIF, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 142. parse error, unexpected ELSIF, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 166. parse error, unexpected IF, expecting PROCESS
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 228. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 229. Choice conv_std_logic_vector is not a locally static expression.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 228. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 229. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" line 170: The following signals are missing in the process sensitivity list:
   jump_point, activedata_in, sample_per_line.
INFO:Xst:1304 - Contents of register <eav_tick> in unit <audio_clk> never changes during circuit operation. The register is replaced by logic.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
WARNING:Xst:647 - Input <line_o> is never used.
WARNING:Xst:1306 - Output <audio_counter_out> is never assigned.
WARNING:Xst:647 - Input <fvh_i<2:1>> is never used.
WARNING:Xst:653 - Signal <jump_point> is used but never assigned. Tied to value 0.
    Using one-hot encoding for signal <current_state>.
    Found 1-bit register for signal <audioclk_out>.
    Found 12-bit 3-to-1 multiplexer for signal <$n0003> created at line 192.
    Found 1-bit xor8 for signal <$n0005> created at line 32.
    Found 1-bit xor4 for signal <$n0008> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <$n0019>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0020>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0021>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0023>.
    Found 12-bit adder for signal <$n0027> created at line 152.
    Found 2-bit adder for signal <$n0028> created at line 164.
    Found 23-bit adder for signal <$n0029>.
    Found 2-bit adder for signal <$n0030> created at line 155.
    Found 23-bit subtractor for signal <$n0031> created at line 161.
    Found 23-bit comparator less for signal <$n0035> created at line 157.
    Found 2-bit comparator equal for signal <$n0036> created at line 211.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 36-bit register for signal <counter_buffer>.
    Found 12-bit register for signal <current_state>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 2-bit register for signal <sample_per_line>.
    Found 2-bit register for signal <sample_pos>.
    Found 12-bit register for signal <temp_clk_counter>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  54 Multiplexer(s).
	inferred   2 Xor(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 5
 12-bit adder                      : 1
 2-bit adder                       : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Registers                        : 11
 1-bit register                    : 2
 12-bit register                   : 5
 2-bit register                    : 3
 23-bit register                   : 1
# Comparators                      : 2
 2-bit comparator equal            : 1
 23-bit comparator less            : 1
# Multiplexers                     : 7
 1-bit 4-to-1 multiplexer          : 1
 12-bit 3-to-1 multiplexer         : 1
 12-bit 4-to-1 multiplexer         : 1
 18-bit 4-to-1 multiplexer         : 1
 2-bit 4-to-1 multiplexer          : 2
 7-bit 4-to-1 multiplexer          : 1
# Xors                             : 2
 1-bit xor4                        : 1
 1-bit xor8                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <audio_clk> on signal <eav_tick>
Sources are: 
   Signal <_n0034> is assigned to logic
   Signal <eav_tick> in Unit <audio_clk> is assigned to GND
CPU : 4.61 / 5.11 s | Elapsed : 4.00 / 5.00 s
 
--> 

Total memory usage is 78688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 226. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 227. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" line 168: The following signals are missing in the process sensitivity list:
   jump_point, activedata_in, sample_per_line.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
WARNING:Xst:647 - Input <line_o> is never used.
WARNING:Xst:1306 - Output <audio_counter_out> is never assigned.
WARNING:Xst:647 - Input <fvh_i<2:1>> is never used.
WARNING:Xst:653 - Signal <jump_point> is used but never assigned. Tied to value 0.
    Using one-hot encoding for signal <current_state>.
    Found 1-bit register for signal <audioclk_out>.
    Found 12-bit 3-to-1 multiplexer for signal <$n0003> created at line 190.
    Found 1-bit xor8 for signal <$n0005> created at line 32.
    Found 1-bit xor4 for signal <$n0008> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <$n0019>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0020>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0021>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0023>.
    Found 12-bit adder for signal <$n0027> created at line 150.
    Found 2-bit adder for signal <$n0028> created at line 162.
    Found 23-bit adder for signal <$n0029>.
    Found 2-bit adder for signal <$n0030> created at line 153.
    Found 23-bit subtractor for signal <$n0031> created at line 159.
    Found 23-bit comparator less for signal <$n0035> created at line 155.
    Found 2-bit comparator equal for signal <$n0036> created at line 209.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 36-bit register for signal <counter_buffer>.
    Found 12-bit register for signal <current_state>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 2-bit register for signal <sample_per_line>.
    Found 2-bit register for signal <sample_pos>.
    Found 12-bit register for signal <temp_clk_counter>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  54 Multiplexer(s).
	inferred   2 Xor(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 5
 12-bit adder                      : 1
 2-bit adder                       : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Registers                        : 11
 1-bit register                    : 2
 12-bit register                   : 5
 2-bit register                    : 3
 23-bit register                   : 1
# Comparators                      : 2
 2-bit comparator equal            : 1
 23-bit comparator less            : 1
# Multiplexers                     : 7
 1-bit 4-to-1 multiplexer          : 1
 12-bit 3-to-1 multiplexer         : 1
 12-bit 4-to-1 multiplexer         : 1
 18-bit 4-to-1 multiplexer         : 1
 2-bit 4-to-1 multiplexer          : 2
 7-bit 4-to-1 multiplexer          : 1
# Xors                             : 2
 1-bit xor4                        : 1
 1-bit xor8                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     117  out of   9280     1%  
 Number of Slice Flip Flops:            91  out of  18560     0%  
 Number of 4 input LUTs:               191  out of  18560     1%  
 Number of bonded IOBs:                 54  out of    556     9%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.186ns (Maximum Frequency: 139.152MHz)
   Minimum input arrival time before clock: 7.837ns
   Maximum output required time after clock: 9.679ns
   Maximum combinational path delay: 6.441ns

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 112. Undefined symbol 'reset'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 112. reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 112. Undefined symbol 'sync_reset'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 112. sync_reset: Undefined symbol (last report in this block)
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 230. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 231. Choice conv_std_logic_vector is not a locally static expression.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 230. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 231. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" line 172: The following signals are missing in the process sensitivity list:
   jump_point, activedata_in, sample_per_line.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
WARNING:Xst:647 - Input <line_o> is never used.
WARNING:Xst:1306 - Output <audio_counter_out> is never assigned.
WARNING:Xst:647 - Input <fvh_i<2:1>> is never used.
WARNING:Xst:653 - Signal <jump_point> is used but never assigned. Tied to value 0.
    Using one-hot encoding for signal <current_state>.
    Found 1-bit register for signal <audioclk_out>.
    Found 12-bit 3-to-1 multiplexer for signal <$n0005> created at line 194.
    Found 1-bit xor8 for signal <$n0007> created at line 32.
    Found 1-bit xor4 for signal <$n0010> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <$n0021>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0022>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0023>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0025>.
    Found 12-bit adder for signal <$n0029> created at line 154.
    Found 2-bit adder for signal <$n0030> created at line 166.
    Found 23-bit adder for signal <$n0031>.
    Found 2-bit adder for signal <$n0032> created at line 157.
    Found 23-bit subtractor for signal <$n0033> created at line 163.
    Found 23-bit comparator less for signal <$n0036> created at line 159.
    Found 2-bit comparator equal for signal <$n0037> created at line 213.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 36-bit register for signal <counter_buffer>.
    Found 12-bit register for signal <current_state>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 2-bit register for signal <sample_per_line>.
    Found 2-bit register for signal <sample_pos>.
    Found 12-bit register for signal <temp_clk_counter>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  54 Multiplexer(s).
	inferred   2 Xor(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 5
 12-bit adder                      : 1
 2-bit adder                       : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
# Registers                        : 11
 1-bit register                    : 2
 12-bit register                   : 5
 2-bit register                    : 3
 23-bit register                   : 1
# Comparators                      : 2
 2-bit comparator equal            : 1
 23-bit comparator less            : 1
# Multiplexers                     : 7
 1-bit 4-to-1 multiplexer          : 1
 12-bit 3-to-1 multiplexer         : 1
 12-bit 4-to-1 multiplexer         : 1
 18-bit 4-to-1 multiplexer         : 1
 2-bit 4-to-1 multiplexer          : 2
 7-bit 4-to-1 multiplexer          : 1
# Xors                             : 2
 1-bit xor4                        : 1
 1-bit xor8                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <audio_clk> ...
WARNING:Xst:1291 - FF/Latch <current_state_11> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <current_state_11> is unconnected in block <audio_clk>.
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     111  out of   9280     1%  
 Number of Slice Flip Flops:            89  out of  18560     0%  
 Number of 4 input LUTs:               182  out of  18560     0%  
 Number of bonded IOBs:                 54  out of    556     9%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.186ns (Maximum Frequency: 139.152MHz)
   Minimum input arrival time before clock: 7.837ns
   Maximum output required time after clock: 9.679ns
   Maximum combinational path delay: 6.441ns

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 412. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 420. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 434. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 438. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 442. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 446. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 452. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 463. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 474. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 503. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 508. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 513. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 518. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 523. Association list contains more actual names than formal names of even_parity_bits.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 528. Association list contains more actual names than formal names of even_parity_bits.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
ERROR:HDLParsers:848 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 585. Association list contains more actual names than formal names of even_parity_bits.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :   16 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/PACK_EVEN_PARITY_BIT is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_EVEN_PARITY_BIT is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/even_parity_bit.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Package <pack_even_parity_bit> compiled.
Package body <pack_even_parity_bit> compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" line 33: Index value <8> is not in Range of array <val0>.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity audio_clk is up to date.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity audio_clk is up to date.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity audio_clk is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" line 33: Index value <8> is not in Range of array <val0>.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" line 33: Index value <9> is not in Range of array <val0>.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" line 33: Index value <8> is not in Range of array <val5>.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" line 33: Index value <8> is not in Range of array <val4>.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" line 33: Index value <8> is not in Range of array <val5>.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
Entity <audio_clk> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Entity <audio_clk> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" line 33: Index value <8> is not in Range of array <val0>.
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Package <pack_even_parity_bit> compiled.
Package body <pack_even_parity_bit> compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity audio_clk is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" line 335: The following signals are missing in the process sensitivity list:
   audio_data, sync_z, control_b1, parity_b1, ecc0, ecc1, ecc2, ecc3, ecc4, ecc5.
INFO:Xst:1304 - Contents of register <output_counter_buffer<2>> in unit <audio_clk> never changes during circuit operation. The register is replaced by logic.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
WARNING:Xst:646 - Signal <fvh_i<2:1>> is assigned but never used.
WARNING:Xst:646 - Signal <audio_data> is assigned but never used.
WARNING:Xst:653 - Signal <jump_point> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <switch_point> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <control_point> is used but never assigned. Tied to value 0.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_8>.
WARNING:Xst:737 - Found 13-bit latch for signal <next_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_9>.
    Found 10-bit register for signal <audiochroma_out>.
    Found 10-bit register for signal <audioluma_out>.
    Found 1-bit register for signal <audioclk_out>.
    Found 13-bit 3-to-1 multiplexer for signal <$n0020> created at line 411.
    Found 1-bit xor8 for signal <$n0022> created at line 35.
    Found 1-bit xor5 for signal <$n0025> created at line 35.
    Found 10-bit 4-to-1 multiplexer for signal <$n0035> created at line 435.
    Found 1-bit xor8 for signal <$n0055> created at line 35.
    Found 1-bit xor8 for signal <$n0116> created at line 35.
    Found 1-bit xor8 for signal <$n0119> created at line 35.
    Found 1-bit xor8 for signal <$n0122> created at line 35.
    Found 1-bit xor8 for signal <$n0125> created at line 35.
    Found 1-bit xor8 for signal <$n0128> created at line 35.
    Found 1-bit xor8 for signal <$n0131> created at line 35.
    Found 8-bit 4-to-1 multiplexer for signal <$n0213>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0214>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0216>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0217>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0218>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0219>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0220>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0226>.
    Found 10-bit 4-to-1 multiplexer for signal <$n0227>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0229>.
    Found 13-bit 4-to-1 multiplexer for signal <$n0240>.
    Found 8-bit adder for signal <$n0242> created at line 538.
    Found 6-bit adder for signal <$n0244> created at line 347.
    Found 9-bit adder for signal <$n0247>.
    Found 3-bit adder for signal <$n0248> created at line 550.
    Found 9-bit adder for signal <$n0249>.
    Found 12-bit adder for signal <$n0250> created at line 156.
    Found 12-bit adder for signal <$n0251> created at line 283.
    Found 2-bit adder for signal <$n0252> created at line 293.
    Found 23-bit adder for signal <$n0253>.
    Found 2-bit adder for signal <$n0254> created at line 546.
    Found 3-bit adder for signal <$n0255> created at line 489.
    Found 23-bit subtractor for signal <$n0256> created at line 291.
    Found 8-bit xor2 for signal <$n0275> created at line 318.
    Found 8-bit xor2 for signal <$n0276> created at line 316.
    Found 8-bit xor2 for signal <$n0277> created at line 315.
    Found 8-bit xor2 for signal <$n0278> created at line 314.
    Found 23-bit comparator less for signal <$n0281> created at line 287.
    Found 13-bit 4-to-1 multiplexer for signal <$n0284>.
    Found 2-bit comparator equal for signal <$n0288> created at line 538.
    Found 6-bit comparator less for signal <$n0308> created at line 349.
    Found 8-bit register for signal <aes_count>.
    Found 3-bit register for signal <audio_chan>.
    Found 3-bit register for signal <audio_group>.
    Found 8-bit xor2 for signal <cksm>.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 39-bit register for signal <counter_buffer>.
    Found 9-bit register for signal <cs_chroma>.
    Found 9-bit register for signal <cs_luma>.
    Found 13-bit register for signal <current_state>.
    Found 8-bit register for signal <ecc0>.
    Found 8-bit register for signal <ecc1>.
    Found 8-bit register for signal <ecc2>.
    Found 8-bit register for signal <ecc3>.
    Found 8-bit register for signal <ecc4>.
    Found 8-bit register for signal <ecc5>.
    Found 1-bit register for signal <enable_in>.
    Found 3-bit register for signal <fvh_i>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 11-bit up counter for signal <line_o>.
    Found 26-bit register for signal <output_counter_buffer<0:1>>.
    Found 1-bit register for signal <sample_per_line<1>>.
    Found 2-bit register for signal <sample_pos>.
    Found 6-bit register for signal <state_count>.
    Found 12-bit register for signal <temp_clk_counter>.
    Found 12-bit register for signal <video_count>.
    Summary:
	inferred   1 Counter(s).
	inferred 223 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred 153 Multiplexer(s).
	inferred   9 Xor(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 12
 12-bit adder                      : 2
 2-bit adder                       : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
 3-bit adder                       : 2
 6-bit adder                       : 1
 8-bit adder                       : 1
 9-bit adder                       : 2
# Registers                        : 30
 1-bit register                    : 4
 10-bit register                   : 2
 12-bit register                   : 2
 13-bit register                   : 6
 2-bit register                    : 2
 23-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 8-bit register                    : 7
 9-bit register                    : 2
# Latches                          : 11
 1-bit latch                       : 10
 13-bit latch                      : 1
# Comparators                      : 3
 2-bit comparator equal            : 1
 23-bit comparator less            : 1
 6-bit comparator less             : 1
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 1
 10-bit 4-to-1 multiplexer         : 2
 12-bit 4-to-1 multiplexer         : 1
 13-bit 3-to-1 multiplexer         : 1
 13-bit 4-to-1 multiplexer         : 2
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 7
# Xors                             : 14
 1-bit xor5                        : 1
 1-bit xor8                        : 8
 8-bit xor2                        : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <fvh_i_2> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <fvh_i_1> is unconnected in block <audio_clk>.
WARNING:Xst:1710 - FF/Latch  <audioluma_out_9> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_0> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_1> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_2> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_3> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_4> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_5> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_7> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_8> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_8> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_0> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_1> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_2> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_3> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_4> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_5> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_6> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_7> is unconnected in block <audio_clk>.

Optimizing unit <audio_clk> ...
WARNING:Xst:1710 - FF/Latch  <output_counter_buffer_1_12> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <counter_buffer_1_12> (without init value) has a constant value of 0 in block <audio_clk>.
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     326  out of   9280     3%  
 Number of Slice Flip Flops:           243  out of  18560     1%  
 Number of 4 input LUTs:               570  out of  18560     3%  
 Number of bonded IOBs:                 27  out of    556     4%  
 Number of GCLKs:                        2  out of     16    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 220   |
_n04591(_n04592:O)                 | BUFG(*)(next_state_1)  | 23    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.210ns (Maximum Frequency: 138.701MHz)
   Minimum input arrival time before clock: 7.860ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\audio_test/_ngo -nt timestamp -i -p
xc2vp20-ff896-6 audio_clk.ngc audio_clk.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/audio_clk.ngc'
...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "audio_clk.ngd" ...

Writing NGDBUILD log file "audio_clk.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-6".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Total Number Slice Registers:       231 out of  18,560    1%
    Number used as Flip Flops:                   208
    Number used as Latches:                       23
  Number of 4 input LUTs:             551 out of  18,560    2%
Logic Distribution:
  Number of occupied Slices:          317 out of   9,280    3%
  Number of Slices containing only related logic:     317 out of     317  100%
  Number of Slices containing unrelated logic:          0 out of     317    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            593 out of  18,560    3%
  Number used as logic:               551
  Number used as a route-thru:         42

  Number of bonded IOBs:               27 out of     556    4%
    IOB Flip Flops:                    12
  Number of PPC405s:                   0 out of       2    0%
  Number of GCLKs:                      2 out of      16   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  5,769
Additional JTAG gate count for IOBs:  1,296
Peak Memory Usage:  143 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "audio_clk_map.mrp" for details.




Started process "Place & Route".




Constraints file: audio_clk.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "audio_clk" is an NCD, version 3.1, device xc2vp20, package ff896, speed -6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  2 out of 16     12%
   Number of External IOBs            27 out of 556     4%
      Number of LOCed IOBs             0 out of 27      0%

   Number of SLICEs                  317 out of 9280    3%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98a0f0) REAL time: 5 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.8
.......................
Phase 7.8 (Checksum:a9780a) REAL time: 6 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 6 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 7 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 7 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 7 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 7 secs 

Writing design to file audio_clk.ncd


Total REAL time to Placer completion: 7 secs 
Total CPU time to Placer completion: 5 secs 

Starting Router

Phase 1: 2510 unrouted;       REAL time: 8 secs 

Phase 2: 2329 unrouted;       REAL time: 9 secs 

Phase 3: 643 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 


Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 7 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|   videoclk_in_BUFGP |     BUFGMUX5P| No   |  146 |  0.257     |  1.410      |
+---------------------+--------------+------+------+------------+-------------+
|              _n0459 |     BUFGMUX1P| No   |   19 |  0.163     |  1.373      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 14 secs 

Peak Memory Usage:  130 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file audio_clk.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "audio_clk" is an NCD, version 3.1, device xc2vp20, package ff896, speed -6

Analysis completed Mon Mar 20 12:55:26 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 6 secs 


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Post-Synthesis Simulation Model Report".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx UNISIM
   simulation primitives and has to be used with UNISIM library for correct
   compilation and simulation. 


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity audio_clk is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd" line 335: The following signals are missing in the process sensitivity list:
   audio_data, sync_z, control_b1, parity_b1, ecc0, ecc1, ecc2, ecc3, ecc4, ecc5.
INFO:Xst:1304 - Contents of register <output_counter_buffer<2>> in unit <audio_clk> never changes during circuit operation. The register is replaced by logic.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd".
WARNING:Xst:646 - Signal <fvh_i<2:1>> is assigned but never used.
WARNING:Xst:646 - Signal <audio_data> is assigned but never used.
WARNING:Xst:653 - Signal <jump_point> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <switch_point> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <control_point> is used but never assigned. Tied to value 0.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_8>.
WARNING:Xst:737 - Found 13-bit latch for signal <next_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_9>.
    Found 10-bit register for signal <audiochroma_out>.
    Found 10-bit register for signal <audioluma_out>.
    Found 1-bit register for signal <audioclk_out>.
    Found 13-bit 3-to-1 multiplexer for signal <$n0020> created at line 411.
    Found 1-bit xor8 for signal <$n0022> created at line 35.
    Found 1-bit xor5 for signal <$n0025> created at line 35.
    Found 10-bit 4-to-1 multiplexer for signal <$n0035> created at line 435.
    Found 1-bit xor8 for signal <$n0055> created at line 35.
    Found 1-bit xor8 for signal <$n0116> created at line 35.
    Found 1-bit xor8 for signal <$n0119> created at line 35.
    Found 1-bit xor8 for signal <$n0122> created at line 35.
    Found 1-bit xor8 for signal <$n0125> created at line 35.
    Found 1-bit xor8 for signal <$n0128> created at line 35.
    Found 1-bit xor8 for signal <$n0131> created at line 35.
    Found 8-bit 4-to-1 multiplexer for signal <$n0213>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0214>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0216>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0217>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0218>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0219>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0220>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0226>.
    Found 10-bit 4-to-1 multiplexer for signal <$n0227>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0229>.
    Found 13-bit 4-to-1 multiplexer for signal <$n0240>.
    Found 8-bit adder for signal <$n0242> created at line 538.
    Found 6-bit adder for signal <$n0244> created at line 347.
    Found 9-bit adder for signal <$n0247>.
    Found 3-bit adder for signal <$n0248> created at line 550.
    Found 9-bit adder for signal <$n0249>.
    Found 12-bit adder for signal <$n0250> created at line 156.
    Found 12-bit adder for signal <$n0251> created at line 283.
    Found 2-bit adder for signal <$n0252> created at line 293.
    Found 23-bit adder for signal <$n0253>.
    Found 2-bit adder for signal <$n0254> created at line 546.
    Found 3-bit adder for signal <$n0255> created at line 489.
    Found 23-bit subtractor for signal <$n0256> created at line 291.
    Found 8-bit xor2 for signal <$n0275> created at line 318.
    Found 8-bit xor2 for signal <$n0276> created at line 316.
    Found 8-bit xor2 for signal <$n0277> created at line 315.
    Found 8-bit xor2 for signal <$n0278> created at line 314.
    Found 23-bit comparator less for signal <$n0281> created at line 287.
    Found 13-bit 4-to-1 multiplexer for signal <$n0284>.
    Found 2-bit comparator equal for signal <$n0288> created at line 538.
    Found 6-bit comparator less for signal <$n0308> created at line 349.
    Found 8-bit register for signal <aes_count>.
    Found 3-bit register for signal <audio_chan>.
    Found 3-bit register for signal <audio_group>.
    Found 8-bit xor2 for signal <cksm>.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 39-bit register for signal <counter_buffer>.
    Found 9-bit register for signal <cs_chroma>.
    Found 9-bit register for signal <cs_luma>.
    Found 13-bit register for signal <current_state>.
    Found 8-bit register for signal <ecc0>.
    Found 8-bit register for signal <ecc1>.
    Found 8-bit register for signal <ecc2>.
    Found 8-bit register for signal <ecc3>.
    Found 8-bit register for signal <ecc4>.
    Found 8-bit register for signal <ecc5>.
    Found 1-bit register for signal <enable_in>.
    Found 3-bit register for signal <fvh_i>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 11-bit up counter for signal <line_o>.
    Found 26-bit register for signal <output_counter_buffer<0:1>>.
    Found 1-bit register for signal <sample_per_line<1>>.
    Found 2-bit register for signal <sample_pos>.
    Found 6-bit register for signal <state_count>.
    Found 12-bit register for signal <temp_clk_counter>.
    Found 12-bit register for signal <video_count>.
    Summary:
	inferred   1 Counter(s).
	inferred 223 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred 153 Multiplexer(s).
	inferred   9 Xor(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 12
 12-bit adder                      : 2
 2-bit adder                       : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
 3-bit adder                       : 2
 6-bit adder                       : 1
 8-bit adder                       : 1
 9-bit adder                       : 2
# Registers                        : 30
 1-bit register                    : 4
 10-bit register                   : 2
 12-bit register                   : 2
 13-bit register                   : 6
 2-bit register                    : 2
 23-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 8-bit register                    : 7
 9-bit register                    : 2
# Latches                          : 11
 1-bit latch                       : 10
 13-bit latch                      : 1
# Comparators                      : 3
 2-bit comparator equal            : 1
 23-bit comparator less            : 1
 6-bit comparator less             : 1
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 1
 10-bit 4-to-1 multiplexer         : 2
 12-bit 4-to-1 multiplexer         : 1
 13-bit 3-to-1 multiplexer         : 1
 13-bit 4-to-1 multiplexer         : 2
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 7
# Xors                             : 14
 1-bit xor5                        : 1
 1-bit xor8                        : 8
 8-bit xor2                        : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <fvh_i_2> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <fvh_i_1> is unconnected in block <audio_clk>.
WARNING:Xst:1710 - FF/Latch  <audioluma_out_9> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_0> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_1> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_2> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_3> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_4> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_5> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_7> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_8> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_8> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_0> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_1> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_2> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_3> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_4> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_5> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_6> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_7> is unconnected in block <audio_clk>.

Optimizing unit <audio_clk> ...
WARNING:Xst:1710 - FF/Latch  <output_counter_buffer_1_12> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <counter_buffer_1_12> (without init value) has a constant value of 0 in block <audio_clk>.
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     326  out of   9280     3%  
 Number of Slice Flip Flops:           243  out of  18560     1%  
 Number of 4 input LUTs:               570  out of  18560     3%  
 Number of bonded IOBs:                 27  out of    556     4%  
 Number of GCLKs:                        2  out of     16    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 220   |
_n04591(_n04592:O)                 | BUFG(*)(next_state_11) | 23    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.210ns (Maximum Frequency: 138.701MHz)
   Minimum input arrival time before clock: 7.860ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Post-Synthesis Simulation Model Report".

WARNING:NetListWriters:306 - Signal bus _n0246( 22 downto 2 ) on block audio_clk
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _n0271( 12 downto 0 ) on block audio_clk
   is not reconstructed, because there are some missing bus signals.
INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx UNISIM
   simulation primitives and has to be used with UNISIM library for correct
   compilation and simulation. 


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/AUDIO_CLK is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd
WARNING:HDLParsers:3215 - Unit work/AUDIO_CLK/BEHAVIORAL is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_EVEN_PARITY_BIT is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/pack_even_parity_bit.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_EVEN_PARITY_BIT is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/pack_even_parity_bit.vhd
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity audio_clk is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" line 335: The following signals are missing in the process sensitivity list:
   audio_data, sync_z, control_b1, parity_b1, ecc0, ecc1, ecc2, ecc3, ecc4, ecc5.
INFO:Xst:1304 - Contents of register <output_counter_buffer<2>> in unit <audio_clk> never changes during circuit operation. The register is replaced by logic.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd".
WARNING:Xst:646 - Signal <fvh_i<2:1>> is assigned but never used.
WARNING:Xst:646 - Signal <audio_data> is assigned but never used.
WARNING:Xst:653 - Signal <jump_point> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <switch_point> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <control_point> is used but never assigned. Tied to value 0.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_8>.
WARNING:Xst:737 - Found 13-bit latch for signal <next_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_9>.
    Found 10-bit register for signal <audiochroma_out>.
    Found 10-bit register for signal <audioluma_out>.
    Found 1-bit register for signal <audioclk_out>.
    Found 13-bit 3-to-1 multiplexer for signal <$n0020> created at line 411.
    Found 1-bit xor8 for signal <$n0022> created at line 35.
    Found 1-bit xor5 for signal <$n0025> created at line 35.
    Found 10-bit 4-to-1 multiplexer for signal <$n0035> created at line 435.
    Found 1-bit xor8 for signal <$n0055> created at line 35.
    Found 1-bit xor8 for signal <$n0116> created at line 35.
    Found 1-bit xor8 for signal <$n0119> created at line 35.
    Found 1-bit xor8 for signal <$n0122> created at line 35.
    Found 1-bit xor8 for signal <$n0125> created at line 35.
    Found 1-bit xor8 for signal <$n0128> created at line 35.
    Found 1-bit xor8 for signal <$n0131> created at line 35.
    Found 8-bit 4-to-1 multiplexer for signal <$n0213>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0214>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0216>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0217>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0218>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0219>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0220>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0226>.
    Found 10-bit 4-to-1 multiplexer for signal <$n0227>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0229>.
    Found 13-bit 4-to-1 multiplexer for signal <$n0240>.
    Found 8-bit adder for signal <$n0242> created at line 538.
    Found 6-bit adder for signal <$n0244> created at line 347.
    Found 9-bit adder for signal <$n0247>.
    Found 3-bit adder for signal <$n0248> created at line 550.
    Found 9-bit adder for signal <$n0249>.
    Found 12-bit adder for signal <$n0250> created at line 156.
    Found 12-bit adder for signal <$n0251> created at line 283.
    Found 2-bit adder for signal <$n0252> created at line 293.
    Found 23-bit adder for signal <$n0253>.
    Found 2-bit adder for signal <$n0254> created at line 546.
    Found 3-bit adder for signal <$n0255> created at line 489.
    Found 23-bit subtractor for signal <$n0256> created at line 291.
    Found 8-bit xor2 for signal <$n0275> created at line 318.
    Found 8-bit xor2 for signal <$n0276> created at line 316.
    Found 8-bit xor2 for signal <$n0277> created at line 315.
    Found 8-bit xor2 for signal <$n0278> created at line 314.
    Found 23-bit comparator less for signal <$n0281> created at line 287.
    Found 13-bit 4-to-1 multiplexer for signal <$n0284>.
    Found 2-bit comparator equal for signal <$n0288> created at line 538.
    Found 6-bit comparator less for signal <$n0308> created at line 349.
    Found 8-bit register for signal <aes_count>.
    Found 3-bit register for signal <audio_chan>.
    Found 3-bit register for signal <audio_group>.
    Found 8-bit xor2 for signal <cksm>.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 39-bit register for signal <counter_buffer>.
    Found 9-bit register for signal <cs_chroma>.
    Found 9-bit register for signal <cs_luma>.
    Found 13-bit register for signal <current_state>.
    Found 8-bit register for signal <ecc0>.
    Found 8-bit register for signal <ecc1>.
    Found 8-bit register for signal <ecc2>.
    Found 8-bit register for signal <ecc3>.
    Found 8-bit register for signal <ecc4>.
    Found 8-bit register for signal <ecc5>.
    Found 1-bit register for signal <enable_in>.
    Found 3-bit register for signal <fvh_i>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 11-bit up counter for signal <line_o>.
    Found 26-bit register for signal <output_counter_buffer<0:1>>.
    Found 1-bit register for signal <sample_per_line<1>>.
    Found 2-bit register for signal <sample_pos>.
    Found 6-bit register for signal <state_count>.
    Found 12-bit register for signal <temp_clk_counter>.
    Found 12-bit register for signal <video_count>.
    Summary:
	inferred   1 Counter(s).
	inferred 223 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred 153 Multiplexer(s).
	inferred   9 Xor(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 12
 12-bit adder                      : 2
 2-bit adder                       : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
 3-bit adder                       : 2
 6-bit adder                       : 1
 8-bit adder                       : 1
 9-bit adder                       : 2
# Registers                        : 30
 1-bit register                    : 4
 10-bit register                   : 2
 12-bit register                   : 2
 13-bit register                   : 6
 2-bit register                    : 2
 23-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 8-bit register                    : 7
 9-bit register                    : 2
# Latches                          : 11
 1-bit latch                       : 10
 13-bit latch                      : 1
# Comparators                      : 3
 2-bit comparator equal            : 1
 23-bit comparator less            : 1
 6-bit comparator less             : 1
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 1
 10-bit 4-to-1 multiplexer         : 2
 12-bit 4-to-1 multiplexer         : 1
 13-bit 3-to-1 multiplexer         : 1
 13-bit 4-to-1 multiplexer         : 2
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 7
# Xors                             : 14
 1-bit xor5                        : 1
 1-bit xor8                        : 8
 8-bit xor2                        : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <fvh_i_2> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <fvh_i_1> is unconnected in block <audio_clk>.
WARNING:Xst:1710 - FF/Latch  <audioluma_out_9> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_0> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_1> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_2> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_3> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_4> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_5> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_7> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_8> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_8> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_0> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_1> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_2> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_3> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_4> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_5> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_6> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_7> is unconnected in block <audio_clk>.

Optimizing unit <audio_clk> ...
WARNING:Xst:1710 - FF/Latch  <output_counter_buffer_1_12> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <counter_buffer_1_12> (without init value) has a constant value of 0 in block <audio_clk>.
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     326  out of   9280     3%  
 Number of Slice Flip Flops:           243  out of  18560     1%  
 Number of 4 input LUTs:               570  out of  18560     3%  
 Number of bonded IOBs:                 27  out of    556     4%  
 Number of GCLKs:                        2  out of     16    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 220   |
_n04591(_n04592:O)                 | BUFG(*)(audio_chroma_1)| 23    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.210ns (Maximum Frequency: 138.701MHz)
   Minimum input arrival time before clock: 7.860ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

=========================================================================

