{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699320227954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699320227955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 19:23:47 2023 " "Processing started: Mon Nov  6 19:23:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699320227955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1699320227955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1699320227955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1699320228178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1699320228178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart8transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart8transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart8Transmitter " "Found entity 1: Uart8Transmitter" {  } { { "Uart8Transmitter.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/Uart8Transmitter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320234185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699320234185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRateGenerator " "Found entity 1: BaudRateGenerator" {  } { { "BaudRateGenerator.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/BaudRateGenerator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320234187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699320234187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320234188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699320234188 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator BaudRateGenerator.v(13) " "Verilog HDL Parameter Declaration warning at BaudRateGenerator.v(13): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "BaudRateGenerator.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/BaudRateGenerator.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1699320234190 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator BaudRateGenerator.v(14) " "Verilog HDL Parameter Declaration warning at BaudRateGenerator.v(14): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "BaudRateGenerator.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/BaudRateGenerator.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1699320234190 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator BaudRateGenerator.v(15) " "Verilog HDL Parameter Declaration warning at BaudRateGenerator.v(15): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "BaudRateGenerator.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/BaudRateGenerator.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1699320234190 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator BaudRateGenerator.v(16) " "Verilog HDL Parameter Declaration warning at BaudRateGenerator.v(16): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "BaudRateGenerator.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/BaudRateGenerator.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1699320234190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1699320234231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRateGenerator BaudRateGenerator:baudgen_u0 " "Elaborating entity \"BaudRateGenerator\" for hierarchy \"BaudRateGenerator:baudgen_u0\"" {  } { { "UART.v" "baudgen_u0" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/UART.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320234257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart8Transmitter Uart8Transmitter:uarttransmit_u0 " "Elaborating entity \"Uart8Transmitter\" for hierarchy \"Uart8Transmitter:uarttransmit_u0\"" {  } { { "UART.v" "uarttransmit_u0" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/UART.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320234266 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Uart8Transmitter.v(27) " "Verilog HDL Case Statement information at Uart8Transmitter.v(27): all case item expressions in this case statement are onehot" {  } { { "Uart8Transmitter.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/UART/Uart8Transmitter.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1699320234266 "|UART|Uart8Transmitter:uarttransmit_u0"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699320234345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 19:23:54 2023 " "Processing ended: Mon Nov  6 19:23:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699320234345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699320234345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699320234345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1699320234345 ""}
