{
  "Top": "IDST7",
  "RtlTop": "IDST7",
  "RtlPrefix": "",
  "RtlSubPrefix": "IDST7_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_int<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "block_size": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "block_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sIn": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "sIn",
          "usage": "data",
          "direction": "in"
        }]
    },
    "size": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "shift": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "shift",
          "usage": "data",
          "direction": "in"
        }]
    },
    "oMin": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "oMin",
          "usage": "data",
          "direction": "in"
        }]
    },
    "oMax": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "oMax",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_export -format=xo",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "IDST7"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "145 ~ 50317",
    "Latency": "144"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "IDST7",
    "Version": "1.0",
    "DisplayName": "Idst7",
    "Revision": "2114383984",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_IDST7_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/IDST7.cpp",
      "..\/..\/src\/transform_coeffs.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/IDST7_control_s_axi.vhd",
      "impl\/vhdl\/IDST7_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/IDST7_gmem0_m_axi.vhd",
      "impl\/vhdl\/IDST7_gmem1_m_axi.vhd",
      "impl\/vhdl\/IDST7_IDST7B8.vhd",
      "impl\/vhdl\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1.vhd",
      "impl\/vhdl\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IDST7_mul_7ns_32s_32_1_1.vhd",
      "impl\/vhdl\/IDST7_mul_8s_32s_32_1_1.vhd",
      "impl\/vhdl\/IDST7.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/IDST7_control_s_axi.v",
      "impl\/verilog\/IDST7_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/IDST7_gmem0_m_axi.v",
      "impl\/verilog\/IDST7_gmem1_m_axi.v",
      "impl\/verilog\/IDST7_IDST7B8.v",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1.v",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R.dat",
      "impl\/verilog\/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R.v",
      "impl\/verilog\/IDST7_mul_7ns_32s_32_1_1.v",
      "impl\/verilog\/IDST7_mul_8s_32s_32_1_1.v",
      "impl\/verilog\/IDST7.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/IDST7_v1_0\/data\/IDST7.mdd",
      "impl\/misc\/drivers\/IDST7_v1_0\/data\/IDST7.tcl",
      "impl\/misc\/drivers\/IDST7_v1_0\/data\/IDST7.yaml",
      "impl\/misc\/drivers\/IDST7_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/IDST7_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/IDST7_v1_0\/src\/xidst7.c",
      "impl\/misc\/drivers\/IDST7_v1_0\/src\/xidst7.h",
      "impl\/misc\/drivers\/IDST7_v1_0\/src\/xidst7_hw.h",
      "impl\/misc\/drivers\/IDST7_v1_0\/src\/xidst7_linux.c",
      "impl\/misc\/drivers\/IDST7_v1_0\/src\/xidst7_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/IDST7.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/IDST7.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem1",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_r_1",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 31 to 0 of in_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_r_2",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 63 to 32 of in_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "block_size",
          "access": "W",
          "description": "Data signal of block_size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "block_size",
              "access": "W",
              "description": "Bit 31 to 0 of block_size"
            }]
        },
        {
          "offset": "0x30",
          "name": "sIn",
          "access": "W",
          "description": "Data signal of sIn",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sIn",
              "access": "W",
              "description": "Bit 31 to 0 of sIn"
            }]
        },
        {
          "offset": "0x38",
          "name": "size",
          "access": "W",
          "description": "Data signal of size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size",
              "access": "W",
              "description": "Bit 31 to 0 of size"
            }]
        },
        {
          "offset": "0x40",
          "name": "shift",
          "access": "W",
          "description": "Data signal of shift",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "shift",
              "access": "W",
              "description": "Bit 31 to 0 of shift"
            }]
        },
        {
          "offset": "0x48",
          "name": "oMin",
          "access": "W",
          "description": "Data signal of oMin",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "oMin",
              "access": "W",
              "description": "Bit 31 to 0 of oMin"
            }]
        },
        {
          "offset": "0x50",
          "name": "oMax",
          "access": "W",
          "description": "Data signal of oMax",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "oMax",
              "access": "W",
              "description": "Bit 31 to 0 of oMax"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "block_size"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "sIn"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "size"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "shift"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "oMin"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "oMax"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "in"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "IDST7",
      "BindInstances": "icmp_ln259_fu_1122_p2 sub_i_i_i_fu_1183_p2 sub_i_i_i811_i_fu_1193_p2 rnd_factor_fu_1199_p2 rnd_factor_1_fu_1205_p2 sub_i_i_i520_i_fu_1211_p2 empty_188_fu_1142_p3 icmp_ln259_1_fu_1242_p2 add_ln259_fu_1247_p2 rnd_factor_2_fu_1260_p3 c_fu_1269_p2 c_1_fu_1275_p2 c_2_fu_1281_p2 add_ln106_fu_1434_p2 shl_ln106_fu_1470_p2 ashr_ln106_fu_1475_p2 x_fu_1488_p3 icmp_ln8_fu_1496_p2 icmp_ln9_fu_1501_p2 select_ln9_fu_1506_p3 select_ln8_fu_1513_p3 sub_ln107_fu_1556_p2 shl_ln107_fu_1578_p2 ashr_ln107_fu_1583_p2 x_1_fu_1596_p3 icmp_ln8_1_fu_1604_p2 icmp_ln9_1_fu_1609_p2 select_ln9_1_fu_1614_p3 select_ln8_1_fu_1621_p3 sub_ln108_fu_1636_p2 add_ln108_fu_1650_p2 sub_ln108_1_fu_1680_p2 shl_ln108_fu_1702_p2 ashr_ln108_fu_1707_p2 x_2_fu_1720_p3 icmp_ln8_2_fu_1728_p2 icmp_ln9_2_fu_1733_p2 select_ln9_2_fu_1738_p3 select_ln8_2_fu_1745_p3 sub_ln109_fu_1796_p2 shl_ln109_fu_1818_p2 ashr_ln109_fu_1823_p2 x_3_fu_1836_p3 icmp_ln8_3_fu_1844_p2 icmp_ln9_3_fu_1849_p2 select_ln9_3_fu_1854_p3 select_ln8_3_fu_1861_p3 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U",
      "Instances": [
        {
          "ModuleName": "IDST7B8",
          "InstanceName": "grp_IDST7B8_fu_650",
          "BindInstances": "add_ln17_fu_227_p2 sub_ln17_fu_245_p2 rndFactor_fu_251_p2 rndFactor_1_fu_257_p2 rndFactor_2_fu_263_p3 cutoff_fu_272_p2 sub_i_i_i_i_fu_288_p2",
          "Instances": [{
              "ModuleName": "IDST7B8_Pipeline_VITIS_LOOP_21_1",
              "InstanceName": "grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158",
              "BindInstances": "icmp50_fu_450_p2 cmp_i_i_6_fu_456_p2 cmp_i_i_5_fu_462_p2 cmp_i_i_4_fu_468_p2 icmp47_fu_474_p2 cmp_i_i_2_fu_480_p2 icmp_fu_486_p2 cmp_i_i_fu_492_p2 icmp_ln21_fu_506_p2 add_ln21_fu_512_p2 mul_7ns_32s_32_1_1_U1 sum_1_fu_544_p3 mul_8s_32s_32_1_1_U2 sum_2_fu_556_p2 sum_3_fu_562_p3 mul_8s_32s_32_1_1_U3 sum_4_fu_574_p2 sum_5_fu_590_p3 mul_8s_32s_32_1_1_U4 sum_6_fu_595_p2 sum_7_fu_600_p3 mul_8s_32s_32_1_1_U5 sum_8_fu_607_p2 sum_9_fu_612_p3 mul_8s_32s_32_1_1_U6 sum_10_fu_623_p2 sum_11_fu_629_p3 mul_8s_32s_32_1_1_U7 sum_12_fu_640_p2 sum_13_fu_646_p3 mul_8s_32s_32_1_1_U8 sum_14_fu_657_p2 sum_15_fu_661_p3 add_ln34_fu_671_p2 shl_ln34_fu_676_p2 ashr_ln34_fu_681_p2 scaled_fu_694_p3 icmp_ln8_fu_701_p2 icmp_ln9_fu_706_p2 select_ln9_fu_711_p3 select_ln8_fu_718_p3 p_ZL7idst7_8_0_U p_ZL7idst7_8_1_U p_ZL7idst7_8_2_U p_ZL7idst7_8_3_U p_ZL7idst7_8_4_U p_ZL7idst7_8_5_U p_ZL7idst7_8_6_U p_ZL7idst7_8_7_U"
            }]
        },
        {
          "ModuleName": "IDST7B16",
          "InstanceName": "grp_IDST7B16_fu_690",
          "BindInstances": "add_ln43_fu_376_p2 sub_ln43_fu_394_p2 rndFactor_fu_400_p2 rndFactor_5_fu_406_p2 rndFactor_6_fu_412_p3 cutoff_fu_421_p2 sub_i_i_i_i_fu_437_p2",
          "Instances": [{
              "ModuleName": "IDST7B16_Pipeline_VITIS_LOOP_47_1",
              "InstanceName": "grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258",
              "BindInstances": "icmp101_fu_780_p2 cmp_i_i_14_fu_786_p2 cmp_i_i_13_fu_792_p2 cmp_i_i_12_fu_798_p2 cmp_i_i_11_fu_804_p2 cmp_i_i_10_fu_810_p2 cmp_i_i_9_fu_816_p2 cmp_i_i_8_fu_822_p2 icmp98_fu_828_p2 cmp_i_i_6_fu_834_p2 cmp_i_i_5_fu_840_p2 cmp_i_i_4_fu_846_p2 icmp95_fu_852_p2 cmp_i_i_2_fu_858_p2 icmp_fu_864_p2 cmp_i_i_fu_870_p2 icmp_ln47_fu_884_p2 add_ln47_fu_890_p2 mul_7ns_32s_32_1_1_U65 sum_79_fu_919_p3 mul_8s_32s_32_1_1_U66 sum_80_fu_931_p2 sum_81_fu_937_p3 mul_8s_32s_32_1_1_U67 sum_82_fu_949_p2 sum_83_fu_965_p3 mul_8s_32s_32_1_1_U68 sum_84_fu_970_p2 sum_85_fu_975_p3 mul_8s_32s_32_1_1_U69 sum_86_fu_982_p2 sum_87_fu_987_p3 mul_8s_32s_32_1_1_U70 sum_88_fu_999_p2 sum_89_fu_1005_p3 mul_8s_32s_32_1_1_U71 sum_90_fu_1017_p2 sum_91_fu_1023_p3 mul_8s_32s_32_1_1_U72 sum_92_fu_1040_p2 sum_93_fu_1044_p3 mul_8s_32s_32_1_1_U73 sum_94_fu_1050_p2 sum_95_fu_1055_p3 mul_8s_32s_32_1_1_U74 sum_96_fu_1066_p2 sum_97_fu_1072_p3 mul_8s_32s_32_1_1_U75 sum_98_fu_1083_p2 sum_99_fu_1089_p3 mul_8s_32s_32_1_1_U76 sum_100_fu_1104_p2 sum_101_fu_1108_p3 mul_8s_32s_32_1_1_U77 sum_102_fu_1114_p2 sum_103_fu_1119_p3 mul_8s_32s_32_1_1_U78 sum_104_fu_1130_p2 sum_105_fu_1136_p3 mul_8s_32s_32_1_1_U79 sum_106_fu_1147_p2 sum_107_fu_1153_p3 mul_8s_32s_32_1_1_U80 sum_108_fu_1164_p2 sum_109_fu_1168_p3 add_ln61_fu_1178_p2 shl_ln61_fu_1183_p2 ashr_ln61_fu_1188_p2 scaled_fu_1201_p3 icmp_ln8_fu_1208_p2 icmp_ln9_fu_1213_p2 select_ln9_fu_1218_p3 select_ln8_fu_1225_p3 p_ZL8idst7_16_0_U p_ZL8idst7_16_1_U p_ZL8idst7_16_2_U p_ZL8idst7_16_3_U p_ZL8idst7_16_4_U p_ZL8idst7_16_5_U p_ZL8idst7_16_6_U p_ZL8idst7_16_7_U p_ZL8idst7_16_8_U p_ZL8idst7_16_9_U p_ZL8idst7_16_10_U p_ZL8idst7_16_11_U p_ZL8idst7_16_12_U p_ZL8idst7_16_13_U p_ZL8idst7_16_14_U p_ZL8idst7_16_15_U"
            }]
        },
        {
          "ModuleName": "IDST7B32",
          "InstanceName": "grp_IDST7B32_fu_762",
          "BindInstances": "add_ln70_fu_517_p2 sub_ln70_fu_535_p2 rndFactor_fu_541_p2 rndFactor_3_fu_547_p2 rndFactor_4_fu_553_p3 cutoff_fu_562_p2 sub_i_i_i_i_fu_578_p2",
          "Instances": [{
              "ModuleName": "IDST7B32_Pipeline_VITIS_LOOP_73_1",
              "InstanceName": "grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332",
              "BindInstances": "icmp200_fu_1310_p2 cmp_i_i_30_fu_1316_p2 cmp_i_i_29_fu_1322_p2 cmp_i_i_28_fu_1328_p2 cmp_i_i_27_fu_1334_p2 cmp_i_i_26_fu_1340_p2 cmp_i_i_25_fu_1346_p2 cmp_i_i_24_fu_1352_p2 cmp_i_i_23_fu_1358_p2 cmp_i_i_22_fu_1364_p2 cmp_i_i_21_fu_1370_p2 cmp_i_i_20_fu_1376_p2 cmp_i_i_19_fu_1382_p2 cmp_i_i_18_fu_1388_p2 cmp_i_i_17_fu_1394_p2 cmp_i_i_16_fu_1400_p2 icmp197_fu_1406_p2 cmp_i_i_14_fu_1412_p2 cmp_i_i_13_fu_1418_p2 cmp_i_i_12_fu_1424_p2 cmp_i_i_11_fu_1430_p2 cmp_i_i_10_fu_1436_p2 cmp_i_i_9_fu_1442_p2 cmp_i_i_8_fu_1448_p2 icmp194_fu_1454_p2 cmp_i_i_6_fu_1460_p2 cmp_i_i_5_fu_1466_p2 cmp_i_i_4_fu_1472_p2 icmp191_fu_1478_p2 cmp_i_i_2_fu_1484_p2 icmp_fu_1490_p2 cmp_i_i_fu_1496_p2 icmp_ln73_fu_1510_p2 add_ln73_fu_1516_p2 mul_7ns_32s_32_1_1_U176 sum_16_fu_1545_p3 mul_8s_32s_32_1_1_U177 sum_17_fu_1557_p2 sum_18_fu_1563_p3 mul_8s_32s_32_1_1_U178 sum_19_fu_1575_p2 sum_20_fu_1591_p3 mul_8s_32s_32_1_1_U179 sum_21_fu_1596_p2 sum_22_fu_1601_p3 mul_8s_32s_32_1_1_U180 sum_23_fu_1608_p2 sum_24_fu_1613_p3 mul_8s_32s_32_1_1_U181 sum_25_fu_1625_p2 sum_26_fu_1631_p3 mul_8s_32s_32_1_1_U182 sum_27_fu_1643_p2 sum_28_fu_1649_p3 mul_8s_32s_32_1_1_U183 sum_29_fu_1666_p2 sum_30_fu_1670_p3 mul_8s_32s_32_1_1_U184 sum_31_fu_1676_p2 sum_32_fu_1681_p3 mul_8s_32s_32_1_1_U185 sum_33_fu_1693_p2 sum_34_fu_1699_p3 mul_8s_32s_32_1_1_U186 sum_35_fu_1711_p2 sum_36_fu_1717_p3 mul_8s_32s_32_1_1_U187 sum_37_fu_1734_p2 sum_38_fu_1738_p3 mul_8s_32s_32_1_1_U188 sum_39_fu_1744_p2 sum_40_fu_1749_p3 mul_8s_32s_32_1_1_U189 sum_41_fu_1761_p2 sum_42_fu_1767_p3 mul_8s_32s_32_1_1_U190 sum_43_fu_1779_p2 sum_44_fu_1785_p3 mul_8s_32s_32_1_1_U191 sum_45_fu_1802_p2 sum_46_fu_1806_p3 mul_8s_32s_32_1_1_U192 sum_47_fu_1812_p2 sum_48_fu_1817_p3 mul_8s_32s_32_1_1_U193 sum_49_fu_1829_p2 sum_50_fu_1835_p3 mul_8s_32s_32_1_1_U194 sum_51_fu_1847_p2 sum_52_fu_1853_p3 mul_8s_32s_32_1_1_U195 sum_53_fu_1870_p2 sum_54_fu_1874_p3 mul_8s_32s_32_1_1_U196 sum_55_fu_1880_p2 sum_56_fu_1885_p3 mul_8s_32s_32_1_1_U197 sum_57_fu_1897_p2 sum_58_fu_1903_p3 mul_8s_32s_32_1_1_U198 sum_59_fu_1915_p2 sum_60_fu_1921_p3 mul_8s_32s_32_1_1_U199 sum_61_fu_1938_p2 sum_62_fu_1942_p3 mul_8s_32s_32_1_1_U200 sum_63_fu_1948_p2 sum_64_fu_1953_p3 mul_8s_32s_32_1_1_U201 sum_65_fu_1964_p2 sum_66_fu_1970_p3 mul_8s_32s_32_1_1_U202 sum_67_fu_1981_p2 sum_68_fu_1987_p3 mul_8s_32s_32_1_1_U203 sum_69_fu_2002_p2 sum_70_fu_2006_p3 mul_8s_32s_32_1_1_U204 sum_71_fu_2012_p2 sum_72_fu_2017_p3 mul_8s_32s_32_1_1_U205 sum_73_fu_2028_p2 sum_74_fu_2034_p3 mul_8s_32s_32_1_1_U206 sum_75_fu_2045_p2 sum_76_fu_2051_p3 mul_8s_32s_32_1_1_U207 sum_77_fu_2062_p2 sum_78_fu_2066_p3 add_ln87_fu_2076_p2 shl_ln87_fu_2081_p2 ashr_ln87_fu_2086_p2 scaled_fu_2099_p3 icmp_ln8_fu_2106_p2 icmp_ln9_fu_2111_p2 select_ln9_fu_2116_p3 select_ln8_fu_2123_p3 p_ZL8idst7_32_0_U p_ZL8idst7_32_1_U p_ZL8idst7_32_2_U p_ZL8idst7_32_3_U p_ZL8idst7_32_4_U p_ZL8idst7_32_5_U p_ZL8idst7_32_6_U p_ZL8idst7_32_7_U p_ZL8idst7_32_8_U p_ZL8idst7_32_9_U p_ZL8idst7_32_10_U p_ZL8idst7_32_11_U p_ZL8idst7_32_12_U p_ZL8idst7_32_13_U p_ZL8idst7_32_14_U p_ZL8idst7_32_15_U p_ZL8idst7_32_16_U p_ZL8idst7_32_17_U p_ZL8idst7_32_18_U p_ZL8idst7_32_19_U p_ZL8idst7_32_20_U p_ZL8idst7_32_21_U p_ZL8idst7_32_22_U p_ZL8idst7_32_23_U p_ZL8idst7_32_24_U p_ZL8idst7_32_25_U p_ZL8idst7_32_26_U p_ZL8idst7_32_27_U p_ZL8idst7_32_28_U p_ZL8idst7_32_29_U p_ZL8idst7_32_30_U p_ZL8idst7_32_31_U"
            }]
        }
      ]
    },
    "Info": {
      "IDST7B8_Pipeline_VITIS_LOOP_21_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IDST7B8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IDST7B16_Pipeline_VITIS_LOOP_47_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IDST7B16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IDST7B32_Pipeline_VITIS_LOOP_73_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IDST7B32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IDST7": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "IDST7B8_Pipeline_VITIS_LOOP_21_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.027"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1",
            "TripCount": "8",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "16",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "462",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1523",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDST7B8": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.027"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "16",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "908",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1990",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDST7B16_Pipeline_VITIS_LOOP_47_1": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.027"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_1",
            "TripCount": "16",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "32",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "1",
          "FF": "793",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2584",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDST7B16": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "23",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.027"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "32",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "1",
          "FF": "1523",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "3123",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDST7B32_Pipeline_VITIS_LOOP_73_1": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.027"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_73_1",
            "TripCount": "32",
            "Latency": "40",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "64",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "2",
          "FF": "1428",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "4789",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDST7B32": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "43",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.027"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "64",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "2",
          "FF": "2697",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "5472",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDST7": {
        "Latency": {
          "LatencyBest": "144",
          "LatencyAvg": "10892",
          "LatencyWorst": "50316",
          "PipelineIIMin": "145",
          "PipelineIIMax": "50317",
          "PipelineII": "145 ~ 50317",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_259_1",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "50176",
            "Latency": "4 ~ 50176",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "49",
            "PipelineDepth": "4 ~ 49"
          }],
        "Area": {
          "BRAM_18K": "58",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "3",
          "DSP": "112",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "4",
          "FF": "13016",
          "AVAIL_FF": "548160",
          "UTIL_FF": "2",
          "LUT": "19231",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-09 15:04:55 GMT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
