INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/ALU_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/ALU_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/control_unit.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/main_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/mips.sv:15]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/mips.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/mux2_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/mux2_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/pc_plus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sources_1/new/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
