<div class="comments post" id="comments">
  <h4>1 comments:</h4>
  <div class="comments-content">
    <div class="comment-thread">
        <ol>
      <div>
        <li class="comment" id="981">
          <!--
          <div class="avatar-image-container">
            <img src="">
          </div>
          -->
          <div class="comment-block">
            <div class="comment-header">
              <cite class="user"><a href="" rel="nofollow"> Rob Sherwood</a></cite>
              <span class="datetime secondary-text">
                <a rel="nofollow" id="c981" href="#981">26 January 2022 08:54</a>
              </span>
            </div>
            <div class="comment-content">FYI: The three things that I look for when answering this question are:<br />

<p>1) A big enough FIB to hold a global BGP table (v4 + v6) - most &quot;data center&quot; switch ASICs don&#39;t meet this requirement (e.g., XGS) though Dune/DNX does.
2) Hierarchical queuing (e.g., queue1... queue4 feed into queue5)
3) Deeper buffers; if you assume[1] you need &quot;bandwidth time delay product&quot; worth of buffers, a 400Gbps data center chip (assume rtt&lt;1ms) needs 100x less buffer than a WAN 400Gbps WAN interface with a Rtt=~100ms interface.  </p>

<p>[1] Though a lot of very smart people have argued that the bandwidth delay product is too large... that&#39;s a different discussion. </p>
</div>
          </div>
        </li>
      </div>
  </ol>

    </div>
  </div>
</div>
