<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>VLD1 (single element to all lanes) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">VLD1 (single element to all lanes)</h2><p id="desc">
      <p class="aml">Load single 1-element structure and replicate to all lanes of one register loads one element from memory into every element of one or two vectors. For details of the addressing mode see <a class="armarm-xref" title="Reference to Armv8 ARM section">Advanced SIMD addressing mode</a>.</p>
      <p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">NSACR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">HCPTR</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Enabling Advanced SIMD and floating-point support</a>.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="lr">1</td><td class="lr">0</td><td colspan="4" class="lr">Rn</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td colspan="2" class="lr">size</td><td class="lr">T</td><td class="lr">a</td><td colspan="4" class="lr">Rm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Offset<span class="bitdiff"> (Rm == 1111)</span></h4><p class="asm-code"><a name="VLD1_a_A1_nowb" id="VLD1_a_A1_nowb"></a>VLD1{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#size" title="Data size (field &quot;size&quot;) [8,16,32,UNDEFINED]">&lt;size&gt;</a> <a href="#list" title="List containing the 64-bit names of SIMD&amp;FP registers (field &quot;T&quot;)">&lt;list&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>{:<a href="#align" title="When {syntax{&lt;size&gt;}} == 8, {syntax{&lt;align&gt;}} must be omitted, otherwise it is the optional alignment (field &quot;a&quot;)">&lt;align&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">Post-indexed<span class="bitdiff"> (Rm == 1101)</span></h4><p class="asm-code"><a name="VLD1_a_A1_posti" id="VLD1_a_A1_posti"></a>VLD1{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#size" title="Data size (field &quot;size&quot;) [8,16,32,UNDEFINED]">&lt;size&gt;</a> <a href="#list" title="List containing the 64-bit names of SIMD&amp;FP registers (field &quot;T&quot;)">&lt;list&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>{:<a href="#align" title="When {syntax{&lt;size&gt;}} == 8, {syntax{&lt;align&gt;}} must be omitted, otherwise it is the optional alignment (field &quot;a&quot;)">&lt;align&gt;</a>}]!</p></div><div class="encoding"><h4 class="encoding">Post-indexed<span class="bitdiff"> (Rm != 11x1)</span></h4><p class="asm-code"><a name="VLD1_a_A1_postr" id="VLD1_a_A1_postr"></a>VLD1{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#size" title="Data size (field &quot;size&quot;) [8,16,32,UNDEFINED]">&lt;size&gt;</a> <a href="#list" title="List containing the 64-bit names of SIMD&amp;FP registers (field &quot;T&quot;)">&lt;list&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>{:<a href="#align" title="When {syntax{&lt;size&gt;}} == 8, {syntax{&lt;align&gt;}} must be omitted, otherwise it is the optional alignment (field &quot;a&quot;)">&lt;align&gt;</a>}],<a href="#rm" title="General-purpose index register containing an offset applied after the access (field &quot;Rm&quot;)">&lt;Rm&gt;</a></p></div><p class="pseudocode">if size == '11' || (size == '00' &amp;&amp; a == '1') then UNDEFINED;
ebytes = 1 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);  regs = if T == '0' then 1 else 2;
alignment = if a == '0' then 1 else ebytes;
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
wback = (m != 15);  register_index = (m != 15 &amp;&amp; m != 13);
if n == 15 || d+regs &gt; 32 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">d+regs &gt; 32</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>One or more of the SIMD and floating-point registers are <span class="arm-defined-word">unknown</span>. If the instruction specifies writeback, the base register becomes <span class="arm-defined-word">unknown</span>. This behavior does not affect any general-purpose registers.</li></ul>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">1</td><td class="lr">0</td><td colspan="4" class="lr">Rn</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td colspan="2" class="lr">size</td><td class="lr">T</td><td class="lr">a</td><td colspan="4" class="lr">Rm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Offset<span class="bitdiff"> (Rm == 1111)</span></h4><p class="asm-code"><a name="VLD1_a_T1_nowb" id="VLD1_a_T1_nowb"></a>VLD1{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#size" title="Data size (field &quot;size&quot;) [8,16,32,UNDEFINED]">&lt;size&gt;</a> <a href="#list" title="List containing the 64-bit names of SIMD&amp;FP registers (field &quot;T&quot;)">&lt;list&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>{:<a href="#align" title="When {syntax{&lt;size&gt;}} == 8, {syntax{&lt;align&gt;}} must be omitted, otherwise it is the optional alignment (field &quot;a&quot;)">&lt;align&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">Post-indexed<span class="bitdiff"> (Rm == 1101)</span></h4><p class="asm-code"><a name="VLD1_a_T1_posti" id="VLD1_a_T1_posti"></a>VLD1{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#size" title="Data size (field &quot;size&quot;) [8,16,32,UNDEFINED]">&lt;size&gt;</a> <a href="#list" title="List containing the 64-bit names of SIMD&amp;FP registers (field &quot;T&quot;)">&lt;list&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>{:<a href="#align" title="When {syntax{&lt;size&gt;}} == 8, {syntax{&lt;align&gt;}} must be omitted, otherwise it is the optional alignment (field &quot;a&quot;)">&lt;align&gt;</a>}]!</p></div><div class="encoding"><h4 class="encoding">Post-indexed<span class="bitdiff"> (Rm != 11x1)</span></h4><p class="asm-code"><a name="VLD1_a_T1_postr" id="VLD1_a_T1_postr"></a>VLD1{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#size" title="Data size (field &quot;size&quot;) [8,16,32,UNDEFINED]">&lt;size&gt;</a> <a href="#list" title="List containing the 64-bit names of SIMD&amp;FP registers (field &quot;T&quot;)">&lt;list&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>{:<a href="#align" title="When {syntax{&lt;size&gt;}} == 8, {syntax{&lt;align&gt;}} must be omitted, otherwise it is the optional alignment (field &quot;a&quot;)">&lt;align&gt;</a>}], <a href="#rm" title="General-purpose index register containing an offset applied after the access (field &quot;Rm&quot;)">&lt;Rm&gt;</a></p></div><p class="pseudocode">if size == '11' || (size == '00' &amp;&amp; a == '1') then UNDEFINED;
ebytes = 1 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);  regs = if T == '0' then 1 else 2;
alignment = if a == '0' then 1 else ebytes;
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
wback = (m != 15);  register_index = (m != 15 &amp;&amp; m != 13);
if n == 15 || d+regs &gt; 32 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">d+regs &gt; 32</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>One or more of the SIMD and floating-point registers are <span class="arm-defined-word">unknown</span>. If the instruction specifies writeback, the base register becomes <span class="arm-defined-word">unknown</span>. This behavior does not affect any general-purpose registers.</li></ul>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>, and particularly <a class="armarm-xref" title="Reference to Armv8 ARM section">VLD1 (single element to all lanes)</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c_1" id="c_1"></a>
        
          
          
        
        
          <p class="aml">For encoding A1: see <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>. This encoding must be unconditional.</p>
        
      </td></tr><tr><td></td><td><a name="c" id="c"></a>
        
          
          
        
        
          <p class="aml">For encoding T1: see <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;size&gt;</td><td><a name="size" id="size"></a>
        Is the data size, 
    encoded in 
    <q>size</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size</th>
                <th class="symbol">&lt;size&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">8</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">16</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">32</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">RESERVED</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;list&gt;</td><td><a name="list" id="list"></a>
        
          <p class="aml">Is a list containing the 64-bit names of the SIMD&amp;FP registers.</p>
          <p class="aml">The list must be one of:</p>
          <dl>
            <dt>{ &lt;Dd&gt;[] }</dt><dd>Encoded in the "T" field as 0.</dd>
            <dt>{ &lt;Dd&gt;[], &lt;Dd+1&gt;[] }</dt><dd>Encoded in the "T" field as 1.</dd>
          </dl>
          <p class="aml">The register &lt;Dd&gt; is encoded in the "D:Vd" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rn&gt;</td><td><a name="rn" id="rn"></a>
        
          <p class="aml">Is the general-purpose base register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;align&gt;</td><td><a name="align" id="align"></a>
        
          <p class="aml">When &lt;size&gt; == 8, &lt;align&gt; must be omitted, otherwise it is the optional alignment.</p>
          <p class="aml">Whenever &lt;align&gt; is omitted, the standard alignment is used, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Unaligned data access</a>, and is encoded in the "a" field as 0.</p>
          <p class="aml">Whenever &lt;align&gt; is present, the permitted values and encoding depend on &lt;size&gt;:</p>
          <dl>
            <dt>&lt;size&gt; == 16</dt><dd>&lt;align&gt; is 16, meaning 16-bit alignment, encoded in the "a" field as 1.</dd>
            <dt>&lt;size&gt; == 32</dt><dd>&lt;align&gt; is 32, meaning 32-bit alignment, encoded in the "a" field as 1.</dd>
          </dl>
          <p class="aml">: is the preferred separator before the &lt;align&gt; value, but the alignment can be specified as @&lt;align&gt;, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Advanced SIMD addressing mode</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rm&gt;</td><td><a name="rm" id="rm"></a>
        
          <p class="aml">Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><p class="syntax-notes">
      <p class="aml">For more information about the variants of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Advanced SIMD addressing mode</a>.</p>
    </p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();  <a href="shared_pseudocode.html#impl-aarch32.CheckAdvSIMDEnabled.0" title="function: CheckAdvSIMDEnabled()">CheckAdvSIMDEnabled</a>();
    address = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n];  iswrite = FALSE;
    - = <a href="shared_pseudocode.html#AArch32.CheckAlignment.4" title="function: boolean AArch32.CheckAlignment(bits(32) address, integer alignment, AccType acctype,&#13; boolean iswrite)">AArch32.CheckAlignment</a>(address, alignment, <a href="shared_pseudocode.html#AccType_VEC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_ORDEREDATOMIC, AccType_ORDEREDATOMICRW,&#13; AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW, AccType_NONFAULT, AccType_CNOTFIRST, AccType_NV2REGISTER,   AccType_DC, AccType_DC_UNPRIV, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>, iswrite);
    bits(64) replicated_element = <a href="shared_pseudocode.html#impl-shared.Replicate.1" title="function: bits(N) Replicate(bits(M) x)">Replicate</a>(<a href="shared_pseudocode.html#impl-aarch32.MemU.read.2" title="accessor: bits(8*size) MemU[bits(32) address, integer size]">MemU</a>[address,ebytes]);
    for r = 0 to regs-1
        <a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[d+r] = replicated_element;
    if wback then
        if register_index then
            <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[n] = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] + <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[m];
        else
            <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[n] = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] + ebytes;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
