<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1596267186">
  <File Type="PA-TCL" Name="VGA_top_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="VGA_top_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="VGA_top_wrapper.vds"/>
  <File Type="RDS-DCP" Name="VGA_top_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="VGA_top_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="VGA_top_wrapper_utilization_synth.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/VGA_top/VGA_top.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/VGA_top/hdl/VGA_top_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="VGA_top_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/zedboard_constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/debug.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design">
      <Option Id="FlattenHierarchy">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_v_axi4s_vid_out_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_v_tc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_axi_intc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_axis_subset_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_vidcut_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VGA_top_axi_vdma_0_1"/>
</GenRun>
