/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [3:0] _04_;
  wire [9:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_26z;
  wire [17:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [10:0] _05_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 11'h000;
    else _05_ <= in_data[182:172];
  assign { _03_[11:2], _00_ } = _05_;
  assign celloutsig_0_13z = celloutsig_0_11z[0] ? celloutsig_0_12z[3] : celloutsig_0_10z[7];
  assign celloutsig_0_19z = _02_ ? _01_ : celloutsig_0_9z;
  assign celloutsig_0_3z = in_data[66] ? in_data[92] : in_data[16];
  assign celloutsig_0_5z = ~celloutsig_0_2z;
  assign celloutsig_0_26z = ~celloutsig_0_11z[1];
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_2z) & in_data[1]);
  assign celloutsig_0_9z = ~((_01_ | celloutsig_0_1z) & celloutsig_0_0z[5]);
  assign celloutsig_0_16z = celloutsig_0_5z ^ celloutsig_0_9z;
  assign celloutsig_0_31z = celloutsig_0_20z ^ celloutsig_0_15z[1];
  reg [3:0] _15_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 4'h0;
    else _15_ <= in_data[49:46];
  assign { _01_, _04_[2:1], _02_ } = _15_;
  assign celloutsig_0_4z = { celloutsig_0_0z[8:6], celloutsig_0_3z } === { celloutsig_0_0z[3:1], celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_18z[8:5], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_8z } === celloutsig_0_28z[14:3];
  assign celloutsig_0_1z = celloutsig_0_0z[9:2] < in_data[56:49];
  assign celloutsig_0_17z = { celloutsig_0_14z[7:5], celloutsig_0_8z } != celloutsig_0_12z;
  assign celloutsig_0_2z = celloutsig_0_0z[8:4] != in_data[84:80];
  assign celloutsig_0_0z = - in_data[27:18];
  assign celloutsig_1_6z = - { _03_[3:2], celloutsig_1_1z };
  assign celloutsig_1_15z = - { _03_[5:2], _00_, celloutsig_1_14z[6:1], celloutsig_1_6z[0] };
  assign celloutsig_1_18z = - { celloutsig_1_6z[4:1], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_8z = - { celloutsig_0_0z[5:4], celloutsig_0_1z };
  assign celloutsig_0_11z = - { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_14z = - { celloutsig_0_12z[4:1], celloutsig_0_4z, celloutsig_0_13z, _01_, _04_[2:1], _02_ };
  assign celloutsig_1_19z = celloutsig_1_15z[6:2] | celloutsig_1_6z;
  assign celloutsig_0_12z = { celloutsig_0_8z[1], _01_, _04_[2:1], _02_, celloutsig_0_2z } | { celloutsig_0_11z[3:1], celloutsig_0_8z };
  assign celloutsig_0_20z = ^ celloutsig_0_11z;
  assign celloutsig_0_18z = { in_data[52:50], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_17z } << { celloutsig_0_14z[7:2], _01_, _04_[2:1], _02_ };
  assign celloutsig_0_10z = { _01_, _04_[2:1], celloutsig_0_7z, _01_, _04_[2:1], _02_ } <<< { celloutsig_0_0z[6:4], _01_, _04_[2:1], _02_, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_13z } <<< celloutsig_0_0z[8:6];
  assign celloutsig_1_1z = { in_data[133:132], 1'h0 } - in_data[163:161];
  assign celloutsig_1_14z[6:1] = { 2'h0, celloutsig_1_6z[4:1] } - { 1'h0, celloutsig_1_6z };
  assign celloutsig_0_28z = { celloutsig_0_14z[9:1], celloutsig_0_10z, celloutsig_0_16z } - { in_data[77:67], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_26z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z[2] & in_data[96]) | in_data[120]);
  assign _03_[1:0] = { _00_, 1'h0 };
  assign { _04_[3], _04_[0] } = { _01_, _02_ };
  assign celloutsig_1_14z[0] = celloutsig_1_6z[0];
  assign { out_data[137:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
