// Seed: 3242646757
module module_0 #(
    parameter id_0 = 32'd63,
    parameter id_1 = 32'd26,
    parameter id_4 = 32'd40
) (
    input wire _id_0,
    input wand _id_1
);
  logic [id_0 : !  id_1] id_3;
  wire _id_4;
  wire id_5;
  logic [7:0] id_6;
  logic id_7;
  ;
  logic [-1 'b0 : 1 'b0] id_8 = 1;
  wire id_9;
  ;
  assign id_6[id_4!=?1] = id_5 >= 1;
  parameter id_10 = 'b0;
  logic [id_1 : -1] id_11;
  ;
  wire  id_12;
  logic id_13;
  ;
  wire id_14;
  ;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri id_10
    , id_13,
    output tri1 id_11
);
  assign #id_14 id_4 = $clog2(id_14);
  ;
  module_0 modCall_1 (
      id_14,
      id_14
  );
endmodule
