# do /usr/local/lib/python3.6/dist-packages/vunit/tcl_read_eval_loop.tcl
# vsim -wlf /home/tluigimm/Desktop/faculdade/Elementos\ de\ Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/test_output/lib.tb_ram64.all_e199d4178e678940de57b7000af11ce0191951a2/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram64(tb) -L vunit_lib -L lib -g/tb_ram64/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/test_output/lib.tb_ram64.all_e199d4178e678940de57b7000af11ce0191951a2/,tb path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/,use_color : true" 
# Start time: 22:16:03 on Mar 26,2019
# ** Warning: Design size of 30019 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Falha em teste: 3
#    Time: 800 ps  Iteration: 0  Process: /tb_ram64/main File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd
# Break in Process main at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd line 62
# Stopped at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd line 62
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd 62 return [address 0xf6c3c7f4] Process main
# 
# 
# Surrounding code from 'see' command
#   57 : 		assert(outOutput = "0000000000000000")  report "Falha em teste: 2" severity error;
#   58 : 
#   59 : 		-- Teste: 3
#   60 : 		inInput <= "0010101101100111"; inAddress <= "000001"; inLoad <= '1';
#   61 : 		wait for 200 ps;
# ->62 : 		assert(outOutput = "0010101101100111")  report "Falha em teste: 3" severity error;
#   63 : 
#   64 : 		-- Teste: 4
#   65 : 		inInput <= "0010101101100111"; inAddress <= "000000"; inLoad <= '0';
#   66 : 		wait for 200 ps;
# 
# End time: 22:16:03 on Mar 26,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
