<stg><name>ban_interface</name>


<trans_list>

<trans id="1821" from="1" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="28"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="1" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="1" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="!0"/>
<literal name="op_read" val="!1"/>
<literal name="op_read" val="!2"/>
<literal name="op_read" val="!3"/>
<literal name="op_read" val="!4"/>
<literal name="op_read" val="!5"/>
<literal name="op_read" val="!6"/>
<literal name="op_read" val="!7"/>
<literal name="op_read" val="!8"/>
<literal name="op_read" val="!9"/>
<literal name="op_read" val="!10"/>
<literal name="op_read" val="!11"/>
<literal name="op_read" val="!12"/>
<literal name="op_read" val="!13"/>
<literal name="op_read" val="!14"/>
<literal name="op_read" val="!15"/>
<literal name="op_read" val="!16"/>
<literal name="op_read" val="!17"/>
<literal name="op_read" val="!18"/>
<literal name="op_read" val="!19"/>
<literal name="op_read" val="!20"/>
<literal name="op_read" val="!21"/>
<literal name="op_read" val="!22"/>
<literal name="op_read" val="!23"/>
<literal name="op_read" val="!24"/>
<literal name="op_read" val="!25"/>
<literal name="op_read" val="!26"/>
<literal name="op_read" val="!27"/>
<literal name="op_read" val="!28"/>
<literal name="op_read" val="!29"/>
<literal name="op_read" val="!30"/>
<literal name="op_read" val="!31"/>
<literal name="op_read" val="!32"/>
<literal name="op_read" val="!33"/>
<literal name="op_read" val="!34"/>
<literal name="op_read" val="!35"/>
<literal name="op_read" val="!36"/>
<literal name="op_read" val="!37"/>
<literal name="op_read" val="!38"/>
<literal name="op_read" val="!39"/>
<literal name="op_read" val="!40"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="1" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="1" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="24"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="1" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="1" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="22"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="1" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="21"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="1" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="20"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="1" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="1" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="18"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="1" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="17"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="1" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="1" to="215">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="1" to="220">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="1" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="1" to="228">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="1" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="1" to="231">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="1" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
<literal name="icmp_ln385_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
<literal name="icmp_ln385_3" val="0"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
<literal name="icmp_ln385_3" val="0"/>
<literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="1" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
<literal name="icmp_ln349_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
<literal name="icmp_ln349_3" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="1" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
<literal name="icmp_ln349_3" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="1" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
<literal name="icmp_ln385_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="1" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
<literal name="icmp_ln385_2" val="0"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="1" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
<literal name="icmp_ln385_2" val="0"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="1" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
<literal name="icmp_ln349_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="1" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
<literal name="icmp_ln349_2" val="0"/>
<literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="1" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
<literal name="icmp_ln349_2" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="1" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="36"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="1" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="35"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="1" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
<literal name="icmp_ln349_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="1" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
<literal name="icmp_ln349_1" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="1" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
<literal name="icmp_ln349_1" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="1" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
<literal name="icmp_ln385_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="1" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
<literal name="icmp_ln385_1" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="1" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
<literal name="icmp_ln385_1" val="0"/>
<literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="1" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
<literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="1" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
<literal name="icmp_ln385" val="0"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="1" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
<literal name="icmp_ln385" val="0"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="1" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
<literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="1" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
<literal name="icmp_ln349" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="1" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
<literal name="icmp_ln349" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="1" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="30"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="1" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="29"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="1" to="171">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="1" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="0"/>
<literal name="icmp_ln327_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="1" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="0"/>
<literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="1" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="1" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="0"/>
<literal name="icmp_ln327_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="1" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="0"/>
<literal name="icmp_ln327_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="1" to="191">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="1" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="1" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="0"/>
<literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="1" to="201">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="1" to="195">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="0"/>
<literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="1" to="198">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="1" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="12"/>
<literal name="icmp_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="1" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="12"/>
<literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="1" to="209">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="11"/>
<literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="1" to="212">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="11"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="1" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="1" to="223">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="6" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln394_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="8" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln394_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="10" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="13" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="14" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln369_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="15" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln369_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="18" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="19" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="20" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="22" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="25" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="26" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="27" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="30" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="31" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln394_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="32" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln394_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="34" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="37" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="38" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln369_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="39" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln369_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="42" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="43" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="44" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="46" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="49" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
<literal name="and_ln61_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="50" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="51" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="55" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
<literal name="and_ln61_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="56" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="57" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="61" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="62" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln369_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="63" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln369_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="66" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="67" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="68" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="70" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="73" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="74" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="75" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="78" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="79" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln394_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="80" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln394_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="82" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="85" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="86" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="87" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="90" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="91" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln394" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="92" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln394" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="94" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="97" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="98" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln369" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="99" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln369" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="102" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="103" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="104" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="106" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="109" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
<literal name="and_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="110" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="111" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="115" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
<literal name="and_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="116" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="117" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="121" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="123" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="127" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="129" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="129" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="131" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
<literal name="icmp_ln104_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="135" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="136" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="140" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="142" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="144" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
<literal name="icmp_ln104_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="145" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="147" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="148" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="150" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="154" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="154" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="156" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="156" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="158" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="158" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="159" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="162" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="164" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="167" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="168" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="168" to="170">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="170" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="171" to="172">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="171" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="174" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="177" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="178" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="178" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="180" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="181" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="181" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="184" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="187" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="188" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="188" to="190">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="190" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="191" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="191" to="193">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="194" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="197" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="198" to="199">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="198" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="200" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="201" to="202">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="201" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="204" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="208" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="212" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="213" to="214">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="214" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="215" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="217" to="218">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="and_ln61_12" val="0"/>
</and_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="and_ln61_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="217" to="219">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
<literal name="and_ln61_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
<literal name="and_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="219" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="220" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="222" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="223" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="223" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="icmp_ln61_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln61_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="224" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln61_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="224" to="227">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="227" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="229" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="230" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="232" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %op_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op

]]></Node>
<StgValue><ssdm name="op_read"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %f_op_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %f_op

]]></Node>
<StgValue><ssdm name="f_op_read"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="64">
<![CDATA[
:2 %res_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_20_loc"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="64">
<![CDATA[
:3 %res_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_19_loc"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64">
<![CDATA[
:4 %res_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_18_loc"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="64">
<![CDATA[
:5 %res_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_17_loc"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64">
<![CDATA[
:6 %res_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_12_loc"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="64">
<![CDATA[
:7 %res_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_11_loc"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="64">
<![CDATA[
:8 %res_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_16_loc"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="64">
<![CDATA[
:9 %res_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_15_loc"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64">
<![CDATA[
:10 %res_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_14_loc"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64">
<![CDATA[
:11 %res_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_13_loc"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
:12 %res_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_10_loc"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64">
<![CDATA[
:13 %res_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_9_loc"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:14 %out_90461_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_90461_loc"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:15 %out_91467_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_91467_loc"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:16 %out_92473_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_92473_loc"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:17 %out_90464_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_90464_loc"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:18 %out_91470_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_91470_loc"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:19 %out_92476_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_92476_loc"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:20 %idx_tmp_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_loc"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:21 %res_num_load443_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load443_loc"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:22 %res_num_load_1449_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_1449_loc"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:23 %res_num_load_2455_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_2455_loc"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:24 %res_num_load446_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load446_loc"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:25 %res_num_load_1452_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_1452_loc"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:26 %res_num_load_2458_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_2458_loc"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:27 %idx_tmp_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_18_loc"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:28 %out_85425_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_85425_loc"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:29 %out_86431_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_86431_loc"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:30 %out_87437_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_87437_loc"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:31 %out_85428_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_85428_loc"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:32 %out_86434_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_86434_loc"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:33 %out_87440_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_87440_loc"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:34 %idx_tmp_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_15_loc"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64">
<![CDATA[
:35 %res_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_6_loc"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
:36 %res_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_5_loc"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64">
<![CDATA[
:37 %res_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_4_loc"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="64">
<![CDATA[
:38 %res_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_3_loc"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64">
<![CDATA[
:39 %res_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_2_loc"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64">
<![CDATA[
:40 %res_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_loc"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:42 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f_op, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:51 %b_op1_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op1

]]></Node>
<StgValue><ssdm name="b_op1_read"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:52 %b_op2_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op2

]]></Node>
<StgValue><ssdm name="b_op2_read"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
:53 %switch_ln7 = switch i32 %op_read, void %._crit_edge, i32 0, void, i32 1, void, i32 2, void, i32 3, void, i32 4, void, i32 5, void, i32 6, void, i32 7, void, i32 8, void, i32 9, void %_ifconv189, i32 10, void, i32 11, void, i32 12, void, i32 13, void, i32 14, void, i32 15, void, i32 16, void, i32 17, void, i32 18, void, i32 19, void, i32 20, void, i32 21, void, i32 22, void, i32 23, void, i32 24, void, i32 25, void, i32 26, void, i32 27, void, i32 28, void %_ZdvfRK3Ban.exit, i32 29, void, i32 30, void, i32 31, void, i32 32, void, i32 33, void, i32 34, void, i32 35, void, i32 36, void, i32 37, void, i32 38, void, i32 39, void, i32 40, void

]]></Node>
<StgValue><ssdm name="switch_ln7"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln385_3 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln385_3"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln385_3 = icmp_sgt  i32 %trunc_ln385_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln385_3"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln385 = br i1 %icmp_ln385_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
<literal name="icmp_ln385_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
<literal name="icmp_ln385_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln391 = br i1 %tmp_137, void, void

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
<literal name="icmp_ln385_3" val="0"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln403_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln403_3"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
<literal name="icmp_ln385_3" val="0"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln403_3 = bitcast i32 %trunc_ln403_3

]]></Node>
<StgValue><ssdm name="bitcast_ln403_3"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
<literal name="icmp_ln385_3" val="0"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_160 = fcmp_ogt  i32 %bitcast_ln403_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="40"/>
<literal name="icmp_ln385_3" val="0"/>
<literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_157 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln349_3 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln349_3"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln349_3 = icmp_sgt  i32 %trunc_ln349_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln349_3"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln349 = br i1 %icmp_ln349_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
<literal name="icmp_ln349_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
<literal name="icmp_ln349_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln355 = br i1 %tmp_115, void, void

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
<literal name="icmp_ln349_3" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln367_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln367_3"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
<literal name="icmp_ln349_3" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln367_3 = bitcast i32 %trunc_ln367_3

]]></Node>
<StgValue><ssdm name="bitcast_ln367_3"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
<literal name="icmp_ln349_3" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_155 = fcmp_olt  i32 %bitcast_ln367_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="39"/>
<literal name="icmp_ln349_3" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_152 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln385_2 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln385_2"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln385_2 = icmp_sgt  i32 %trunc_ln385_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln385_2"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln385 = br i1 %icmp_ln385_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
<literal name="icmp_ln385_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
<literal name="icmp_ln385_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln391 = br i1 %tmp_113, void, void

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
<literal name="icmp_ln385_2" val="0"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln403_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln403_2"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
<literal name="icmp_ln385_2" val="0"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln403_2 = bitcast i32 %trunc_ln403_2

]]></Node>
<StgValue><ssdm name="bitcast_ln403_2"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
<literal name="icmp_ln385_2" val="0"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_150 = fcmp_ogt  i32 %bitcast_ln403_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="38"/>
<literal name="icmp_ln385_2" val="0"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_147 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln349_2 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln349_2"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln349_2 = icmp_sgt  i32 %trunc_ln349_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln349_2"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln349 = br i1 %icmp_ln349_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
<literal name="icmp_ln349_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
<literal name="icmp_ln349_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln355 = br i1 %tmp_109, void, void

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
<literal name="icmp_ln349_2" val="0"/>
<literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln367_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln367_2"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
<literal name="icmp_ln349_2" val="0"/>
<literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln367_2 = bitcast i32 %trunc_ln367_2

]]></Node>
<StgValue><ssdm name="bitcast_ln367_2"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
<literal name="icmp_ln349_2" val="0"/>
<literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_145 = fcmp_olt  i32 %bitcast_ln367_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="37"/>
<literal name="icmp_ln349_2" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_142 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln61_10 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln61_10"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln61_5 = icmp_eq  i32 %trunc_ln61_10, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_5"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln61 = br i1 %icmp_ln61_5, void %._crit_edge112, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="36"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln61_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_14"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="36"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_5 = bitcast i32 %trunc_ln61_14

]]></Node>
<StgValue><ssdm name="bitcast_ln61_5"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="36"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_84 = fcmp_oeq  i32 %bitcast_ln61_5, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln61_8 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln61_8"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln61_4 = icmp_eq  i32 %trunc_ln61_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_4"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln61 = br i1 %icmp_ln61_4, void %._crit_edge109, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="35"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln61_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_13"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="35"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_4 = bitcast i32 %trunc_ln61_13

]]></Node>
<StgValue><ssdm name="bitcast_ln61_4"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="35"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_81 = fcmp_oeq  i32 %bitcast_ln61_4, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln349_1 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln349_1"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln349_1 = icmp_sgt  i32 %trunc_ln349_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln349_1"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln349 = br i1 %icmp_ln349_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
<literal name="icmp_ln349_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
<literal name="icmp_ln349_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln355 = br i1 %tmp_105, void, void

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
<literal name="icmp_ln349_1" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln367_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln367_1"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
<literal name="icmp_ln349_1" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln367_1 = bitcast i32 %trunc_ln367_1

]]></Node>
<StgValue><ssdm name="bitcast_ln367_1"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
<literal name="icmp_ln349_1" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_136 = fcmp_olt  i32 %bitcast_ln367_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="34"/>
<literal name="icmp_ln349_1" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_133 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln385_1 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln385_1"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln385_1 = icmp_sgt  i32 %trunc_ln385_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln385_1"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln385 = br i1 %icmp_ln385_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
<literal name="icmp_ln385_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
<literal name="icmp_ln385_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln391 = br i1 %tmp_101, void, void

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
<literal name="icmp_ln385_1" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln403_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln403_1"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
<literal name="icmp_ln385_1" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln403_1 = bitcast i32 %trunc_ln403_1

]]></Node>
<StgValue><ssdm name="bitcast_ln403_1"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
<literal name="icmp_ln385_1" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_131 = fcmp_ogt  i32 %bitcast_ln403_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="33"/>
<literal name="icmp_ln385_1" val="0"/>
<literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_128 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln385 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln385"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln385 = icmp_sgt  i32 %trunc_ln385, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln385"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln385 = br i1 %icmp_ln385, void, void

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
<literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
<literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln391 = br i1 %tmp_97, void, void

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
<literal name="icmp_ln385" val="0"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
<literal name="icmp_ln385" val="0"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln403 = bitcast i32 %trunc_ln9

]]></Node>
<StgValue><ssdm name="bitcast_ln403"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
<literal name="icmp_ln385" val="0"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_126 = fcmp_ogt  i32 %bitcast_ln403, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="32"/>
<literal name="icmp_ln385" val="0"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_123 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln349 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln349"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln349 = icmp_sgt  i32 %trunc_ln349, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln349 = br i1 %icmp_ln349, void, void

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln355 = br i1 %tmp, void, void

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
<literal name="icmp_ln349" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
<literal name="icmp_ln349" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln367 = bitcast i32 %trunc_ln8

]]></Node>
<StgValue><ssdm name="bitcast_ln367"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
<literal name="icmp_ln349" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_121 = fcmp_olt  i32 %bitcast_ln367, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="31"/>
<literal name="icmp_ln349" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_118 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln61_6 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln61_6"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln61_3 = icmp_eq  i32 %trunc_ln61_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_3"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln61 = br i1 %icmp_ln61_3, void %._crit_edge82, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="30"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln61_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_12"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="30"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_3 = bitcast i32 %trunc_ln61_12

]]></Node>
<StgValue><ssdm name="bitcast_ln61_3"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="30"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_70 = fcmp_oeq  i32 %bitcast_ln61_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln61_5 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln61_5"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln61_2 = icmp_eq  i32 %trunc_ln61_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_2"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln61 = br i1 %icmp_ln61_2, void %._crit_edge79, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="29"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln61_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_2"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="29"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_2 = bitcast i32 %trunc_ln61_2

]]></Node>
<StgValue><ssdm name="bitcast_ln61_2"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="29"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_67 = fcmp_oeq  i32 %bitcast_ln61_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln553_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln553_7"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln553_6 = bitcast i32 %trunc_ln553_7

]]></Node>
<StgValue><ssdm name="bitcast_ln553_6"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_237 = fmul i32 %bitcast_ln553_6, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret3 = call i128 @operator/.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln553_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln553_4"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln553_3 = bitcast i32 %trunc_ln553_4

]]></Node>
<StgValue><ssdm name="bitcast_ln553_3"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_230 = fmul i32 %bitcast_ln553_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln106_3 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln106_3"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %xor_ln106 = xor i32 %bitcast_ln106_3, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln106"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret13 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln553_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln553_1"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln553 = bitcast i32 %trunc_ln553_1

]]></Node>
<StgValue><ssdm name="bitcast_ln553"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_226 = fmul i32 %bitcast_ln553, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln320_6 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln320_6"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="128">
<![CDATA[
:1 %trunc_ln320_7 = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="trunc_ln320_7"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln320_3 = icmp_slt  i32 %trunc_ln320_6, i32 %trunc_ln320_7

]]></Node>
<StgValue><ssdm name="icmp_ln320_3"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln320 = br i1 %icmp_ln320_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln327_3 = icmp_sgt  i32 %trunc_ln320_6, i32 %trunc_ln320_7

]]></Node>
<StgValue><ssdm name="icmp_ln327_3"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln327 = br i1 %icmp_ln327_3, void %.preheader15.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="0"/>
<literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln328_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln328_3"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="0"/>
<literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln328_3 = bitcast i32 %trunc_ln328_3

]]></Node>
<StgValue><ssdm name="bitcast_ln328_3"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="0"/>
<literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_112 = fcmp_olt  i32 %bitcast_ln328_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln321_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln321_3"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln321_3 = bitcast i32 %trunc_ln321_3

]]></Node>
<StgValue><ssdm name="bitcast_ln321_3"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="16"/>
<literal name="icmp_ln320_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_63 = fcmp_ogt  i32 %bitcast_ln321_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln320_4 = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="trunc_ln320_4"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="128">
<![CDATA[
:1 %trunc_ln320_5 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln320_5"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln320_2 = icmp_slt  i32 %trunc_ln320_4, i32 %trunc_ln320_5

]]></Node>
<StgValue><ssdm name="icmp_ln320_2"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln320 = br i1 %icmp_ln320_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln327_2 = icmp_sgt  i32 %trunc_ln320_4, i32 %trunc_ln320_5

]]></Node>
<StgValue><ssdm name="icmp_ln327_2"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln327 = br i1 %icmp_ln327_2, void %.preheader16.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="0"/>
<literal name="icmp_ln327_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln328_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln328_2"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="0"/>
<literal name="icmp_ln327_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln328_2 = bitcast i32 %trunc_ln328_2

]]></Node>
<StgValue><ssdm name="bitcast_ln328_2"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="0"/>
<literal name="icmp_ln327_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_108 = fcmp_olt  i32 %bitcast_ln328_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln321_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln321_2"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln321_2 = bitcast i32 %trunc_ln321_2

]]></Node>
<StgValue><ssdm name="bitcast_ln321_2"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="15"/>
<literal name="icmp_ln320_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_61 = fcmp_ogt  i32 %bitcast_ln321_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln320_2 = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="trunc_ln320_2"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="128">
<![CDATA[
:1 %trunc_ln320_3 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln320_3"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln320_1 = icmp_slt  i32 %trunc_ln320_2, i32 %trunc_ln320_3

]]></Node>
<StgValue><ssdm name="icmp_ln320_1"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln320 = br i1 %icmp_ln320_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln327_1 = icmp_sgt  i32 %trunc_ln320_2, i32 %trunc_ln320_3

]]></Node>
<StgValue><ssdm name="icmp_ln327_1"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln327 = br i1 %icmp_ln327_1, void %.preheader17.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="0"/>
<literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln328_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln328_1"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="0"/>
<literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln328_1 = bitcast i32 %trunc_ln328_1

]]></Node>
<StgValue><ssdm name="bitcast_ln328_1"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="0"/>
<literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_104 = fcmp_olt  i32 %bitcast_ln328_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln321_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln321_1 = bitcast i32 %trunc_ln321_1

]]></Node>
<StgValue><ssdm name="bitcast_ln321_1"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="14"/>
<literal name="icmp_ln320_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_59 = fcmp_ogt  i32 %bitcast_ln321_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln320 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln320"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="128">
<![CDATA[
:1 %trunc_ln320_1 = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="trunc_ln320_1"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln320 = icmp_slt  i32 %trunc_ln320, i32 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln320 = br i1 %icmp_ln320, void, void

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln327 = icmp_sgt  i32 %trunc_ln320, i32 %trunc_ln320_1

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln327 = br i1 %icmp_ln327, void %.preheader18.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln328 = bitcast i32 %trunc_ln7

]]></Node>
<StgValue><ssdm name="bitcast_ln328"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_100 = fcmp_olt  i32 %bitcast_ln328, i32 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln321 = bitcast i32 %trunc_ln4

]]></Node>
<StgValue><ssdm name="bitcast_ln321"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="13"/>
<literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_56 = fcmp_ogt  i32 %bitcast_ln321, i32 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln49_2 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln49_2"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="128">
<![CDATA[
:1 %trunc_ln49_3 = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="trunc_ln49_3"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln49_1 = icmp_eq  i32 %trunc_ln49_2, i32 %trunc_ln49_3

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln49 = br i1 %icmp_ln49_1, void %_ZNK3BanneERKS_.exit, void %.preheader19.preheader

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln49 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="128">
<![CDATA[
:1 %trunc_ln49_1 = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln49 = icmp_eq  i32 %trunc_ln49, i32 %trunc_ln49_1

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln49 = br i1 %icmp_ln49, void %_ZNK3BaneqERKS_.exit, void %.preheader20.preheader

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0 %call_ret2 = call i128 @operator/.1, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln61_4 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln61_4"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln61_1 = icmp_eq  i32 %trunc_ln61_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln61 = br i1 %icmp_ln61_1, void %._crit_edge25, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="7"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln61_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_9"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="7"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_1 = bitcast i32 %trunc_ln61_9

]]></Node>
<StgValue><ssdm name="bitcast_ln61_1"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="7"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_54 = fcmp_oeq  i32 %bitcast_ln61_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="128">
<![CDATA[
:0 %b_p_1 = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="b_p_1"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln155_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln155_7"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln155_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln155_8"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln155_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln155_9"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %xor_ln159_6 = xor i32 %trunc_ln155_7, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_6"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32">
<![CDATA[
:5 %tmp_221 = bitcast i32 %xor_ln159_6

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %xor_ln159_7 = xor i32 %trunc_ln155_8, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_7"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32">
<![CDATA[
:7 %tmp_222 = bitcast i32 %xor_ln159_7

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %xor_ln159_8 = xor i32 %trunc_ln155_9, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_8"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32">
<![CDATA[
:9 %tmp_223 = bitcast i32 %xor_ln159_8

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:10 %call_ret10 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p_1, i32 %tmp_221, i32 %tmp_222, i32 %tmp_223

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0 %call_ret9 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln61_3 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="trunc_ln61_3"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln61 = icmp_eq  i32 %trunc_ln61_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln61 = br i1 %icmp_ln61, void %._crit_edge21, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="3"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln61_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_7"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="3"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61 = bitcast i32 %trunc_ln61_7

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="3"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_51 = fcmp_oeq  i32 %bitcast_ln61, i32 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln403_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln403_s"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln403_7 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln403_7"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln403_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln403_9 = trunc i32 %bitcast_ln403_7

]]></Node>
<StgValue><ssdm name="trunc_ln403_9"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln403_12 = icmp_ne  i8 %tmp_158, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln403_12"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln403_13 = icmp_eq  i23 %trunc_ln403_s, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln403_13"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln403_6 = or i1 %icmp_ln403_13, i1 %icmp_ln403_12

]]></Node>
<StgValue><ssdm name="or_ln403_6"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln403_14 = icmp_ne  i8 %tmp_159, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln403_14"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln403_15 = icmp_eq  i23 %trunc_ln403_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln403_15"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln403_7 = or i1 %icmp_ln403_15, i1 %icmp_ln403_14

]]></Node>
<StgValue><ssdm name="or_ln403_7"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln403_6 = and i1 %or_ln403_6, i1 %or_ln403_7

]]></Node>
<StgValue><ssdm name="and_ln403_6"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_160 = fcmp_ogt  i32 %bitcast_ln403_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln403_7 = and i1 %and_ln403_6, i1 %tmp_160

]]></Node>
<StgValue><ssdm name="and_ln403_7"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln403 = br i1 %and_ln403_7, void, void %_ZgefRK3Ban.exit768

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_195 = fcmp_olt  i32 %bitcast_ln403_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="493" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_195 = fcmp_olt  i32 %bitcast_ln403_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln405_3 = and i1 %and_ln403_6, i1 %tmp_195

]]></Node>
<StgValue><ssdm name="and_ln405_3"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln405 = br i1 %and_ln405_3, void %.preheader.preheader, void %_ZgefRK3Ban.exit768

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="496" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_122, i128 %b_op1_read, i1 %res_20_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="497" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_122, i128 %b_op1_read, i1 %res_20_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %res_20_loc_load = load i1 %res_20_loc

]]></Node>
<StgValue><ssdm name="res_20_loc_load"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2 %br_ln0 = br void %_ZgefRK3Ban.exit768

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln392_3 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln392_3"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_156 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln392_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln392_3 = trunc i32 %bitcast_ln392_3

]]></Node>
<StgValue><ssdm name="trunc_ln392_3"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln392_6 = icmp_ne  i8 %tmp_156, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln392_6"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln392_7 = icmp_eq  i23 %trunc_ln392_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln392_7"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln392_3 = or i1 %icmp_ln392_7, i1 %icmp_ln392_6

]]></Node>
<StgValue><ssdm name="or_ln392_3"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_157 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln392_3 = and i1 %or_ln392_3, i1 %tmp_157

]]></Node>
<StgValue><ssdm name="and_ln392_3"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln392 = br i1 %and_ln392_3, void, void %_ZgefRK3Ban.exit768

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_194 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="510" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_194 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln394_3 = and i1 %or_ln392_3, i1 %tmp_194

]]></Node>
<StgValue><ssdm name="and_ln394_3"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln394 = br i1 %and_ln394_3, void, void %_ZgefRK3Ban.exit768

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln397_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln397_3"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln397_3 = bitcast i32 %trunc_ln397_3

]]></Node>
<StgValue><ssdm name="bitcast_ln397_3"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_219 = fcmp_ogt  i32 %bitcast_ln397_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_218 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln397_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln397_7"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln397_6 = icmp_ne  i8 %tmp_218, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln397_6"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln397_7 = icmp_eq  i23 %trunc_ln397_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln397_7"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln397_3 = or i1 %icmp_ln397_7, i1 %icmp_ln397_6

]]></Node>
<StgValue><ssdm name="or_ln397_3"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_219 = fcmp_ogt  i32 %bitcast_ln397_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln397_3 = and i1 %or_ln397_3, i1 %tmp_219

]]></Node>
<StgValue><ssdm name="and_ln397_3"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln397 = br void %_ZgefRK3Ban.exit768

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln386_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln386_3"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln386_3 = bitcast i32 %trunc_ln386_3

]]></Node>
<StgValue><ssdm name="bitcast_ln386_3"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_92 = fcmp_ogt  i32 %bitcast_ln386_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln386_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln386_7"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln386_6 = icmp_ne  i8 %tmp_91, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln386_6"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln386_7 = icmp_eq  i23 %trunc_ln386_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln386_7"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln386_3 = or i1 %icmp_ln386_7, i1 %icmp_ln386_6

]]></Node>
<StgValue><ssdm name="or_ln386_3"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_92 = fcmp_ogt  i32 %bitcast_ln386_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln386_3 = and i1 %or_ln386_3, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln386_3"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln386 = br void %_ZgefRK3Ban.exit768

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZgefRK3Ban.exit768:0 %retval_0_i_i766 = phi i1 %and_ln386_3, void, i1 %and_ln397_3, void, i1 %res_20_loc_load, void %.preheader.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="retval_0_i_i766"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZgefRK3Ban.exit768:1 %out_103 = xor i1 %retval_0_i_i766, i1 1

]]></Node>
<StgValue><ssdm name="out_103"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1">
<![CDATA[
_ZgefRK3Ban.exit768:2 %zext_ln169 = zext i1 %out_103

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
_ZgefRK3Ban.exit768:3 %br_ln170 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln367_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln367_s"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln367_7 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln367_7"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_154 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln367_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln367_9 = trunc i32 %bitcast_ln367_7

]]></Node>
<StgValue><ssdm name="trunc_ln367_9"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln367_12 = icmp_ne  i8 %tmp_153, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln367_12"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln367_13 = icmp_eq  i23 %trunc_ln367_s, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln367_13"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln367_6 = or i1 %icmp_ln367_13, i1 %icmp_ln367_12

]]></Node>
<StgValue><ssdm name="or_ln367_6"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln367_14 = icmp_ne  i8 %tmp_154, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln367_14"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln367_15 = icmp_eq  i23 %trunc_ln367_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln367_15"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln367_7 = or i1 %icmp_ln367_15, i1 %icmp_ln367_14

]]></Node>
<StgValue><ssdm name="or_ln367_7"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln367_6 = and i1 %or_ln367_6, i1 %or_ln367_7

]]></Node>
<StgValue><ssdm name="and_ln367_6"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_155 = fcmp_olt  i32 %bitcast_ln367_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln367_7 = and i1 %and_ln367_6, i1 %tmp_155

]]></Node>
<StgValue><ssdm name="and_ln367_7"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln367 = br i1 %and_ln367_7, void, void %_ZlefRK3Ban.exit740

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_193 = fcmp_ogt  i32 %bitcast_ln367_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="555" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_193 = fcmp_ogt  i32 %bitcast_ln367_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln369_3 = and i1 %and_ln367_6, i1 %tmp_193

]]></Node>
<StgValue><ssdm name="and_ln369_3"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln369 = br i1 %and_ln369_3, void %.preheader1.preheader, void %_ZlefRK3Ban.exit740

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="558" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader1.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_121, i128 %b_op1_read, i1 %res_19_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="559" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader1.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_121, i128 %b_op1_read, i1 %res_19_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader1.preheader:1 %res_19_loc_load = load i1 %res_19_loc

]]></Node>
<StgValue><ssdm name="res_19_loc_load"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2 %br_ln0 = br void %_ZlefRK3Ban.exit740

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="562" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln356_3 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln356_3"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln356_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln356_3 = trunc i32 %bitcast_ln356_3

]]></Node>
<StgValue><ssdm name="trunc_ln356_3"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln356_6 = icmp_ne  i8 %tmp_151, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln356_6"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln356_7 = icmp_eq  i23 %trunc_ln356_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln356_7"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln356_3 = or i1 %icmp_ln356_7, i1 %icmp_ln356_6

]]></Node>
<StgValue><ssdm name="or_ln356_3"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_152 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln356_3 = and i1 %or_ln356_3, i1 %tmp_152

]]></Node>
<StgValue><ssdm name="and_ln356_3"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln356 = br i1 %and_ln356_3, void, void %_ZlefRK3Ban.exit740

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_192 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="572" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_192 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln358_3 = and i1 %or_ln356_3, i1 %tmp_192

]]></Node>
<StgValue><ssdm name="and_ln358_3"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln358 = br i1 %and_ln358_3, void, void %_ZlefRK3Ban.exit740

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="575" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln361_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln361_3"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln361_3 = bitcast i32 %trunc_ln361_3

]]></Node>
<StgValue><ssdm name="bitcast_ln361_3"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_217 = fcmp_olt  i32 %bitcast_ln361_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="578" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_216 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln361_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln361_7"/></StgValue>
</operation>

<operation id="580" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln361_6 = icmp_ne  i8 %tmp_216, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln361_6"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln361_7 = icmp_eq  i23 %trunc_ln361_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln361_7"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln361_3 = or i1 %icmp_ln361_7, i1 %icmp_ln361_6

]]></Node>
<StgValue><ssdm name="or_ln361_3"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_217 = fcmp_olt  i32 %bitcast_ln361_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln361_3 = and i1 %or_ln361_3, i1 %tmp_217

]]></Node>
<StgValue><ssdm name="and_ln361_3"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln361 = br void %_ZlefRK3Ban.exit740

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="586" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln350_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln350_3"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln350_3 = bitcast i32 %trunc_ln350_3

]]></Node>
<StgValue><ssdm name="bitcast_ln350_3"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_90 = fcmp_olt  i32 %bitcast_ln350_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="589" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln350_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln350_7"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln350_6 = icmp_ne  i8 %tmp_89, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln350_6"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln350_7 = icmp_eq  i23 %trunc_ln350_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln350_7"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln350_3 = or i1 %icmp_ln350_7, i1 %icmp_ln350_6

]]></Node>
<StgValue><ssdm name="or_ln350_3"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_90 = fcmp_olt  i32 %bitcast_ln350_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln350_3 = and i1 %or_ln350_3, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln350_3"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln350 = br void %_ZlefRK3Ban.exit740

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="597" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZlefRK3Ban.exit740:0 %retval_0_i_i738 = phi i1 %and_ln350_3, void, i1 %and_ln361_3, void, i1 %res_19_loc_load, void %.preheader1.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="retval_0_i_i738"/></StgValue>
</operation>

<operation id="598" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZlefRK3Ban.exit740:1 %out_102 = xor i1 %retval_0_i_i738, i1 1

]]></Node>
<StgValue><ssdm name="out_102"/></StgValue>
</operation>

<operation id="599" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1">
<![CDATA[
_ZlefRK3Ban.exit740:2 %zext_ln165 = zext i1 %out_102

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
_ZlefRK3Ban.exit740:3 %br_ln166 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="601" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_148 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln403_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln403_8"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln403_6 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln403_6"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln403_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="605" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln403_7 = trunc i32 %bitcast_ln403_6

]]></Node>
<StgValue><ssdm name="trunc_ln403_7"/></StgValue>
</operation>

<operation id="606" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln403_8 = icmp_ne  i8 %tmp_148, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln403_8"/></StgValue>
</operation>

<operation id="607" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln403_9 = icmp_eq  i23 %trunc_ln403_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln403_9"/></StgValue>
</operation>

<operation id="608" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln403_4 = or i1 %icmp_ln403_9, i1 %icmp_ln403_8

]]></Node>
<StgValue><ssdm name="or_ln403_4"/></StgValue>
</operation>

<operation id="609" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln403_10 = icmp_ne  i8 %tmp_149, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln403_10"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln403_11 = icmp_eq  i23 %trunc_ln403_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln403_11"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln403_5 = or i1 %icmp_ln403_11, i1 %icmp_ln403_10

]]></Node>
<StgValue><ssdm name="or_ln403_5"/></StgValue>
</operation>

<operation id="612" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln403_4 = and i1 %or_ln403_4, i1 %or_ln403_5

]]></Node>
<StgValue><ssdm name="and_ln403_4"/></StgValue>
</operation>

<operation id="613" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_150 = fcmp_ogt  i32 %bitcast_ln403_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="614" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln403_5 = and i1 %and_ln403_4, i1 %tmp_150

]]></Node>
<StgValue><ssdm name="and_ln403_5"/></StgValue>
</operation>

<operation id="615" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln403 = br i1 %and_ln403_5, void, void %_ZgefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="616" st_id="26" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_191 = fcmp_olt  i32 %bitcast_ln403_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="617" st_id="27" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_191 = fcmp_olt  i32 %bitcast_ln403_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln405_2 = and i1 %and_ln403_4, i1 %tmp_191

]]></Node>
<StgValue><ssdm name="and_ln405_2"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln405 = br i1 %and_ln405_2, void %.preheader2.preheader, void %_ZgefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="620" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader2.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_120, i128 %b_op1_read, i1 %res_18_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="621" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader2.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_120, i128 %b_op1_read, i1 %res_18_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="622" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader2.preheader:1 %res_18_loc_load = load i1 %res_18_loc

]]></Node>
<StgValue><ssdm name="res_18_loc_load"/></StgValue>
</operation>

<operation id="623" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2 %br_ln0 = br void %_ZgefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln392_2 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln392_2"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln392_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln392_2 = trunc i32 %bitcast_ln392_2

]]></Node>
<StgValue><ssdm name="trunc_ln392_2"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln392_4 = icmp_ne  i8 %tmp_146, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln392_4"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln392_5 = icmp_eq  i23 %trunc_ln392_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln392_5"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln392_2 = or i1 %icmp_ln392_5, i1 %icmp_ln392_4

]]></Node>
<StgValue><ssdm name="or_ln392_2"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_147 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln392_2 = and i1 %or_ln392_2, i1 %tmp_147

]]></Node>
<StgValue><ssdm name="and_ln392_2"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln392 = br i1 %and_ln392_2, void, void %_ZgefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_190 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="634" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_190 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln394_2 = and i1 %or_ln392_2, i1 %tmp_190

]]></Node>
<StgValue><ssdm name="and_ln394_2"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln394 = br i1 %and_ln394_2, void, void %_ZgefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln397_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln397_2"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln397_2 = bitcast i32 %trunc_ln397_2

]]></Node>
<StgValue><ssdm name="bitcast_ln397_2"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_215 = fcmp_ogt  i32 %bitcast_ln397_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="640" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_214 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="641" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln397_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln397_6"/></StgValue>
</operation>

<operation id="642" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln397_4 = icmp_ne  i8 %tmp_214, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln397_4"/></StgValue>
</operation>

<operation id="643" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln397_5 = icmp_eq  i23 %trunc_ln397_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln397_5"/></StgValue>
</operation>

<operation id="644" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln397_2 = or i1 %icmp_ln397_5, i1 %icmp_ln397_4

]]></Node>
<StgValue><ssdm name="or_ln397_2"/></StgValue>
</operation>

<operation id="645" st_id="34" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_215 = fcmp_ogt  i32 %bitcast_ln397_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="646" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln397_2 = and i1 %or_ln397_2, i1 %tmp_215

]]></Node>
<StgValue><ssdm name="and_ln397_2"/></StgValue>
</operation>

<operation id="647" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln397 = br void %_ZgefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="648" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln386_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln386_2"/></StgValue>
</operation>

<operation id="649" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln386_2 = bitcast i32 %trunc_ln386_2

]]></Node>
<StgValue><ssdm name="bitcast_ln386_2"/></StgValue>
</operation>

<operation id="650" st_id="35" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_88 = fcmp_ogt  i32 %bitcast_ln386_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="651" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="652" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln386_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln386_6"/></StgValue>
</operation>

<operation id="653" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln386_4 = icmp_ne  i8 %tmp_87, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln386_4"/></StgValue>
</operation>

<operation id="654" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln386_5 = icmp_eq  i23 %trunc_ln386_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln386_5"/></StgValue>
</operation>

<operation id="655" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln386_2 = or i1 %icmp_ln386_5, i1 %icmp_ln386_4

]]></Node>
<StgValue><ssdm name="or_ln386_2"/></StgValue>
</operation>

<operation id="656" st_id="36" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_88 = fcmp_ogt  i32 %bitcast_ln386_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="657" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln386_2 = and i1 %or_ln386_2, i1 %tmp_88

]]></Node>
<StgValue><ssdm name="and_ln386_2"/></StgValue>
</operation>

<operation id="658" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln386 = br void %_ZgefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="659" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZgefRK3Ban.exit:0 %retval_0_i_i711 = phi i1 %and_ln386_2, void, i1 %and_ln397_2, void, i1 %res_18_loc_load, void %.preheader2.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="retval_0_i_i711"/></StgValue>
</operation>

<operation id="660" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZgefRK3Ban.exit:1 %out_101 = xor i1 %retval_0_i_i711, i1 1

]]></Node>
<StgValue><ssdm name="out_101"/></StgValue>
</operation>

<operation id="661" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1">
<![CDATA[
_ZgefRK3Ban.exit:2 %zext_ln161 = zext i1 %out_101

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="662" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
_ZgefRK3Ban.exit:3 %br_ln162 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="663" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="664" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln367_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln367_8"/></StgValue>
</operation>

<operation id="665" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln367_6 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln367_6"/></StgValue>
</operation>

<operation id="666" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln367_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="667" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln367_7 = trunc i32 %bitcast_ln367_6

]]></Node>
<StgValue><ssdm name="trunc_ln367_7"/></StgValue>
</operation>

<operation id="668" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln367_8 = icmp_ne  i8 %tmp_143, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln367_8"/></StgValue>
</operation>

<operation id="669" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln367_9 = icmp_eq  i23 %trunc_ln367_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln367_9"/></StgValue>
</operation>

<operation id="670" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln367_4 = or i1 %icmp_ln367_9, i1 %icmp_ln367_8

]]></Node>
<StgValue><ssdm name="or_ln367_4"/></StgValue>
</operation>

<operation id="671" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln367_10 = icmp_ne  i8 %tmp_144, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln367_10"/></StgValue>
</operation>

<operation id="672" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln367_11 = icmp_eq  i23 %trunc_ln367_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln367_11"/></StgValue>
</operation>

<operation id="673" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln367_5 = or i1 %icmp_ln367_11, i1 %icmp_ln367_10

]]></Node>
<StgValue><ssdm name="or_ln367_5"/></StgValue>
</operation>

<operation id="674" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln367_4 = and i1 %or_ln367_4, i1 %or_ln367_5

]]></Node>
<StgValue><ssdm name="and_ln367_4"/></StgValue>
</operation>

<operation id="675" st_id="38" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_145 = fcmp_olt  i32 %bitcast_ln367_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="676" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln367_5 = and i1 %and_ln367_4, i1 %tmp_145

]]></Node>
<StgValue><ssdm name="and_ln367_5"/></StgValue>
</operation>

<operation id="677" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln367 = br i1 %and_ln367_5, void, void %_ZlefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="678" st_id="38" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_189 = fcmp_ogt  i32 %bitcast_ln367_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="679" st_id="39" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_189 = fcmp_ogt  i32 %bitcast_ln367_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="680" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln369_2 = and i1 %and_ln367_4, i1 %tmp_189

]]></Node>
<StgValue><ssdm name="and_ln369_2"/></StgValue>
</operation>

<operation id="681" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln369 = br i1 %and_ln369_2, void %.preheader3.preheader, void %_ZlefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="682" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader3.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_119, i128 %b_op1_read, i1 %res_17_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="683" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader3.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_119, i128 %b_op1_read, i1 %res_17_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="684" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader3.preheader:1 %res_17_loc_load = load i1 %res_17_loc

]]></Node>
<StgValue><ssdm name="res_17_loc_load"/></StgValue>
</operation>

<operation id="685" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2 %br_ln0 = br void %_ZlefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="686" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln356_2 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln356_2"/></StgValue>
</operation>

<operation id="687" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln356_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="688" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln356_2 = trunc i32 %bitcast_ln356_2

]]></Node>
<StgValue><ssdm name="trunc_ln356_2"/></StgValue>
</operation>

<operation id="689" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln356_4 = icmp_ne  i8 %tmp_141, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln356_4"/></StgValue>
</operation>

<operation id="690" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln356_5 = icmp_eq  i23 %trunc_ln356_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln356_5"/></StgValue>
</operation>

<operation id="691" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln356_2 = or i1 %icmp_ln356_5, i1 %icmp_ln356_4

]]></Node>
<StgValue><ssdm name="or_ln356_2"/></StgValue>
</operation>

<operation id="692" st_id="43" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_142 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="693" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln356_2 = and i1 %or_ln356_2, i1 %tmp_142

]]></Node>
<StgValue><ssdm name="and_ln356_2"/></StgValue>
</operation>

<operation id="694" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln356 = br i1 %and_ln356_2, void, void %_ZlefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="695" st_id="43" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_188 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="696" st_id="44" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_188 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="697" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln358_2 = and i1 %or_ln356_2, i1 %tmp_188

]]></Node>
<StgValue><ssdm name="and_ln358_2"/></StgValue>
</operation>

<operation id="698" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln358 = br i1 %and_ln358_2, void, void %_ZlefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="699" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln361_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln361_2"/></StgValue>
</operation>

<operation id="700" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln361_2 = bitcast i32 %trunc_ln361_2

]]></Node>
<StgValue><ssdm name="bitcast_ln361_2"/></StgValue>
</operation>

<operation id="701" st_id="45" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_213 = fcmp_olt  i32 %bitcast_ln361_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="702" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_212 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="703" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln361_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln361_6"/></StgValue>
</operation>

<operation id="704" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln361_4 = icmp_ne  i8 %tmp_212, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln361_4"/></StgValue>
</operation>

<operation id="705" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln361_5 = icmp_eq  i23 %trunc_ln361_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln361_5"/></StgValue>
</operation>

<operation id="706" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln361_2 = or i1 %icmp_ln361_5, i1 %icmp_ln361_4

]]></Node>
<StgValue><ssdm name="or_ln361_2"/></StgValue>
</operation>

<operation id="707" st_id="46" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_213 = fcmp_olt  i32 %bitcast_ln361_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="708" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln361_2 = and i1 %or_ln361_2, i1 %tmp_213

]]></Node>
<StgValue><ssdm name="and_ln361_2"/></StgValue>
</operation>

<operation id="709" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln361 = br void %_ZlefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="710" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln350_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln350_2"/></StgValue>
</operation>

<operation id="711" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln350_2 = bitcast i32 %trunc_ln350_2

]]></Node>
<StgValue><ssdm name="bitcast_ln350_2"/></StgValue>
</operation>

<operation id="712" st_id="47" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_86 = fcmp_olt  i32 %bitcast_ln350_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="713" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="714" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln350_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln350_6"/></StgValue>
</operation>

<operation id="715" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln350_4 = icmp_ne  i8 %tmp_85, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln350_4"/></StgValue>
</operation>

<operation id="716" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln350_5 = icmp_eq  i23 %trunc_ln350_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln350_5"/></StgValue>
</operation>

<operation id="717" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln350_2 = or i1 %icmp_ln350_5, i1 %icmp_ln350_4

]]></Node>
<StgValue><ssdm name="or_ln350_2"/></StgValue>
</operation>

<operation id="718" st_id="48" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_86 = fcmp_olt  i32 %bitcast_ln350_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="719" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln350_2 = and i1 %or_ln350_2, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="and_ln350_2"/></StgValue>
</operation>

<operation id="720" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln350 = br void %_ZlefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="721" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZlefRK3Ban.exit:0 %retval_0_i_i684 = phi i1 %and_ln350_2, void, i1 %and_ln361_2, void, i1 %res_17_loc_load, void %.preheader3.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="retval_0_i_i684"/></StgValue>
</operation>

<operation id="722" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZlefRK3Ban.exit:1 %out_100 = xor i1 %retval_0_i_i684, i1 1

]]></Node>
<StgValue><ssdm name="out_100"/></StgValue>
</operation>

<operation id="723" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="1">
<![CDATA[
_ZlefRK3Ban.exit:2 %zext_ln157 = zext i1 %out_100

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="724" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
_ZlefRK3Ban.exit:3 %br_ln158 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="725" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="726" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln61_20 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln61_20"/></StgValue>
</operation>

<operation id="727" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln61_11 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln61_11"/></StgValue>
</operation>

<operation id="728" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="729" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln61_28 = trunc i32 %bitcast_ln61_11

]]></Node>
<StgValue><ssdm name="trunc_ln61_28"/></StgValue>
</operation>

<operation id="730" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln61_24 = icmp_ne  i8 %tmp_82, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_24"/></StgValue>
</operation>

<operation id="731" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln61_25 = icmp_eq  i23 %trunc_ln61_20, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_25"/></StgValue>
</operation>

<operation id="732" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln61_9 = or i1 %icmp_ln61_25, i1 %icmp_ln61_24

]]></Node>
<StgValue><ssdm name="or_ln61_9"/></StgValue>
</operation>

<operation id="733" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln61_26 = icmp_ne  i8 %tmp_83, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_26"/></StgValue>
</operation>

<operation id="734" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln61_27 = icmp_eq  i23 %trunc_ln61_28, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_27"/></StgValue>
</operation>

<operation id="735" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln61_10 = or i1 %icmp_ln61_27, i1 %icmp_ln61_26

]]></Node>
<StgValue><ssdm name="or_ln61_10"/></StgValue>
</operation>

<operation id="736" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln61_9 = and i1 %or_ln61_9, i1 %or_ln61_10

]]></Node>
<StgValue><ssdm name="and_ln61_9"/></StgValue>
</operation>

<operation id="737" st_id="50" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_84 = fcmp_oeq  i32 %bitcast_ln61_5, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="738" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln61_10 = and i1 %and_ln61_9, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="and_ln61_10"/></StgValue>
</operation>

<operation id="739" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln61 = br i1 %and_ln61_10, void %._crit_edge112, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="740" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge112:0 %br_ln62 = br void %_ZnefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="741" st_id="50" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
<literal name="and_ln61_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_140 = fcmp_oeq  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="742" st_id="51" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_140 = fcmp_oeq  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="743" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln64 = br i1 %tmp_140, void %.preheader4.preheader, void %_ZnefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="744" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader4.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_118, i128 %b_op1_read, i1 %res_12_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="745" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader4.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_118, i128 %b_op1_read, i1 %res_12_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="746" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader4.preheader:1 %res_12_loc_load = load i1 %res_12_loc

]]></Node>
<StgValue><ssdm name="res_12_loc_load"/></StgValue>
</operation>

<operation id="747" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4.preheader:2 %phitmp = xor i1 %res_12_loc_load, i1 1

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="748" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:3 %br_ln0 = br void %_ZnefRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="749" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZnefRK3Ban.exit:0 %out_91 = phi i1 1, void %._crit_edge112, i1 %phitmp, void %.preheader4.preheader, i1 0, void

]]></Node>
<StgValue><ssdm name="out_91"/></StgValue>
</operation>

<operation id="750" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="1">
<![CDATA[
_ZnefRK3Ban.exit:1 %zext_ln153 = zext i1 %out_91

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="751" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
_ZnefRK3Ban.exit:2 %br_ln154 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="752" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="753" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln61_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln61_18"/></StgValue>
</operation>

<operation id="754" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln61_10 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln61_10"/></StgValue>
</operation>

<operation id="755" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="756" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln61_25 = trunc i32 %bitcast_ln61_10

]]></Node>
<StgValue><ssdm name="trunc_ln61_25"/></StgValue>
</operation>

<operation id="757" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln61_20 = icmp_ne  i8 %tmp_79, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_20"/></StgValue>
</operation>

<operation id="758" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln61_21 = icmp_eq  i23 %trunc_ln61_18, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_21"/></StgValue>
</operation>

<operation id="759" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln61_7 = or i1 %icmp_ln61_21, i1 %icmp_ln61_20

]]></Node>
<StgValue><ssdm name="or_ln61_7"/></StgValue>
</operation>

<operation id="760" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln61_22 = icmp_ne  i8 %tmp_80, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_22"/></StgValue>
</operation>

<operation id="761" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln61_23 = icmp_eq  i23 %trunc_ln61_25, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_23"/></StgValue>
</operation>

<operation id="762" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln61_8 = or i1 %icmp_ln61_23, i1 %icmp_ln61_22

]]></Node>
<StgValue><ssdm name="or_ln61_8"/></StgValue>
</operation>

<operation id="763" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln61_7 = and i1 %or_ln61_7, i1 %or_ln61_8

]]></Node>
<StgValue><ssdm name="and_ln61_7"/></StgValue>
</operation>

<operation id="764" st_id="56" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_81 = fcmp_oeq  i32 %bitcast_ln61_4, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="765" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln61_8 = and i1 %and_ln61_7, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="and_ln61_8"/></StgValue>
</operation>

<operation id="766" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln61 = br i1 %and_ln61_8, void %._crit_edge109, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="767" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge109:0 %br_ln62 = br void %_ZeqfRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="768" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
<literal name="and_ln61_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_138 = fcmp_oeq  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="769" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_138 = fcmp_oeq  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="770" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln64 = br i1 %tmp_138, void %.preheader5.preheader, void %_ZeqfRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="771" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader5.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_117, i128 %b_op1_read, i1 %res_11_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="772" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader5.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_117, i128 %b_op1_read, i1 %res_11_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="773" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader5.preheader:1 %res_11_loc_load = load i1 %res_11_loc

]]></Node>
<StgValue><ssdm name="res_11_loc_load"/></StgValue>
</operation>

<operation id="774" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:2 %br_ln0 = br void %_ZeqfRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="775" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZeqfRK3Ban.exit:0 %out_73 = phi i1 0, void %._crit_edge109, i1 %res_11_loc_load, void %.preheader5.preheader, i1 1, void

]]></Node>
<StgValue><ssdm name="out_73"/></StgValue>
</operation>

<operation id="776" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="1">
<![CDATA[
_ZeqfRK3Ban.exit:1 %zext_ln149 = zext i1 %out_73

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="777" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
_ZeqfRK3Ban.exit:2 %br_ln150 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="778" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="779" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln367_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln367_6"/></StgValue>
</operation>

<operation id="780" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln367_5 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln367_5"/></StgValue>
</operation>

<operation id="781" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln367_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="782" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln367_5 = trunc i32 %bitcast_ln367_5

]]></Node>
<StgValue><ssdm name="trunc_ln367_5"/></StgValue>
</operation>

<operation id="783" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln367_4 = icmp_ne  i8 %tmp_134, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln367_4"/></StgValue>
</operation>

<operation id="784" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln367_5 = icmp_eq  i23 %trunc_ln367_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln367_5"/></StgValue>
</operation>

<operation id="785" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln367_2 = or i1 %icmp_ln367_5, i1 %icmp_ln367_4

]]></Node>
<StgValue><ssdm name="or_ln367_2"/></StgValue>
</operation>

<operation id="786" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln367_6 = icmp_ne  i8 %tmp_135, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln367_6"/></StgValue>
</operation>

<operation id="787" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln367_7 = icmp_eq  i23 %trunc_ln367_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln367_7"/></StgValue>
</operation>

<operation id="788" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln367_3 = or i1 %icmp_ln367_7, i1 %icmp_ln367_6

]]></Node>
<StgValue><ssdm name="or_ln367_3"/></StgValue>
</operation>

<operation id="789" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln367_2 = and i1 %or_ln367_2, i1 %or_ln367_3

]]></Node>
<StgValue><ssdm name="and_ln367_2"/></StgValue>
</operation>

<operation id="790" st_id="62" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_136 = fcmp_olt  i32 %bitcast_ln367_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="791" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln367_3 = and i1 %and_ln367_2, i1 %tmp_136

]]></Node>
<StgValue><ssdm name="and_ln367_3"/></StgValue>
</operation>

<operation id="792" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln367 = br i1 %and_ln367_3, void, void %_ZNK3BangeEf.exit

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="793" st_id="62" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_187 = fcmp_ogt  i32 %bitcast_ln367_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="794" st_id="63" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_187 = fcmp_ogt  i32 %bitcast_ln367_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="795" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln369_1 = and i1 %and_ln367_2, i1 %tmp_187

]]></Node>
<StgValue><ssdm name="and_ln369_1"/></StgValue>
</operation>

<operation id="796" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln369 = br i1 %and_ln369_1, void %.preheader6.preheader, void %_ZNK3BangeEf.exit

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="797" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader6.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_116, i128 %b_op1_read, i1 %res_16_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="798" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader6.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_116, i128 %b_op1_read, i1 %res_16_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="799" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader6.preheader:1 %res_16_loc_load = load i1 %res_16_loc

]]></Node>
<StgValue><ssdm name="res_16_loc_load"/></StgValue>
</operation>

<operation id="800" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:2 %br_ln0 = br void %_ZNK3BangeEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="801" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln356_1 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln356_1"/></StgValue>
</operation>

<operation id="802" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln356_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="803" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln356_1 = trunc i32 %bitcast_ln356_1

]]></Node>
<StgValue><ssdm name="trunc_ln356_1"/></StgValue>
</operation>

<operation id="804" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln356_2 = icmp_ne  i8 %tmp_132, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln356_2"/></StgValue>
</operation>

<operation id="805" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln356_3 = icmp_eq  i23 %trunc_ln356_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln356_3"/></StgValue>
</operation>

<operation id="806" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln356_1 = or i1 %icmp_ln356_3, i1 %icmp_ln356_2

]]></Node>
<StgValue><ssdm name="or_ln356_1"/></StgValue>
</operation>

<operation id="807" st_id="67" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_133 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="808" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln356_1 = and i1 %or_ln356_1, i1 %tmp_133

]]></Node>
<StgValue><ssdm name="and_ln356_1"/></StgValue>
</operation>

<operation id="809" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln356 = br i1 %and_ln356_1, void, void %_ZNK3BangeEf.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="810" st_id="67" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_186 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="811" st_id="68" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_186 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="812" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln358_1 = and i1 %or_ln356_1, i1 %tmp_186

]]></Node>
<StgValue><ssdm name="and_ln358_1"/></StgValue>
</operation>

<operation id="813" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln358 = br i1 %and_ln358_1, void, void %_ZNK3BangeEf.exit

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="814" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln361_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln361_1"/></StgValue>
</operation>

<operation id="815" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln361_1 = bitcast i32 %trunc_ln361_1

]]></Node>
<StgValue><ssdm name="bitcast_ln361_1"/></StgValue>
</operation>

<operation id="816" st_id="69" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_211 = fcmp_olt  i32 %bitcast_ln361_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="817" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_210 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="818" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln361_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln361_5"/></StgValue>
</operation>

<operation id="819" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln361_2 = icmp_ne  i8 %tmp_210, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln361_2"/></StgValue>
</operation>

<operation id="820" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln361_3 = icmp_eq  i23 %trunc_ln361_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln361_3"/></StgValue>
</operation>

<operation id="821" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln361_1 = or i1 %icmp_ln361_3, i1 %icmp_ln361_2

]]></Node>
<StgValue><ssdm name="or_ln361_1"/></StgValue>
</operation>

<operation id="822" st_id="70" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_211 = fcmp_olt  i32 %bitcast_ln361_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="823" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln361_1 = and i1 %or_ln361_1, i1 %tmp_211

]]></Node>
<StgValue><ssdm name="and_ln361_1"/></StgValue>
</operation>

<operation id="824" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln361 = br void %_ZNK3BangeEf.exit

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="825" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln350_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln350_1"/></StgValue>
</operation>

<operation id="826" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln350_1 = bitcast i32 %trunc_ln350_1

]]></Node>
<StgValue><ssdm name="bitcast_ln350_1"/></StgValue>
</operation>

<operation id="827" st_id="71" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_78 = fcmp_olt  i32 %bitcast_ln350_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="828" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="829" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln350_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln350_5"/></StgValue>
</operation>

<operation id="830" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln350_2 = icmp_ne  i8 %tmp_77, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln350_2"/></StgValue>
</operation>

<operation id="831" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln350_3 = icmp_eq  i23 %trunc_ln350_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln350_3"/></StgValue>
</operation>

<operation id="832" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln350_1 = or i1 %icmp_ln350_3, i1 %icmp_ln350_2

]]></Node>
<StgValue><ssdm name="or_ln350_1"/></StgValue>
</operation>

<operation id="833" st_id="72" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_78 = fcmp_olt  i32 %bitcast_ln350_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="834" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln350_1 = and i1 %or_ln350_1, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln350_1"/></StgValue>
</operation>

<operation id="835" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln350 = br void %_ZNK3BangeEf.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="836" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZNK3BangeEf.exit:0 %retval_0_i_i624 = phi i1 %and_ln350_1, void, i1 %and_ln361_1, void, i1 %res_16_loc_load, void %.preheader6.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="retval_0_i_i624"/></StgValue>
</operation>

<operation id="837" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BangeEf.exit:1 %out_99 = xor i1 %retval_0_i_i624, i1 1

]]></Node>
<StgValue><ssdm name="out_99"/></StgValue>
</operation>

<operation id="838" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BangeEf.exit:2 %zext_ln145 = zext i1 %out_99

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="839" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BangeEf.exit:3 %br_ln146 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="840" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="841" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln403_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln403_6"/></StgValue>
</operation>

<operation id="842" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln403_5 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln403_5"/></StgValue>
</operation>

<operation id="843" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln403_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="844" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln403_5 = trunc i32 %bitcast_ln403_5

]]></Node>
<StgValue><ssdm name="trunc_ln403_5"/></StgValue>
</operation>

<operation id="845" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln403_4 = icmp_ne  i8 %tmp_129, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln403_4"/></StgValue>
</operation>

<operation id="846" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln403_5 = icmp_eq  i23 %trunc_ln403_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln403_5"/></StgValue>
</operation>

<operation id="847" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln403_2 = or i1 %icmp_ln403_5, i1 %icmp_ln403_4

]]></Node>
<StgValue><ssdm name="or_ln403_2"/></StgValue>
</operation>

<operation id="848" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln403_6 = icmp_ne  i8 %tmp_130, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln403_6"/></StgValue>
</operation>

<operation id="849" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln403_7 = icmp_eq  i23 %trunc_ln403_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln403_7"/></StgValue>
</operation>

<operation id="850" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln403_3 = or i1 %icmp_ln403_7, i1 %icmp_ln403_6

]]></Node>
<StgValue><ssdm name="or_ln403_3"/></StgValue>
</operation>

<operation id="851" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln403_2 = and i1 %or_ln403_2, i1 %or_ln403_3

]]></Node>
<StgValue><ssdm name="and_ln403_2"/></StgValue>
</operation>

<operation id="852" st_id="74" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_131 = fcmp_ogt  i32 %bitcast_ln403_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="853" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln403_3 = and i1 %and_ln403_2, i1 %tmp_131

]]></Node>
<StgValue><ssdm name="and_ln403_3"/></StgValue>
</operation>

<operation id="854" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln403 = br i1 %and_ln403_3, void, void %_ZNK3BanleEf.exit

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="855" st_id="74" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_185 = fcmp_olt  i32 %bitcast_ln403_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="856" st_id="75" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_185 = fcmp_olt  i32 %bitcast_ln403_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="857" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln405_1 = and i1 %and_ln403_2, i1 %tmp_185

]]></Node>
<StgValue><ssdm name="and_ln405_1"/></StgValue>
</operation>

<operation id="858" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln405 = br i1 %and_ln405_1, void %.preheader7.preheader, void %_ZNK3BanleEf.exit

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="859" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader7.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_115, i128 %b_op1_read, i1 %res_15_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="860" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader7.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_115, i128 %b_op1_read, i1 %res_15_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="861" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader7.preheader:1 %res_15_loc_load = load i1 %res_15_loc

]]></Node>
<StgValue><ssdm name="res_15_loc_load"/></StgValue>
</operation>

<operation id="862" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:2 %br_ln0 = br void %_ZNK3BanleEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="863" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln392_1 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln392_1"/></StgValue>
</operation>

<operation id="864" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln392_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="865" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln392_1 = trunc i32 %bitcast_ln392_1

]]></Node>
<StgValue><ssdm name="trunc_ln392_1"/></StgValue>
</operation>

<operation id="866" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln392_2 = icmp_ne  i8 %tmp_127, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln392_2"/></StgValue>
</operation>

<operation id="867" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln392_3 = icmp_eq  i23 %trunc_ln392_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln392_3"/></StgValue>
</operation>

<operation id="868" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln392_1 = or i1 %icmp_ln392_3, i1 %icmp_ln392_2

]]></Node>
<StgValue><ssdm name="or_ln392_1"/></StgValue>
</operation>

<operation id="869" st_id="79" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_128 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="870" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln392_1 = and i1 %or_ln392_1, i1 %tmp_128

]]></Node>
<StgValue><ssdm name="and_ln392_1"/></StgValue>
</operation>

<operation id="871" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln392 = br i1 %and_ln392_1, void, void %_ZNK3BanleEf.exit

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="872" st_id="79" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_184 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="873" st_id="80" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_184 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="874" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln394_1 = and i1 %or_ln392_1, i1 %tmp_184

]]></Node>
<StgValue><ssdm name="and_ln394_1"/></StgValue>
</operation>

<operation id="875" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln394 = br i1 %and_ln394_1, void, void %_ZNK3BanleEf.exit

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="876" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln397_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln397_1"/></StgValue>
</operation>

<operation id="877" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln397_1 = bitcast i32 %trunc_ln397_1

]]></Node>
<StgValue><ssdm name="bitcast_ln397_1"/></StgValue>
</operation>

<operation id="878" st_id="81" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_209 = fcmp_ogt  i32 %bitcast_ln397_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="879" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_208 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="880" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln397_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln397_5"/></StgValue>
</operation>

<operation id="881" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln397_2 = icmp_ne  i8 %tmp_208, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln397_2"/></StgValue>
</operation>

<operation id="882" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln397_3 = icmp_eq  i23 %trunc_ln397_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln397_3"/></StgValue>
</operation>

<operation id="883" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln397_1 = or i1 %icmp_ln397_3, i1 %icmp_ln397_2

]]></Node>
<StgValue><ssdm name="or_ln397_1"/></StgValue>
</operation>

<operation id="884" st_id="82" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_209 = fcmp_ogt  i32 %bitcast_ln397_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="885" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln397_1 = and i1 %or_ln397_1, i1 %tmp_209

]]></Node>
<StgValue><ssdm name="and_ln397_1"/></StgValue>
</operation>

<operation id="886" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln397 = br void %_ZNK3BanleEf.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="887" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln386_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln386_1"/></StgValue>
</operation>

<operation id="888" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln386_1 = bitcast i32 %trunc_ln386_1

]]></Node>
<StgValue><ssdm name="bitcast_ln386_1"/></StgValue>
</operation>

<operation id="889" st_id="83" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_76 = fcmp_ogt  i32 %bitcast_ln386_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="890" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="891" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln386_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln386_5"/></StgValue>
</operation>

<operation id="892" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln386_2 = icmp_ne  i8 %tmp_75, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln386_2"/></StgValue>
</operation>

<operation id="893" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln386_3 = icmp_eq  i23 %trunc_ln386_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln386_3"/></StgValue>
</operation>

<operation id="894" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln386_1 = or i1 %icmp_ln386_3, i1 %icmp_ln386_2

]]></Node>
<StgValue><ssdm name="or_ln386_1"/></StgValue>
</operation>

<operation id="895" st_id="84" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_76 = fcmp_ogt  i32 %bitcast_ln386_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="896" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln386_1 = and i1 %or_ln386_1, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln386_1"/></StgValue>
</operation>

<operation id="897" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln386 = br void %_ZNK3BanleEf.exit

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="898" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZNK3BanleEf.exit:0 %retval_0_i_i605 = phi i1 %and_ln386_1, void, i1 %and_ln397_1, void, i1 %res_15_loc_load, void %.preheader7.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="retval_0_i_i605"/></StgValue>
</operation>

<operation id="899" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BanleEf.exit:1 %out_98 = xor i1 %retval_0_i_i605, i1 1

]]></Node>
<StgValue><ssdm name="out_98"/></StgValue>
</operation>

<operation id="900" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BanleEf.exit:2 %zext_ln141 = zext i1 %out_98

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="901" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BanleEf.exit:3 %br_ln142 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="902" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="903" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln403_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln403_4"/></StgValue>
</operation>

<operation id="904" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln403_4 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln403_4"/></StgValue>
</operation>

<operation id="905" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln403_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="906" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln403 = trunc i32 %bitcast_ln403_4

]]></Node>
<StgValue><ssdm name="trunc_ln403"/></StgValue>
</operation>

<operation id="907" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln403 = icmp_ne  i8 %tmp_124, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln403"/></StgValue>
</operation>

<operation id="908" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln403_1 = icmp_eq  i23 %trunc_ln403_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln403_1"/></StgValue>
</operation>

<operation id="909" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln403 = or i1 %icmp_ln403_1, i1 %icmp_ln403

]]></Node>
<StgValue><ssdm name="or_ln403"/></StgValue>
</operation>

<operation id="910" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln403_2 = icmp_ne  i8 %tmp_125, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln403_2"/></StgValue>
</operation>

<operation id="911" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln403_3 = icmp_eq  i23 %trunc_ln403, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln403_3"/></StgValue>
</operation>

<operation id="912" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln403_1 = or i1 %icmp_ln403_3, i1 %icmp_ln403_2

]]></Node>
<StgValue><ssdm name="or_ln403_1"/></StgValue>
</operation>

<operation id="913" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln403 = and i1 %or_ln403, i1 %or_ln403_1

]]></Node>
<StgValue><ssdm name="and_ln403"/></StgValue>
</operation>

<operation id="914" st_id="86" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_126 = fcmp_ogt  i32 %bitcast_ln403, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="915" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln403_1 = and i1 %and_ln403, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="and_ln403_1"/></StgValue>
</operation>

<operation id="916" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln403 = br i1 %and_ln403_1, void, void %_ZNK3BangtEf.exit

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="917" st_id="86" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln403_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_183 = fcmp_olt  i32 %bitcast_ln403, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="918" st_id="87" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_183 = fcmp_olt  i32 %bitcast_ln403, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="919" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln405 = and i1 %and_ln403, i1 %tmp_183

]]></Node>
<StgValue><ssdm name="and_ln405"/></StgValue>
</operation>

<operation id="920" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln405 = br i1 %and_ln405, void %.preheader8.preheader, void %_ZNK3BangtEf.exit

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="921" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader8.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_1, i128 %b_op1_read, i1 %res_14_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="922" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader8.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_1, i128 %b_op1_read, i1 %res_14_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="923" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader8.preheader:1 %res_14_loc_load = load i1 %res_14_loc

]]></Node>
<StgValue><ssdm name="res_14_loc_load"/></StgValue>
</operation>

<operation id="924" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:2 %br_ln0 = br void %_ZNK3BangtEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="925" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln392 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln392"/></StgValue>
</operation>

<operation id="926" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln392, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="927" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln392 = trunc i32 %bitcast_ln392

]]></Node>
<StgValue><ssdm name="trunc_ln392"/></StgValue>
</operation>

<operation id="928" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln392 = icmp_ne  i8 %tmp_122, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="929" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln392_1 = icmp_eq  i23 %trunc_ln392, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln392_1"/></StgValue>
</operation>

<operation id="930" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln392 = or i1 %icmp_ln392_1, i1 %icmp_ln392

]]></Node>
<StgValue><ssdm name="or_ln392"/></StgValue>
</operation>

<operation id="931" st_id="91" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_123 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="932" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln392 = and i1 %or_ln392, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="and_ln392"/></StgValue>
</operation>

<operation id="933" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln392 = br i1 %and_ln392, void, void %_ZNK3BangtEf.exit

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="934" st_id="91" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_182 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="935" st_id="92" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_182 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="936" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln394 = and i1 %or_ln392, i1 %tmp_182

]]></Node>
<StgValue><ssdm name="and_ln394"/></StgValue>
</operation>

<operation id="937" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln394 = br i1 %and_ln394, void, void %_ZNK3BangtEf.exit

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="938" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="939" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln397 = bitcast i32 %trunc_ln11

]]></Node>
<StgValue><ssdm name="bitcast_ln397"/></StgValue>
</operation>

<operation id="940" st_id="93" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_207 = fcmp_ogt  i32 %bitcast_ln397, i32 0

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="941" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_206 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="942" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln397_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln397_4"/></StgValue>
</operation>

<operation id="943" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln397 = icmp_ne  i8 %tmp_206, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln397"/></StgValue>
</operation>

<operation id="944" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln397_1 = icmp_eq  i23 %trunc_ln397_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln397_1"/></StgValue>
</operation>

<operation id="945" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln397 = or i1 %icmp_ln397_1, i1 %icmp_ln397

]]></Node>
<StgValue><ssdm name="or_ln397"/></StgValue>
</operation>

<operation id="946" st_id="94" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_207 = fcmp_ogt  i32 %bitcast_ln397, i32 0

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="947" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln397 = and i1 %or_ln397, i1 %tmp_207

]]></Node>
<StgValue><ssdm name="and_ln397"/></StgValue>
</operation>

<operation id="948" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln397 = br void %_ZNK3BangtEf.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="949" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="950" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln386 = bitcast i32 %trunc_ln6

]]></Node>
<StgValue><ssdm name="bitcast_ln386"/></StgValue>
</operation>

<operation id="951" st_id="95" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_74 = fcmp_ogt  i32 %bitcast_ln386, i32 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="952" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="953" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln386_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln386_4"/></StgValue>
</operation>

<operation id="954" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln386 = icmp_ne  i8 %tmp_73, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln386"/></StgValue>
</operation>

<operation id="955" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln386_1 = icmp_eq  i23 %trunc_ln386_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln386_1"/></StgValue>
</operation>

<operation id="956" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln386 = or i1 %icmp_ln386_1, i1 %icmp_ln386

]]></Node>
<StgValue><ssdm name="or_ln386"/></StgValue>
</operation>

<operation id="957" st_id="96" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_74 = fcmp_ogt  i32 %bitcast_ln386, i32 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="958" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln386 = and i1 %or_ln386, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln386"/></StgValue>
</operation>

<operation id="959" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln386 = br void %_ZNK3BangtEf.exit

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="960" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZNK3BangtEf.exit:0 %out_76 = phi i1 %and_ln386, void, i1 %and_ln397, void, i1 %res_14_loc_load, void %.preheader8.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="out_76"/></StgValue>
</operation>

<operation id="961" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BangtEf.exit:1 %zext_ln137 = zext i1 %out_76

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="962" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BangtEf.exit:2 %br_ln138 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="963" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="964" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln367_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln367_4"/></StgValue>
</operation>

<operation id="965" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln367_4 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln367_4"/></StgValue>
</operation>

<operation id="966" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln367_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="967" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln367 = trunc i32 %bitcast_ln367_4

]]></Node>
<StgValue><ssdm name="trunc_ln367"/></StgValue>
</operation>

<operation id="968" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln367 = icmp_ne  i8 %tmp_119, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln367"/></StgValue>
</operation>

<operation id="969" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln367_1 = icmp_eq  i23 %trunc_ln367_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln367_1"/></StgValue>
</operation>

<operation id="970" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln367 = or i1 %icmp_ln367_1, i1 %icmp_ln367

]]></Node>
<StgValue><ssdm name="or_ln367"/></StgValue>
</operation>

<operation id="971" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln367_2 = icmp_ne  i8 %tmp_120, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln367_2"/></StgValue>
</operation>

<operation id="972" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln367_3 = icmp_eq  i23 %trunc_ln367, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln367_3"/></StgValue>
</operation>

<operation id="973" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln367_1 = or i1 %icmp_ln367_3, i1 %icmp_ln367_2

]]></Node>
<StgValue><ssdm name="or_ln367_1"/></StgValue>
</operation>

<operation id="974" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln367 = and i1 %or_ln367, i1 %or_ln367_1

]]></Node>
<StgValue><ssdm name="and_ln367"/></StgValue>
</operation>

<operation id="975" st_id="98" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_121 = fcmp_olt  i32 %bitcast_ln367, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="976" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln367_1 = and i1 %and_ln367, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln367_1"/></StgValue>
</operation>

<operation id="977" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln367 = br i1 %and_ln367_1, void, void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="978" st_id="98" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_181 = fcmp_ogt  i32 %bitcast_ln367, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="979" st_id="99" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_181 = fcmp_ogt  i32 %bitcast_ln367, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="980" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln369 = and i1 %and_ln367, i1 %tmp_181

]]></Node>
<StgValue><ssdm name="and_ln369"/></StgValue>
</operation>

<operation id="981" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln369 = br i1 %and_ln369, void %.preheader9.preheader, void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="982" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader9.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_1, i128 %b_op1_read, i1 %res_13_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="983" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader9.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_1, i128 %b_op1_read, i1 %res_13_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="984" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader9.preheader:1 %res_13_loc_load = load i1 %res_13_loc

]]></Node>
<StgValue><ssdm name="res_13_loc_load"/></StgValue>
</operation>

<operation id="985" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:2 %br_ln0 = br void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="986" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln356 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln356"/></StgValue>
</operation>

<operation id="987" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln356, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="988" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln356 = trunc i32 %bitcast_ln356

]]></Node>
<StgValue><ssdm name="trunc_ln356"/></StgValue>
</operation>

<operation id="989" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln356 = icmp_ne  i8 %tmp_117, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln356"/></StgValue>
</operation>

<operation id="990" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln356_1 = icmp_eq  i23 %trunc_ln356, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln356_1"/></StgValue>
</operation>

<operation id="991" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln356 = or i1 %icmp_ln356_1, i1 %icmp_ln356

]]></Node>
<StgValue><ssdm name="or_ln356"/></StgValue>
</operation>

<operation id="992" st_id="103" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_118 = fcmp_ogt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="993" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln356 = and i1 %or_ln356, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="and_ln356"/></StgValue>
</operation>

<operation id="994" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln356 = br i1 %and_ln356, void, void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="995" st_id="103" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_180 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="996" st_id="104" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_180 = fcmp_olt  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="997" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln358 = and i1 %or_ln356, i1 %tmp_180

]]></Node>
<StgValue><ssdm name="and_ln358"/></StgValue>
</operation>

<operation id="998" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln358 = br i1 %and_ln358, void, void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="999" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="1000" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln361 = bitcast i32 %trunc_ln10

]]></Node>
<StgValue><ssdm name="bitcast_ln361"/></StgValue>
</operation>

<operation id="1001" st_id="105" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_205 = fcmp_olt  i32 %bitcast_ln361, i32 0

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1002" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_204 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1003" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln361_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln361_4"/></StgValue>
</operation>

<operation id="1004" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln361 = icmp_ne  i8 %tmp_204, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>

<operation id="1005" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln361_1 = icmp_eq  i23 %trunc_ln361_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln361_1"/></StgValue>
</operation>

<operation id="1006" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln361 = or i1 %icmp_ln361_1, i1 %icmp_ln361

]]></Node>
<StgValue><ssdm name="or_ln361"/></StgValue>
</operation>

<operation id="1007" st_id="106" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_205 = fcmp_olt  i32 %bitcast_ln361, i32 0

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1008" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln361 = and i1 %or_ln361, i1 %tmp_205

]]></Node>
<StgValue><ssdm name="and_ln361"/></StgValue>
</operation>

<operation id="1009" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln361 = br void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1010" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="1011" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln350 = bitcast i32 %trunc_ln5

]]></Node>
<StgValue><ssdm name="bitcast_ln350"/></StgValue>
</operation>

<operation id="1012" st_id="107" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_72 = fcmp_olt  i32 %bitcast_ln350, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1013" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1014" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln350_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln350_4"/></StgValue>
</operation>

<operation id="1015" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln350 = icmp_ne  i8 %tmp_71, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="1016" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln350_1 = icmp_eq  i23 %trunc_ln350_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln350_1"/></StgValue>
</operation>

<operation id="1017" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln350 = or i1 %icmp_ln350_1, i1 %icmp_ln350

]]></Node>
<StgValue><ssdm name="or_ln350"/></StgValue>
</operation>

<operation id="1018" st_id="108" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_72 = fcmp_olt  i32 %bitcast_ln350, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1019" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln350 = and i1 %or_ln350, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln350"/></StgValue>
</operation>

<operation id="1020" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln350 = br void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1021" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZNK3BanltEf.exit:0 %out_75 = phi i1 %and_ln350, void, i1 %and_ln361, void, i1 %res_13_loc_load, void %.preheader9.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="out_75"/></StgValue>
</operation>

<operation id="1022" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BanltEf.exit:1 %zext_ln133 = zext i1 %out_75

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="1023" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BanltEf.exit:2 %br_ln134 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1024" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1025" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln61_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln61_17"/></StgValue>
</operation>

<operation id="1026" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln61_9 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln61_9"/></StgValue>
</operation>

<operation id="1027" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1028" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln61_23 = trunc i32 %bitcast_ln61_9

]]></Node>
<StgValue><ssdm name="trunc_ln61_23"/></StgValue>
</operation>

<operation id="1029" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln61_16 = icmp_ne  i8 %tmp_68, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_16"/></StgValue>
</operation>

<operation id="1030" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln61_17 = icmp_eq  i23 %trunc_ln61_17, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_17"/></StgValue>
</operation>

<operation id="1031" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln61_5 = or i1 %icmp_ln61_17, i1 %icmp_ln61_16

]]></Node>
<StgValue><ssdm name="or_ln61_5"/></StgValue>
</operation>

<operation id="1032" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln61_18 = icmp_ne  i8 %tmp_69, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_18"/></StgValue>
</operation>

<operation id="1033" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln61_19 = icmp_eq  i23 %trunc_ln61_23, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_19"/></StgValue>
</operation>

<operation id="1034" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln61_6 = or i1 %icmp_ln61_19, i1 %icmp_ln61_18

]]></Node>
<StgValue><ssdm name="or_ln61_6"/></StgValue>
</operation>

<operation id="1035" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln61_5 = and i1 %or_ln61_5, i1 %or_ln61_6

]]></Node>
<StgValue><ssdm name="and_ln61_5"/></StgValue>
</operation>

<operation id="1036" st_id="110" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_70 = fcmp_oeq  i32 %bitcast_ln61_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1037" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln61_6 = and i1 %and_ln61_5, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln61_6"/></StgValue>
</operation>

<operation id="1038" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln61 = br i1 %and_ln61_6, void %._crit_edge82, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1039" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge82:0 %br_ln62 = br void %_ZNK3BanneEf.exit

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="1040" st_id="110" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
<literal name="and_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_116 = fcmp_oeq  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1041" st_id="111" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_116 = fcmp_oeq  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1042" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln64 = br i1 %tmp_116, void %.preheader10.preheader, void %_ZNK3BanneEf.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1043" st_id="112" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader10.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_114, i128 %b_op1_read, i1 %res_10_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1044" st_id="113" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader10.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_114, i128 %b_op1_read, i1 %res_10_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1045" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader10.preheader:1 %res_10_loc_load = load i1 %res_10_loc

]]></Node>
<StgValue><ssdm name="res_10_loc_load"/></StgValue>
</operation>

<operation id="1046" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10.preheader:2 %phitmp77 = xor i1 %res_10_loc_load, i1 1

]]></Node>
<StgValue><ssdm name="phitmp77"/></StgValue>
</operation>

<operation id="1047" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:3 %br_ln0 = br void %_ZNK3BanneEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1048" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZNK3BanneEf.exit:0 %out_90 = phi i1 1, void %._crit_edge82, i1 %phitmp77, void %.preheader10.preheader, i1 0, void

]]></Node>
<StgValue><ssdm name="out_90"/></StgValue>
</operation>

<operation id="1049" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BanneEf.exit:1 %zext_ln129 = zext i1 %out_90

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="1050" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BanneEf.exit:2 %br_ln130 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1051" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1052" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln61_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln61_11"/></StgValue>
</operation>

<operation id="1053" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln61_8 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln61_8"/></StgValue>
</operation>

<operation id="1054" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1055" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="23" op_0_bw="32">
<![CDATA[
:6 %trunc_ln61 = trunc i32 %bitcast_ln61_8

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="1056" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln61_12 = icmp_ne  i8 %tmp_65, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_12"/></StgValue>
</operation>

<operation id="1057" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8 %icmp_ln61_13 = icmp_eq  i23 %trunc_ln61_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_13"/></StgValue>
</operation>

<operation id="1058" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln61_3 = or i1 %icmp_ln61_13, i1 %icmp_ln61_12

]]></Node>
<StgValue><ssdm name="or_ln61_3"/></StgValue>
</operation>

<operation id="1059" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln61_14 = icmp_ne  i8 %tmp_66, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_14"/></StgValue>
</operation>

<operation id="1060" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln61_15 = icmp_eq  i23 %trunc_ln61, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_15"/></StgValue>
</operation>

<operation id="1061" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln61_4 = or i1 %icmp_ln61_15, i1 %icmp_ln61_14

]]></Node>
<StgValue><ssdm name="or_ln61_4"/></StgValue>
</operation>

<operation id="1062" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln61_3 = and i1 %or_ln61_3, i1 %or_ln61_4

]]></Node>
<StgValue><ssdm name="and_ln61_3"/></StgValue>
</operation>

<operation id="1063" st_id="116" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_67 = fcmp_oeq  i32 %bitcast_ln61_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1064" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln61_4 = and i1 %and_ln61_3, i1 %tmp_67

]]></Node>
<StgValue><ssdm name="and_ln61_4"/></StgValue>
</operation>

<operation id="1065" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln61 = br i1 %and_ln61_4, void %._crit_edge79, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1066" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge79:0 %br_ln62 = br void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="1067" st_id="116" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
<literal name="and_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_114 = fcmp_oeq  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1068" st_id="117" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_114 = fcmp_oeq  i32 %f_op_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1069" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln64 = br i1 %tmp_114, void %.preheader11.preheader, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1070" st_id="118" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader11.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_1, i128 %b_op1_read, i1 %res_9_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1071" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader11.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_1, i128 %b_op1_read, i1 %res_9_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1072" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader11.preheader:1 %res_9_loc_load = load i1 %res_9_loc

]]></Node>
<StgValue><ssdm name="res_9_loc_load"/></StgValue>
</operation>

<operation id="1073" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:2 %br_ln0 = br void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1074" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:0 %out_71 = phi i1 0, void %._crit_edge79, i1 %res_9_loc_load, void %.preheader11.preheader, i1 1, void

]]></Node>
<StgValue><ssdm name="out_71"/></StgValue>
</operation>

<operation id="1075" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit:1 %zext_ln125 = zext i1 %out_71

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="1076" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:2 %br_ln126 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1077" st_id="122" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="128">
<![CDATA[
_ZdvfRK3Ban.exit:0 %call_ret4 = call i128 @operator/, i32 %f_op_read, i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1078" st_id="123" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="128">
<![CDATA[
_ZdvfRK3Ban.exit:0 %call_ret4 = call i128 @operator/, i32 %f_op_read, i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="1079" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="128">
<![CDATA[
_ZdvfRK3Ban.exit:1 %ref_tmp45_s = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="ref_tmp45_s"/></StgValue>
</operation>

<operation id="1080" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="128">
<![CDATA[
_ZdvfRK3Ban.exit:2 %out_59 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="out_59"/></StgValue>
</operation>

<operation id="1081" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="128">
<![CDATA[
_ZdvfRK3Ban.exit:3 %out_26 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="out_26"/></StgValue>
</operation>

<operation id="1082" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="128">
<![CDATA[
_ZdvfRK3Ban.exit:4 %out_30 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="out_30"/></StgValue>
</operation>

<operation id="1083" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="32">
<![CDATA[
_ZdvfRK3Ban.exit:5 %out_57 = trunc i32 %ref_tmp45_s

]]></Node>
<StgValue><ssdm name="out_57"/></StgValue>
</operation>

<operation id="1084" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvfRK3Ban.exit:6 %out_58 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp45_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_58"/></StgValue>
</operation>

<operation id="1085" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
_ZdvfRK3Ban.exit:7 %br_ln122 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1086" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln553_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln553_8"/></StgValue>
</operation>

<operation id="1087" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln553_7 = bitcast i32 %trunc_ln553_8

]]></Node>
<StgValue><ssdm name="bitcast_ln553_7"/></StgValue>
</operation>

<operation id="1088" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln553_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln553_9"/></StgValue>
</operation>

<operation id="1089" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln553_8 = bitcast i32 %trunc_ln553_9

]]></Node>
<StgValue><ssdm name="bitcast_ln553_8"/></StgValue>
</operation>

<operation id="1090" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_237 = fmul i32 %bitcast_ln553_6, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1091" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_238 = fmul i32 %bitcast_ln553_7, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1092" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %tmp_239 = fmul i32 %bitcast_ln553_8, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1093" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_237 = fmul i32 %bitcast_ln553_6, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1094" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_238 = fmul i32 %bitcast_ln553_7, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1095" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %tmp_239 = fmul i32 %bitcast_ln553_8, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1096" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_238 = fmul i32 %bitcast_ln553_7, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1097" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %tmp_239 = fmul i32 %bitcast_ln553_8, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1098" st_id="126" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_49 = fcmp_oeq  i32 %tmp_237, i32 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1099" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="128">
<![CDATA[
:0 %res_p_4 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="res_p_4"/></StgValue>
</operation>

<operation id="1100" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32">
<![CDATA[
:10 %bitcast_ln77_2 = bitcast i32 %tmp_237

]]></Node>
<StgValue><ssdm name="bitcast_ln77_2"/></StgValue>
</operation>

<operation id="1101" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1102" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="23" op_0_bw="32">
<![CDATA[
:12 %trunc_ln77_2 = trunc i32 %bitcast_ln77_2

]]></Node>
<StgValue><ssdm name="trunc_ln77_2"/></StgValue>
</operation>

<operation id="1103" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13 %icmp_ln77_4 = icmp_ne  i8 %tmp_48, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_4"/></StgValue>
</operation>

<operation id="1104" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14 %icmp_ln77_5 = icmp_eq  i23 %trunc_ln77_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_5"/></StgValue>
</operation>

<operation id="1105" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %or_ln77_2 = or i1 %icmp_ln77_5, i1 %icmp_ln77_4

]]></Node>
<StgValue><ssdm name="or_ln77_2"/></StgValue>
</operation>

<operation id="1106" st_id="127" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_49 = fcmp_oeq  i32 %tmp_237, i32 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1107" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %and_ln77_2 = and i1 %or_ln77_2, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln77_2"/></StgValue>
</operation>

<operation id="1108" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %br_ln77 = br i1 %and_ln77_2, void %_ZmlfRK3Ban.exit, void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1109" st_id="127" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader12.preheader:0 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_111, i32 %tmp_237, i32 %tmp_238, i32 %tmp_239, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1110" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader12.preheader:0 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_111, i32 %tmp_237, i32 %tmp_238, i32 %tmp_239, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1111" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12.preheader:1 %idx_tmp_loc_load = load i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_loc_load"/></StgValue>
</operation>

<operation id="1112" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="2" op_0_bw="32">
<![CDATA[
.preheader12.preheader:2 %empty_74 = trunc i32 %idx_tmp_loc_load

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1113" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12.preheader:3 %icmp_ln92_2 = icmp_ult  i32 %idx_tmp_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_2"/></StgValue>
</operation>

<operation id="1114" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.preheader:4 %br_ln92 = br i1 %icmp_ln92_2, void %.lr.ph.i.i.i518, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="1115" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i501:0 %xor_ln92_2 = xor i2 %empty_74, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_2"/></StgValue>
</operation>

<operation id="1116" st_id="129" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i.i.i501:1 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_212, i32 %tmp_239, i32 %tmp_238, i32 %tmp_237, i2 %empty_74, i2 %xor_ln92_2, i32 %out_92476_loc, i32 %out_91470_loc, i32 %out_90464_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1117" st_id="130" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i.i.i501:1 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_212, i32 %tmp_239, i32 %tmp_238, i32 %tmp_237, i2 %empty_74, i2 %xor_ln92_2, i32 %out_92476_loc, i32 %out_91470_loc, i32 %out_90464_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1118" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i.i501:2 %out_92476_loc_load = load i32 %out_92476_loc

]]></Node>
<StgValue><ssdm name="out_92476_loc_load"/></StgValue>
</operation>

<operation id="1119" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i.i501:3 %out_91470_loc_load = load i32 %out_91470_loc

]]></Node>
<StgValue><ssdm name="out_91470_loc_load"/></StgValue>
</operation>

<operation id="1120" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i.i501:4 %out_90464_loc_load = load i32 %out_90464_loc

]]></Node>
<StgValue><ssdm name="out_90464_loc_load"/></StgValue>
</operation>

<operation id="1121" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i501:5 %sub_ln92_2 = sub i2 2, i2 %empty_74

]]></Node>
<StgValue><ssdm name="sub_ln92_2"/></StgValue>
</operation>

<operation id="1122" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i501:6 %base_17 = add i2 %sub_ln92_2, i2 1

]]></Node>
<StgValue><ssdm name="base_17"/></StgValue>
</operation>

<operation id="1123" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i501:7 %xor_ln100_2 = xor i2 %sub_ln92_2, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_2"/></StgValue>
</operation>

<operation id="1124" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph7.i.i.i501:8 %sext_ln100_2 = sext i2 %xor_ln100_2

]]></Node>
<StgValue><ssdm name="sext_ln100_2"/></StgValue>
</operation>

<operation id="1125" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i.i.i501:9 %tmp_240 = add i32 %sext_ln100_2, i32 %res_p_4

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1126" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i501:10 %icmp_ln104_2 = icmp_eq  i2 %base_17, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_2"/></StgValue>
</operation>

<operation id="1127" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i.i.i501:11 %br_ln104 = br i1 %icmp_ln104_2, void %.lr.ph.i.i.i518, void %_ZmlfRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="1128" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i518:0 %out_92474 = phi i32 %tmp_239, void %.preheader12.preheader, i32 %out_92476_loc_load, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="out_92474"/></StgValue>
</operation>

<operation id="1129" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i518:1 %out_91468 = phi i32 %tmp_238, void %.preheader12.preheader, i32 %out_91470_loc_load, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="out_91468"/></StgValue>
</operation>

<operation id="1130" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i518:2 %out_90462 = phi i32 %tmp_237, void %.preheader12.preheader, i32 %out_90464_loc_load, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="out_90462"/></StgValue>
</operation>

<operation id="1131" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i518:4 %base_0_lcssa_i_i_i512176180 = phi i2 0, void %.preheader12.preheader, i2 %base_17, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i_i512176180"/></StgValue>
</operation>

<operation id="1132" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i.i518:5 %zext_ln104_2 = zext i2 %base_0_lcssa_i_i_i512176180

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="1133" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i.i518:6 %icmp_ln104_5 = icmp_ne  i2 %base_0_lcssa_i_i_i512176180, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_5"/></StgValue>
</operation>

<operation id="1134" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i.i518:7 %add_ln104_2 = add i3 %zext_ln104_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_2"/></StgValue>
</operation>

<operation id="1135" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i.i518:8 %select_ln104_2 = select i1 %icmp_ln104_5, i3 3, i3 %add_ln104_2

]]></Node>
<StgValue><ssdm name="select_ln104_2"/></StgValue>
</operation>

<operation id="1136" st_id="131" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i.i518:9 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_313, i32 %out_92474, i32 %out_91468, i32 %out_90462, i2 %base_0_lcssa_i_i_i512176180, i3 %select_ln104_2, i32 %out_92473_loc, i32 %out_91467_loc, i32 %out_90461_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1137" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i.i518:9 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_313, i32 %out_92474, i32 %out_91468, i32 %out_90462, i2 %base_0_lcssa_i_i_i512176180, i3 %select_ln104_2, i32 %out_92473_loc, i32 %out_91467_loc, i32 %out_90461_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1138" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i518:3 %empty_75 = phi i32 0, void %.preheader12.preheader, i32 %tmp_240, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1139" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i.i518:10 %out_92473_loc_load = load i32 %out_92473_loc

]]></Node>
<StgValue><ssdm name="out_92473_loc_load"/></StgValue>
</operation>

<operation id="1140" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i.i518:11 %out_91467_loc_load = load i32 %out_91467_loc

]]></Node>
<StgValue><ssdm name="out_91467_loc_load"/></StgValue>
</operation>

<operation id="1141" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i.i518:12 %out_90461_loc_load = load i32 %out_90461_loc

]]></Node>
<StgValue><ssdm name="out_90461_loc_load"/></StgValue>
</operation>

<operation id="1142" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_2" val="0"/>
</and_exp><and_exp><literal name="op_read" val="27"/>
<literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i.i518:13 %br_ln0 = br void %_ZmlfRK3Ban.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1143" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZmlfRK3Ban.exit:0 %out_89 = phi i32 %out_92473_loc_load, void %.lr.ph.i.i.i518, i32 %tmp_239, void, i32 %out_92476_loc_load, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="out_89"/></StgValue>
</operation>

<operation id="1144" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZmlfRK3Ban.exit:1 %out_88 = phi i32 %out_91467_loc_load, void %.lr.ph.i.i.i518, i32 %tmp_238, void, i32 %out_91470_loc_load, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="out_88"/></StgValue>
</operation>

<operation id="1145" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZmlfRK3Ban.exit:2 %out_87 = phi i32 %out_90461_loc_load, void %.lr.ph.i.i.i518, i32 %tmp_237, void, i32 %out_90464_loc_load, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="out_87"/></StgValue>
</operation>

<operation id="1146" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZmlfRK3Ban.exit:3 %res_p_8 = phi i32 %empty_75, void %.lr.ph.i.i.i518, i32 %res_p_4, void, i32 %tmp_240, void %.lr.ph7.i.i.i501

]]></Node>
<StgValue><ssdm name="res_p_8"/></StgValue>
</operation>

<operation id="1147" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="32">
<![CDATA[
_ZmlfRK3Ban.exit:4 %out_85 = trunc i32 %res_p_8

]]></Node>
<StgValue><ssdm name="out_85"/></StgValue>
</operation>

<operation id="1148" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlfRK3Ban.exit:5 %out_86 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_8, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_86"/></StgValue>
</operation>

<operation id="1149" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
_ZmlfRK3Ban.exit:6 %br_ln118 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="1150" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i:3 %empty_73 = phi i32 0, void %.preheader13.preheader, i32 %tmp_233, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1151" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i.i:10 %res_num_load_13 = load i32 %res_num_load_2455_loc

]]></Node>
<StgValue><ssdm name="res_num_load_13"/></StgValue>
</operation>

<operation id="1152" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i.i:11 %res_num_load_14 = load i32 %res_num_load_1449_loc

]]></Node>
<StgValue><ssdm name="res_num_load_14"/></StgValue>
</operation>

<operation id="1153" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i.i:12 %res_num_load_15 = load i32 %res_num_load443_loc

]]></Node>
<StgValue><ssdm name="res_num_load_15"/></StgValue>
</operation>

<operation id="1154" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="op_read" val="23"/>
<literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i.i:13 %br_ln0 = br void %_ZN3BanmLEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1155" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:0 %res_num_load_2 = phi i32 %res_num_load_13, void %.lr.ph.i.i.i, i32 %tmp_232, void, i32 %res_num_load_10, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="res_num_load_2"/></StgValue>
</operation>

<operation id="1156" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:1 %res_num_load_1 = phi i32 %res_num_load_14, void %.lr.ph.i.i.i, i32 %tmp_231, void, i32 %res_num_load_11, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="res_num_load_1"/></StgValue>
</operation>

<operation id="1157" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:2 %res_num_load = phi i32 %res_num_load_15, void %.lr.ph.i.i.i, i32 %tmp_230, void, i32 %res_num_load_12, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="res_num_load"/></StgValue>
</operation>

<operation id="1158" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:3 %res_p_7 = phi i32 %empty_73, void %.lr.ph.i.i.i, i32 %res_p_3, void, i32 %tmp_233, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="res_p_7"/></StgValue>
</operation>

<operation id="1159" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:4 %bitcast_ln107 = bitcast i32 %res_num_load

]]></Node>
<StgValue><ssdm name="bitcast_ln107"/></StgValue>
</operation>

<operation id="1160" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:5 %bitcast_ln107_1 = bitcast i32 %res_num_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln107_1"/></StgValue>
</operation>

<operation id="1161" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:6 %bitcast_ln107_2 = bitcast i32 %res_num_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln107_2"/></StgValue>
</operation>

<operation id="1162" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:7 %or_ln107_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln107_2, i32 %bitcast_ln107_1, i32 %bitcast_ln107, i32 %res_p_7

]]></Node>
<StgValue><ssdm name="or_ln107_2"/></StgValue>
</operation>

<operation id="1163" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:8 %write_ln107 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln107_2

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="1164" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:9 %br_ln102 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="1165" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:3 %empty_71 = phi i32 0, void %.preheader14.preheader, i32 %tmp_229, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1166" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:10 %out_87437_loc_load = load i32 %out_87437_loc

]]></Node>
<StgValue><ssdm name="out_87437_loc_load"/></StgValue>
</operation>

<operation id="1167" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:11 %out_86431_loc_load = load i32 %out_86431_loc

]]></Node>
<StgValue><ssdm name="out_86431_loc_load"/></StgValue>
</operation>

<operation id="1168" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:12 %out_85425_loc_load = load i32 %out_85425_loc

]]></Node>
<StgValue><ssdm name="out_85425_loc_load"/></StgValue>
</operation>

<operation id="1169" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="op_read" val="19"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i:13 %br_ln0 = br void %_ZNK3BanmlEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1170" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:0 %out_84 = phi i32 %out_87437_loc_load, void %.lr.ph.i.i, i32 %tmp_228, void, i32 %out_87440_loc_load, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="out_84"/></StgValue>
</operation>

<operation id="1171" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:1 %out_83 = phi i32 %out_86431_loc_load, void %.lr.ph.i.i, i32 %tmp_227, void, i32 %out_86434_loc_load, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="out_83"/></StgValue>
</operation>

<operation id="1172" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:2 %out_74 = phi i32 %out_85425_loc_load, void %.lr.ph.i.i, i32 %tmp_226, void, i32 %out_85428_loc_load, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="out_74"/></StgValue>
</operation>

<operation id="1173" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:3 %res_p_6 = phi i32 %empty_71, void %.lr.ph.i.i, i32 %res_p, void, i32 %tmp_229, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="res_p_6"/></StgValue>
</operation>

<operation id="1174" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="32">
<![CDATA[
_ZNK3BanmlEf.exit:4 %out_70 = trunc i32 %res_p_6

]]></Node>
<StgValue><ssdm name="out_70"/></StgValue>
</operation>

<operation id="1175" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BanmlEf.exit:5 %out_72 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_6, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_72"/></StgValue>
</operation>

<operation id="1176" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:6 %br_ln86 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="1177" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0" op_32_bw="8" op_33_bw="0" op_34_bw="8" op_35_bw="0" op_36_bw="8" op_37_bw="0" op_38_bw="8" op_39_bw="0" op_40_bw="8" op_41_bw="0" op_42_bw="8" op_43_bw="0" op_44_bw="8" op_45_bw="0" op_46_bw="8" op_47_bw="0" op_48_bw="8" op_49_bw="0" op_50_bw="8" op_51_bw="0" op_52_bw="8" op_53_bw="0" op_54_bw="8" op_55_bw="0" op_56_bw="8" op_57_bw="0" op_58_bw="8" op_59_bw="0" op_60_bw="8" op_61_bw="0" op_62_bw="8" op_63_bw="0" op_64_bw="8" op_65_bw="0" op_66_bw="8" op_67_bw="0" op_68_bw="8" op_69_bw="0" op_70_bw="8" op_71_bw="0" op_72_bw="8" op_73_bw="0" op_74_bw="8" op_75_bw="0" op_76_bw="8" op_77_bw="0" op_78_bw="8" op_79_bw="0" op_80_bw="8" op_81_bw="0" op_82_bw="8" op_83_bw="0">
<![CDATA[
._crit_edge:0 %empty_76 = phi i8 %zext_ln169, void %_ZgefRK3Ban.exit768, i8 %zext_ln165, void %_ZlefRK3Ban.exit740, i8 %zext_ln161, void %_ZgefRK3Ban.exit, i8 %zext_ln157, void %_ZlefRK3Ban.exit, i8 %zext_ln153, void %_ZnefRK3Ban.exit, i8 %zext_ln149, void %_ZeqfRK3Ban.exit, i8 %zext_ln145, void %_ZNK3BangeEf.exit, i8 %zext_ln141, void %_ZNK3BanleEf.exit, i8 %zext_ln137, void %_ZNK3BangtEf.exit, i8 %zext_ln133, void %_ZNK3BanltEf.exit, i8 %zext_ln129, void %_ZNK3BanneEf.exit, i8 %zext_ln125, void %_ZNK3BaneqEf.exit, i8 %out_57, void %_ZdvfRK3Ban.exit, i8 %out_85, void %_ZmlfRK3Ban.exit, i8 %out_54, void, i8 %out_49, void, i8 0, void, i8 0, void %_ZN3BanmLEf.exit, i8 0, void, i8 0, void, i8 %out_44, void, i8 %out_70, void %_ZNK3BanmlEf.exit, i8 %out_41, void, i8 %out_36, void, i8 %zext_ln73, void %_ZNK3BangeERKS_.exit, i8 %zext_ln69_6, void %_ZNK3BanleERKS_.exit, i8 %zext_ln65, void %_ZNK3BangtERKS_.exit, i8 %zext_ln61, void %_ZNK3BanltERKS_.exit, i8 %zext_ln57, void %_ZNK3BanneERKS_.exit, i8 %zext_ln53, void %_ZNK3BaneqERKS_.exit, i8 %out_31, void, i8 %out_20, void %_ifconv189, i8 0, void, i8 0, void %_ZN3BanmLERKS_.exit, i8 0, void, i8 0, void, i8 %out_18, void, i8 %out_66, void %_ZNK3BanmlERKS_.exit, i8 %out_13, void, i8 %out_5, void, i8 %out, void, i8 0, void

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1178" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0" op_12_bw="24" op_13_bw="0" op_14_bw="24" op_15_bw="0" op_16_bw="24" op_17_bw="0" op_18_bw="24" op_19_bw="0" op_20_bw="24" op_21_bw="0" op_22_bw="24" op_23_bw="0" op_24_bw="24" op_25_bw="0" op_26_bw="24" op_27_bw="0" op_28_bw="24" op_29_bw="0" op_30_bw="24" op_31_bw="0" op_32_bw="24" op_33_bw="0" op_34_bw="24" op_35_bw="0" op_36_bw="24" op_37_bw="0" op_38_bw="24" op_39_bw="0" op_40_bw="24" op_41_bw="0" op_42_bw="24" op_43_bw="0" op_44_bw="24" op_45_bw="0" op_46_bw="24" op_47_bw="0" op_48_bw="24" op_49_bw="0" op_50_bw="24" op_51_bw="0" op_52_bw="24" op_53_bw="0" op_54_bw="24" op_55_bw="0" op_56_bw="24" op_57_bw="0" op_58_bw="24" op_59_bw="0" op_60_bw="24" op_61_bw="0" op_62_bw="24" op_63_bw="0" op_64_bw="24" op_65_bw="0" op_66_bw="24" op_67_bw="0" op_68_bw="24" op_69_bw="0" op_70_bw="24" op_71_bw="0" op_72_bw="24" op_73_bw="0" op_74_bw="24" op_75_bw="0" op_76_bw="24" op_77_bw="0" op_78_bw="24" op_79_bw="0" op_80_bw="24" op_81_bw="0" op_82_bw="24" op_83_bw="0">
<![CDATA[
._crit_edge:1 %out_96 = phi i24 0, void %_ZgefRK3Ban.exit768, i24 0, void %_ZlefRK3Ban.exit740, i24 0, void %_ZgefRK3Ban.exit, i24 0, void %_ZlefRK3Ban.exit, i24 0, void %_ZnefRK3Ban.exit, i24 0, void %_ZeqfRK3Ban.exit, i24 0, void %_ZNK3BangeEf.exit, i24 0, void %_ZNK3BanleEf.exit, i24 0, void %_ZNK3BangtEf.exit, i24 0, void %_ZNK3BanltEf.exit, i24 0, void %_ZNK3BanneEf.exit, i24 0, void %_ZNK3BaneqEf.exit, i24 %out_58, void %_ZdvfRK3Ban.exit, i24 %out_86, void %_ZmlfRK3Ban.exit, i24 %out_55, void, i24 %out_50, void, i24 0, void, i24 0, void %_ZN3BanmLEf.exit, i24 0, void, i24 0, void, i24 %out_45, void, i24 %out_72, void %_ZNK3BanmlEf.exit, i24 %out_42, void, i24 %out_37, void, i24 0, void %_ZNK3BangeERKS_.exit, i24 0, void %_ZNK3BanleERKS_.exit, i24 0, void %_ZNK3BangtERKS_.exit, i24 0, void %_ZNK3BanltERKS_.exit, i24 0, void %_ZNK3BanneERKS_.exit, i24 0, void %_ZNK3BaneqERKS_.exit, i24 %out_32, void, i24 %out_21, void %_ifconv189, i24 0, void, i24 0, void %_ZN3BanmLERKS_.exit, i24 0, void, i24 0, void, i24 %out_16, void, i24 %out_69, void %_ZNK3BanmlERKS_.exit, i24 %out_11, void, i24 %out_6, void, i24 %out_1, void, i24 0, void

]]></Node>
<StgValue><ssdm name="out_96"/></StgValue>
</operation>

<operation id="1179" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
._crit_edge:2 %out_95 = phi i32 <undef>, void %_ZgefRK3Ban.exit768, i32 <undef>, void %_ZlefRK3Ban.exit740, i32 <undef>, void %_ZgefRK3Ban.exit, i32 <undef>, void %_ZlefRK3Ban.exit, i32 <undef>, void %_ZnefRK3Ban.exit, i32 <undef>, void %_ZeqfRK3Ban.exit, i32 <undef>, void %_ZNK3BangeEf.exit, i32 <undef>, void %_ZNK3BanleEf.exit, i32 <undef>, void %_ZNK3BangtEf.exit, i32 <undef>, void %_ZNK3BanltEf.exit, i32 <undef>, void %_ZNK3BanneEf.exit, i32 <undef>, void %_ZNK3BaneqEf.exit, i32 %out_30, void %_ZdvfRK3Ban.exit, i32 %out_89, void %_ZmlfRK3Ban.exit, i32 %out_53, void, i32 %out_48, void, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLEf.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_25, void, i32 %out_84, void %_ZNK3BanmlEf.exit, i32 %out_40, void, i32 %out_35, void, i32 <undef>, void %_ZNK3BangeERKS_.exit, i32 <undef>, void %_ZNK3BanleERKS_.exit, i32 <undef>, void %_ZNK3BangtERKS_.exit, i32 <undef>, void %_ZNK3BanltERKS_.exit, i32 <undef>, void %_ZNK3BanneERKS_.exit, i32 <undef>, void %_ZNK3BaneqERKS_.exit, i32 %out_23, void, i32 %tmp_225, void %_ifconv189, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLERKS_.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_17, void, i32 %out_64, void %_ZNK3BanmlERKS_.exit, i32 %out_12, void, i32 %tmp_165, void, i32 %out_4, void, i32 <undef>, void

]]></Node>
<StgValue><ssdm name="out_95"/></StgValue>
</operation>

<operation id="1180" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
._crit_edge:3 %out_94 = phi i32 <undef>, void %_ZgefRK3Ban.exit768, i32 <undef>, void %_ZlefRK3Ban.exit740, i32 <undef>, void %_ZgefRK3Ban.exit, i32 <undef>, void %_ZlefRK3Ban.exit, i32 <undef>, void %_ZnefRK3Ban.exit, i32 <undef>, void %_ZeqfRK3Ban.exit, i32 <undef>, void %_ZNK3BangeEf.exit, i32 <undef>, void %_ZNK3BanleEf.exit, i32 <undef>, void %_ZNK3BangtEf.exit, i32 <undef>, void %_ZNK3BanltEf.exit, i32 <undef>, void %_ZNK3BanneEf.exit, i32 <undef>, void %_ZNK3BaneqEf.exit, i32 %out_26, void %_ZdvfRK3Ban.exit, i32 %out_88, void %_ZmlfRK3Ban.exit, i32 %out_52, void, i32 %out_47, void, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLEf.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_24, void, i32 %out_83, void %_ZNK3BanmlEf.exit, i32 %out_39, void, i32 %out_34, void, i32 <undef>, void %_ZNK3BangeERKS_.exit, i32 <undef>, void %_ZNK3BanleERKS_.exit, i32 <undef>, void %_ZNK3BangtERKS_.exit, i32 <undef>, void %_ZNK3BanltERKS_.exit, i32 <undef>, void %_ZNK3BanneERKS_.exit, i32 <undef>, void %_ZNK3BaneqERKS_.exit, i32 %out_22, void, i32 %b_num, void %_ifconv189, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLERKS_.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_15, void, i32 %out_63, void %_ZNK3BanmlERKS_.exit, i32 %out_10, void, i32 %tmp_164, void, i32 %out_3, void, i32 <undef>, void

]]></Node>
<StgValue><ssdm name="out_94"/></StgValue>
</operation>

<operation id="1181" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
._crit_edge:4 %out_93 = phi i32 <undef>, void %_ZgefRK3Ban.exit768, i32 <undef>, void %_ZlefRK3Ban.exit740, i32 <undef>, void %_ZgefRK3Ban.exit, i32 <undef>, void %_ZlefRK3Ban.exit, i32 <undef>, void %_ZnefRK3Ban.exit, i32 <undef>, void %_ZeqfRK3Ban.exit, i32 <undef>, void %_ZNK3BangeEf.exit, i32 <undef>, void %_ZNK3BanleEf.exit, i32 <undef>, void %_ZNK3BangtEf.exit, i32 <undef>, void %_ZNK3BanltEf.exit, i32 <undef>, void %_ZNK3BanneEf.exit, i32 <undef>, void %_ZNK3BaneqEf.exit, i32 %out_59, void %_ZdvfRK3Ban.exit, i32 %out_87, void %_ZmlfRK3Ban.exit, i32 %out_56, void, i32 %out_51, void, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLEf.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_46, void, i32 %out_74, void %_ZNK3BanmlEf.exit, i32 %out_43, void, i32 %out_38, void, i32 <undef>, void %_ZNK3BangeERKS_.exit, i32 <undef>, void %_ZNK3BanleERKS_.exit, i32 <undef>, void %_ZNK3BangtERKS_.exit, i32 <undef>, void %_ZNK3BanltERKS_.exit, i32 <undef>, void %_ZNK3BanneERKS_.exit, i32 <undef>, void %_ZNK3BaneqERKS_.exit, i32 %out_33, void, i32 %out_27, void %_ifconv189, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLERKS_.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_19, void, i32 %out_62, void %_ZNK3BanmlERKS_.exit, i32 %out_14, void, i32 %tmp_163, void, i32 %out_2, void, i32 <undef>, void

]]></Node>
<StgValue><ssdm name="out_93"/></StgValue>
</operation>

<operation id="1182" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:5 %bitcast_ln176 = bitcast i32 %out_93

]]></Node>
<StgValue><ssdm name="bitcast_ln176"/></StgValue>
</operation>

<operation id="1183" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:6 %bitcast_ln176_1 = bitcast i32 %out_94

]]></Node>
<StgValue><ssdm name="bitcast_ln176_1"/></StgValue>
</operation>

<operation id="1184" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:7 %bitcast_ln176_2 = bitcast i32 %out_95

]]></Node>
<StgValue><ssdm name="bitcast_ln176_2"/></StgValue>
</operation>

<operation id="1185" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="24" op_5_bw="8">
<![CDATA[
._crit_edge:8 %tmp_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i24.i8, i32 %bitcast_ln176_2, i32 %bitcast_ln176_1, i32 %bitcast_ln176, i24 %out_96, i8 %empty_76

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1186" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="128">
<![CDATA[
._crit_edge:9 %ret_ln176 = ret i128 %tmp_s

]]></Node>
<StgValue><ssdm name="ret_ln176"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1187" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="128">
<![CDATA[
:0 %b_p_2 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="b_p_2"/></StgValue>
</operation>

<operation id="1188" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln155_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln155_11"/></StgValue>
</operation>

<operation id="1189" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln155_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln155_12"/></StgValue>
</operation>

<operation id="1190" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln155_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln155_13"/></StgValue>
</operation>

<operation id="1191" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %xor_ln159_9 = xor i32 %trunc_ln155_11, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_9"/></StgValue>
</operation>

<operation id="1192" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32">
<![CDATA[
:5 %tmp_234 = bitcast i32 %xor_ln159_9

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1193" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %xor_ln159_10 = xor i32 %trunc_ln155_12, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_10"/></StgValue>
</operation>

<operation id="1194" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32">
<![CDATA[
:7 %tmp_235 = bitcast i32 %xor_ln159_10

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1195" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %xor_ln159_11 = xor i32 %trunc_ln155_13, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_11"/></StgValue>
</operation>

<operation id="1196" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32">
<![CDATA[
:9 %tmp_236 = bitcast i32 %xor_ln159_11

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1197" st_id="134" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:10 %call_ret16 = call i128 @operator+, i32 %b_p_2, i32 %tmp_234, i32 %tmp_235, i32 %tmp_236, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret16"/></StgValue>
</operation>

<operation id="1198" st_id="134" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret15 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1199" st_id="135" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:10 %call_ret16 = call i128 @operator+, i32 %b_p_2, i32 %tmp_234, i32 %tmp_235, i32 %tmp_236, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret16"/></StgValue>
</operation>

<operation id="1200" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="128">
<![CDATA[
:11 %ref_tmp41_059_s = extractvalue i128 %call_ret16

]]></Node>
<StgValue><ssdm name="ref_tmp41_059_s"/></StgValue>
</operation>

<operation id="1201" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="128">
<![CDATA[
:12 %out_56 = extractvalue i128 %call_ret16

]]></Node>
<StgValue><ssdm name="out_56"/></StgValue>
</operation>

<operation id="1202" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="128">
<![CDATA[
:13 %out_52 = extractvalue i128 %call_ret16

]]></Node>
<StgValue><ssdm name="out_52"/></StgValue>
</operation>

<operation id="1203" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="128">
<![CDATA[
:14 %out_53 = extractvalue i128 %call_ret16

]]></Node>
<StgValue><ssdm name="out_53"/></StgValue>
</operation>

<operation id="1204" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="32">
<![CDATA[
:15 %out_54 = trunc i32 %ref_tmp41_059_s

]]></Node>
<StgValue><ssdm name="out_54"/></StgValue>
</operation>

<operation id="1205" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %out_55 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp41_059_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_55"/></StgValue>
</operation>

<operation id="1206" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln114 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="1207" st_id="135" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret15 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>

<operation id="1208" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp39_060_s = extractvalue i128 %call_ret15

]]></Node>
<StgValue><ssdm name="ref_tmp39_060_s"/></StgValue>
</operation>

<operation id="1209" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="128">
<![CDATA[
:2 %out_51 = extractvalue i128 %call_ret15

]]></Node>
<StgValue><ssdm name="out_51"/></StgValue>
</operation>

<operation id="1210" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="128">
<![CDATA[
:3 %out_47 = extractvalue i128 %call_ret15

]]></Node>
<StgValue><ssdm name="out_47"/></StgValue>
</operation>

<operation id="1211" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="128">
<![CDATA[
:4 %out_48 = extractvalue i128 %call_ret15

]]></Node>
<StgValue><ssdm name="out_48"/></StgValue>
</operation>

<operation id="1212" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="32">
<![CDATA[
:5 %out_49 = trunc i32 %ref_tmp39_060_s

]]></Node>
<StgValue><ssdm name="out_49"/></StgValue>
</operation>

<operation id="1213" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %out_50 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp39_060_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_50"/></StgValue>
</operation>

<operation id="1214" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln110 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1215" st_id="136" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret3 = call i128 @operator/.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="1216" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp_01_i1 = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp_01_i1"/></StgValue>
</operation>

<operation id="1217" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="128">
<![CDATA[
:2 %ref_tmp_1_i1 = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i1"/></StgValue>
</operation>

<operation id="1218" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="128">
<![CDATA[
:3 %ref_tmp_1_i448_1 = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i448_1"/></StgValue>
</operation>

<operation id="1219" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="128">
<![CDATA[
:4 %ref_tmp_1_i448_2 = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i448_2"/></StgValue>
</operation>

<operation id="1220" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32">
<![CDATA[
:5 %bitcast_ln108 = bitcast i32 %ref_tmp_1_i1

]]></Node>
<StgValue><ssdm name="bitcast_ln108"/></StgValue>
</operation>

<operation id="1221" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln108_1 = bitcast i32 %ref_tmp_1_i448_1

]]></Node>
<StgValue><ssdm name="bitcast_ln108_1"/></StgValue>
</operation>

<operation id="1222" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32">
<![CDATA[
:7 %bitcast_ln108_2 = bitcast i32 %ref_tmp_1_i448_2

]]></Node>
<StgValue><ssdm name="bitcast_ln108_2"/></StgValue>
</operation>

<operation id="1223" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8 %or_ln108_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln108_2, i32 %bitcast_ln108_1, i32 %bitcast_ln108, i32 %ref_tmp_01_i1

]]></Node>
<StgValue><ssdm name="or_ln108_2"/></StgValue>
</operation>

<operation id="1224" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
:9 %write_ln108 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln108_2

]]></Node>
<StgValue><ssdm name="write_ln108"/></StgValue>
</operation>

<operation id="1225" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln106 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1226" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln553_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln553_5"/></StgValue>
</operation>

<operation id="1227" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln553_4 = bitcast i32 %trunc_ln553_5

]]></Node>
<StgValue><ssdm name="bitcast_ln553_4"/></StgValue>
</operation>

<operation id="1228" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln553_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln553_6"/></StgValue>
</operation>

<operation id="1229" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln553_5 = bitcast i32 %trunc_ln553_6

]]></Node>
<StgValue><ssdm name="bitcast_ln553_5"/></StgValue>
</operation>

<operation id="1230" st_id="137" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_230 = fmul i32 %bitcast_ln553_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1231" st_id="137" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_231 = fmul i32 %bitcast_ln553_4, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1232" st_id="137" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %tmp_232 = fmul i32 %bitcast_ln553_5, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1233" st_id="138" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_230 = fmul i32 %bitcast_ln553_3, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1234" st_id="138" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_231 = fmul i32 %bitcast_ln553_4, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1235" st_id="138" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %tmp_232 = fmul i32 %bitcast_ln553_5, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1236" st_id="139" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_231 = fmul i32 %bitcast_ln553_4, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1237" st_id="139" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %tmp_232 = fmul i32 %bitcast_ln553_5, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1238" st_id="139" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_44 = fcmp_oeq  i32 %tmp_230, i32 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1239" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="128">
<![CDATA[
:0 %res_p_3 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="res_p_3"/></StgValue>
</operation>

<operation id="1240" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32">
<![CDATA[
:10 %bitcast_ln77_1 = bitcast i32 %tmp_230

]]></Node>
<StgValue><ssdm name="bitcast_ln77_1"/></StgValue>
</operation>

<operation id="1241" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1242" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="23" op_0_bw="32">
<![CDATA[
:12 %trunc_ln77_1 = trunc i32 %bitcast_ln77_1

]]></Node>
<StgValue><ssdm name="trunc_ln77_1"/></StgValue>
</operation>

<operation id="1243" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13 %icmp_ln77_2 = icmp_ne  i8 %tmp_43, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_2"/></StgValue>
</operation>

<operation id="1244" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14 %icmp_ln77_3 = icmp_eq  i23 %trunc_ln77_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_3"/></StgValue>
</operation>

<operation id="1245" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %or_ln77_1 = or i1 %icmp_ln77_3, i1 %icmp_ln77_2

]]></Node>
<StgValue><ssdm name="or_ln77_1"/></StgValue>
</operation>

<operation id="1246" st_id="140" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_44 = fcmp_oeq  i32 %tmp_230, i32 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1247" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %and_ln77_1 = and i1 %or_ln77_1, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln77_1"/></StgValue>
</operation>

<operation id="1248" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %br_ln77 = br i1 %and_ln77_1, void %_ZN3BanmLEf.exit, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1249" st_id="140" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader13.preheader:0 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_18, i32 %tmp_230, i32 %tmp_231, i32 %tmp_232, i32 %idx_tmp_18_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1250" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader13.preheader:0 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_18, i32 %tmp_230, i32 %tmp_231, i32 %tmp_232, i32 %idx_tmp_18_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1251" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader13.preheader:1 %idx_tmp_18_loc_load = load i32 %idx_tmp_18_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_18_loc_load"/></StgValue>
</operation>

<operation id="1252" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="2" op_0_bw="32">
<![CDATA[
.preheader13.preheader:2 %empty_72 = trunc i32 %idx_tmp_18_loc_load

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1253" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:3 %icmp_ln92_1 = icmp_ult  i32 %idx_tmp_18_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_1"/></StgValue>
</operation>

<operation id="1254" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13.preheader:4 %br_ln92 = br i1 %icmp_ln92_1, void %.lr.ph.i.i.i, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="1255" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i:0 %xor_ln92_1 = xor i2 %empty_72, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_1"/></StgValue>
</operation>

<operation id="1256" st_id="142" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i.i.i:1 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_29, i32 %tmp_232, i32 %tmp_231, i32 %tmp_230, i2 %empty_72, i2 %xor_ln92_1, i32 %res_num_load_2458_loc, i32 %res_num_load_1452_loc, i32 %res_num_load446_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1257" st_id="143" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i.i.i:1 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_29, i32 %tmp_232, i32 %tmp_231, i32 %tmp_230, i2 %empty_72, i2 %xor_ln92_1, i32 %res_num_load_2458_loc, i32 %res_num_load_1452_loc, i32 %res_num_load446_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1258" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i.i:2 %res_num_load_10 = load i32 %res_num_load_2458_loc

]]></Node>
<StgValue><ssdm name="res_num_load_10"/></StgValue>
</operation>

<operation id="1259" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i.i:3 %res_num_load_11 = load i32 %res_num_load_1452_loc

]]></Node>
<StgValue><ssdm name="res_num_load_11"/></StgValue>
</operation>

<operation id="1260" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i.i:4 %res_num_load_12 = load i32 %res_num_load446_loc

]]></Node>
<StgValue><ssdm name="res_num_load_12"/></StgValue>
</operation>

<operation id="1261" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i:5 %sub_ln92_1 = sub i2 2, i2 %empty_72

]]></Node>
<StgValue><ssdm name="sub_ln92_1"/></StgValue>
</operation>

<operation id="1262" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i:6 %base_16 = add i2 %sub_ln92_1, i2 1

]]></Node>
<StgValue><ssdm name="base_16"/></StgValue>
</operation>

<operation id="1263" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i:7 %xor_ln100_1 = xor i2 %sub_ln92_1, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_1"/></StgValue>
</operation>

<operation id="1264" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph7.i.i.i:8 %sext_ln100_1 = sext i2 %xor_ln100_1

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="1265" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i.i.i:9 %tmp_233 = add i32 %sext_ln100_1, i32 %res_p_3

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1266" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i.i:10 %icmp_ln104_1 = icmp_eq  i2 %base_16, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_1"/></StgValue>
</operation>

<operation id="1267" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i.i.i:11 %br_ln104 = br i1 %icmp_ln104_1, void %.lr.ph.i.i.i, void %_ZN3BanmLEf.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="1268" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i:0 %res_num_load_2456 = phi i32 %tmp_232, void %.preheader13.preheader, i32 %res_num_load_10, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="res_num_load_2456"/></StgValue>
</operation>

<operation id="1269" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i:1 %res_num_load_1450 = phi i32 %tmp_231, void %.preheader13.preheader, i32 %res_num_load_11, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="res_num_load_1450"/></StgValue>
</operation>

<operation id="1270" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i:2 %res_num_load444 = phi i32 %tmp_230, void %.preheader13.preheader, i32 %res_num_load_12, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="res_num_load444"/></StgValue>
</operation>

<operation id="1271" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i:4 %base_0_lcssa_i_i_i168172 = phi i2 0, void %.preheader13.preheader, i2 %base_16, void %.lr.ph7.i.i.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i_i168172"/></StgValue>
</operation>

<operation id="1272" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i.i:5 %zext_ln104_1 = zext i2 %base_0_lcssa_i_i_i168172

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="1273" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i.i:6 %icmp_ln104_4 = icmp_ne  i2 %base_0_lcssa_i_i_i168172, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_4"/></StgValue>
</operation>

<operation id="1274" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i.i:7 %add_ln104_1 = add i3 %zext_ln104_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="1275" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i.i:8 %select_ln104_1 = select i1 %icmp_ln104_4, i3 3, i3 %add_ln104_1

]]></Node>
<StgValue><ssdm name="select_ln104_1"/></StgValue>
</operation>

<operation id="1276" st_id="144" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i.i:9 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_310, i32 %res_num_load_2456, i32 %res_num_load_1450, i32 %res_num_load444, i2 %base_0_lcssa_i_i_i168172, i3 %select_ln104_1, i32 %res_num_load_2455_loc, i32 %res_num_load_1449_loc, i32 %res_num_load443_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1277" st_id="145" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i.i:9 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_310, i32 %res_num_load_2456, i32 %res_num_load_1450, i32 %res_num_load444, i2 %base_0_lcssa_i_i_i168172, i3 %select_ln104_1, i32 %res_num_load_2455_loc, i32 %res_num_load_1449_loc, i32 %res_num_load443_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1278" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln106_4 = bitcast i32 %xor_ln106

]]></Node>
<StgValue><ssdm name="bitcast_ln106_4"/></StgValue>
</operation>

<operation id="1279" st_id="146" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:3 %call_ret14 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln106_4

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1280" st_id="147" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:3 %call_ret14 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln106_4

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>

<operation id="1281" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="128">
<![CDATA[
:4 %ref_tmp_01_i403_s = extractvalue i128 %call_ret14

]]></Node>
<StgValue><ssdm name="ref_tmp_01_i403_s"/></StgValue>
</operation>

<operation id="1282" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="128">
<![CDATA[
:5 %ref_tmp_1_i4 = extractvalue i128 %call_ret14

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i4"/></StgValue>
</operation>

<operation id="1283" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="128">
<![CDATA[
:6 %ref_tmp_1_i404_1 = extractvalue i128 %call_ret14

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i404_1"/></StgValue>
</operation>

<operation id="1284" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="128">
<![CDATA[
:7 %ref_tmp_1_i404_2 = extractvalue i128 %call_ret14

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i404_2"/></StgValue>
</operation>

<operation id="1285" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32">
<![CDATA[
:8 %bitcast_ln106 = bitcast i32 %ref_tmp_1_i4

]]></Node>
<StgValue><ssdm name="bitcast_ln106"/></StgValue>
</operation>

<operation id="1286" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32">
<![CDATA[
:9 %bitcast_ln106_1 = bitcast i32 %ref_tmp_1_i404_1

]]></Node>
<StgValue><ssdm name="bitcast_ln106_1"/></StgValue>
</operation>

<operation id="1287" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32">
<![CDATA[
:10 %bitcast_ln106_2 = bitcast i32 %ref_tmp_1_i404_2

]]></Node>
<StgValue><ssdm name="bitcast_ln106_2"/></StgValue>
</operation>

<operation id="1288" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:11 %or_ln106_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln106_2, i32 %bitcast_ln106_1, i32 %bitcast_ln106, i32 %ref_tmp_01_i403_s

]]></Node>
<StgValue><ssdm name="or_ln106_2"/></StgValue>
</operation>

<operation id="1289" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
:12 %write_ln106 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln106_2

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="1290" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln98 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1291" st_id="148" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret13 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>

<operation id="1292" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp_01_i390_s = extractvalue i128 %call_ret13

]]></Node>
<StgValue><ssdm name="ref_tmp_01_i390_s"/></StgValue>
</operation>

<operation id="1293" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="128">
<![CDATA[
:2 %ref_tmp_1_i3 = extractvalue i128 %call_ret13

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i3"/></StgValue>
</operation>

<operation id="1294" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="128">
<![CDATA[
:3 %ref_tmp_1_i391_1 = extractvalue i128 %call_ret13

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i391_1"/></StgValue>
</operation>

<operation id="1295" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="128">
<![CDATA[
:4 %ref_tmp_1_i391_2 = extractvalue i128 %call_ret13

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i391_2"/></StgValue>
</operation>

<operation id="1296" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32">
<![CDATA[
:5 %bitcast_ln105 = bitcast i32 %ref_tmp_1_i3

]]></Node>
<StgValue><ssdm name="bitcast_ln105"/></StgValue>
</operation>

<operation id="1297" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln105_1 = bitcast i32 %ref_tmp_1_i391_1

]]></Node>
<StgValue><ssdm name="bitcast_ln105_1"/></StgValue>
</operation>

<operation id="1298" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32">
<![CDATA[
:7 %bitcast_ln105_2 = bitcast i32 %ref_tmp_1_i391_2

]]></Node>
<StgValue><ssdm name="bitcast_ln105_2"/></StgValue>
</operation>

<operation id="1299" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8 %or_ln105_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln105_2, i32 %bitcast_ln105_1, i32 %bitcast_ln105, i32 %ref_tmp_01_i390_s

]]></Node>
<StgValue><ssdm name="or_ln105_2"/></StgValue>
</operation>

<operation id="1300" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
:9 %write_ln105 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln105_2

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="1301" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln94 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1302" st_id="149" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret = call i128 @operator/.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1303" st_id="150" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret = call i128 @operator/.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="1304" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp33_s = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp33_s"/></StgValue>
</operation>

<operation id="1305" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="128">
<![CDATA[
:2 %out_46 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="out_46"/></StgValue>
</operation>

<operation id="1306" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="128">
<![CDATA[
:3 %out_24 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="out_24"/></StgValue>
</operation>

<operation id="1307" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="128">
<![CDATA[
:4 %out_25 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="out_25"/></StgValue>
</operation>

<operation id="1308" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="32">
<![CDATA[
:5 %out_44 = trunc i32 %ref_tmp33_s

]]></Node>
<StgValue><ssdm name="out_44"/></StgValue>
</operation>

<operation id="1309" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %out_45 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp33_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_45"/></StgValue>
</operation>

<operation id="1310" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln90 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1311" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln553_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln553_2"/></StgValue>
</operation>

<operation id="1312" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln553_1 = bitcast i32 %trunc_ln553_2

]]></Node>
<StgValue><ssdm name="bitcast_ln553_1"/></StgValue>
</operation>

<operation id="1313" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln553_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln553_3"/></StgValue>
</operation>

<operation id="1314" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln553_2 = bitcast i32 %trunc_ln553_3

]]></Node>
<StgValue><ssdm name="bitcast_ln553_2"/></StgValue>
</operation>

<operation id="1315" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_226 = fmul i32 %bitcast_ln553, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1316" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_227 = fmul i32 %bitcast_ln553_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1317" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %tmp_228 = fmul i32 %bitcast_ln553_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1318" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_226 = fmul i32 %bitcast_ln553, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1319" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_227 = fmul i32 %bitcast_ln553_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1320" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %tmp_228 = fmul i32 %bitcast_ln553_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1321" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_227 = fmul i32 %bitcast_ln553_1, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1322" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %tmp_228 = fmul i32 %bitcast_ln553_2, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1323" st_id="153" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_42 = fcmp_oeq  i32 %tmp_226, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1324" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="128">
<![CDATA[
:0 %res_p = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="res_p"/></StgValue>
</operation>

<operation id="1325" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32">
<![CDATA[
:10 %bitcast_ln77 = bitcast i32 %tmp_226

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="1326" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1327" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="23" op_0_bw="32">
<![CDATA[
:12 %trunc_ln77 = trunc i32 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="1328" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13 %icmp_ln77 = icmp_ne  i8 %tmp_41, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="1329" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14 %icmp_ln77_1 = icmp_eq  i23 %trunc_ln77, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_1"/></StgValue>
</operation>

<operation id="1330" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %or_ln77 = or i1 %icmp_ln77_1, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="1331" st_id="154" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_42 = fcmp_oeq  i32 %tmp_226, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1332" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %and_ln77 = and i1 %or_ln77, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln77"/></StgValue>
</operation>

<operation id="1333" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %br_ln77 = br i1 %and_ln77, void %_ZNK3BanmlEf.exit, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1334" st_id="154" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader14.preheader:0 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_1, i32 %tmp_226, i32 %tmp_227, i32 %tmp_228, i32 %idx_tmp_15_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1335" st_id="155" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader14.preheader:0 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_1, i32 %tmp_226, i32 %tmp_227, i32 %tmp_228, i32 %idx_tmp_15_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1336" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader14.preheader:1 %idx_tmp_15_loc_load = load i32 %idx_tmp_15_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_15_loc_load"/></StgValue>
</operation>

<operation id="1337" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="2" op_0_bw="32">
<![CDATA[
.preheader14.preheader:2 %empty = trunc i32 %idx_tmp_15_loc_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1338" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader14.preheader:3 %icmp_ln92 = icmp_ult  i32 %idx_tmp_15_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="1339" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14.preheader:4 %br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i.i, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="1340" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:0 %xor_ln92 = xor i2 %empty, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="1341" st_id="156" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i.i:1 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_2, i32 %tmp_228, i32 %tmp_227, i32 %tmp_226, i2 %empty, i2 %xor_ln92, i32 %out_87440_loc, i32 %out_86434_loc, i32 %out_85428_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1342" st_id="157" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i.i:1 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_2, i32 %tmp_228, i32 %tmp_227, i32 %tmp_226, i2 %empty, i2 %xor_ln92, i32 %out_87440_loc, i32 %out_86434_loc, i32 %out_85428_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1343" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i:2 %out_87440_loc_load = load i32 %out_87440_loc

]]></Node>
<StgValue><ssdm name="out_87440_loc_load"/></StgValue>
</operation>

<operation id="1344" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i:3 %out_86434_loc_load = load i32 %out_86434_loc

]]></Node>
<StgValue><ssdm name="out_86434_loc_load"/></StgValue>
</operation>

<operation id="1345" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i:4 %out_85428_loc_load = load i32 %out_85428_loc

]]></Node>
<StgValue><ssdm name="out_85428_loc_load"/></StgValue>
</operation>

<operation id="1346" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:5 %sub_ln92 = sub i2 2, i2 %empty

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="1347" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:6 %base = add i2 %sub_ln92, i2 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="1348" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:7 %xor_ln100 = xor i2 %sub_ln92, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="1349" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph7.i.i:8 %sext_ln100 = sext i2 %xor_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="1350" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i.i:9 %tmp_229 = add i32 %sext_ln100, i32 %res_p

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1351" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:10 %icmp_ln104 = icmp_eq  i2 %base, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="1352" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i.i:11 %br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i.i, void %_ZNK3BanmlEf.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="1353" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:0 %out_87438 = phi i32 %tmp_228, void %.preheader14.preheader, i32 %out_87440_loc_load, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="out_87438"/></StgValue>
</operation>

<operation id="1354" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:1 %out_86432 = phi i32 %tmp_227, void %.preheader14.preheader, i32 %out_86434_loc_load, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="out_86432"/></StgValue>
</operation>

<operation id="1355" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:2 %out_85426 = phi i32 %tmp_226, void %.preheader14.preheader, i32 %out_85428_loc_load, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="out_85426"/></StgValue>
</operation>

<operation id="1356" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:4 %base_0_lcssa_i_i160164 = phi i2 0, void %.preheader14.preheader, i2 %base, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i160164"/></StgValue>
</operation>

<operation id="1357" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i:5 %zext_ln104 = zext i2 %base_0_lcssa_i_i160164

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="1358" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i:6 %icmp_ln104_3 = icmp_ne  i2 %base_0_lcssa_i_i160164, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_3"/></StgValue>
</operation>

<operation id="1359" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i:7 %add_ln104 = add i3 %zext_ln104, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="1360" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i:8 %select_ln104 = select i1 %icmp_ln104_3, i3 3, i3 %add_ln104

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="1361" st_id="158" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i:9 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_3, i32 %out_87438, i32 %out_86432, i32 %out_85426, i2 %base_0_lcssa_i_i160164, i3 %select_ln104, i32 %out_87437_loc, i32 %out_86431_loc, i32 %out_85425_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1362" st_id="159" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i:9 %call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_3, i32 %out_87438, i32 %out_86432, i32 %out_85426, i2 %base_0_lcssa_i_i160164, i3 %select_ln104, i32 %out_87437_loc, i32 %out_86431_loc, i32 %out_85425_loc

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1363" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln102 = bitcast i32 %f_op_read

]]></Node>
<StgValue><ssdm name="bitcast_ln102"/></StgValue>
</operation>

<operation id="1364" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %xor_ln102 = xor i32 %bitcast_ln102, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln102"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1365" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln102_1 = bitcast i32 %xor_ln102

]]></Node>
<StgValue><ssdm name="bitcast_ln102_1"/></StgValue>
</operation>

<operation id="1366" st_id="161" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:3 %call_ret12 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln102_1

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1367" st_id="162" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:3 %call_ret12 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln102_1

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>

<operation id="1368" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="128">
<![CDATA[
:4 %ref_tmp29_063_s = extractvalue i128 %call_ret12

]]></Node>
<StgValue><ssdm name="ref_tmp29_063_s"/></StgValue>
</operation>

<operation id="1369" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="128">
<![CDATA[
:5 %out_43 = extractvalue i128 %call_ret12

]]></Node>
<StgValue><ssdm name="out_43"/></StgValue>
</operation>

<operation id="1370" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="128">
<![CDATA[
:6 %out_39 = extractvalue i128 %call_ret12

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="1371" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="128">
<![CDATA[
:7 %out_40 = extractvalue i128 %call_ret12

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="1372" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="32">
<![CDATA[
:8 %out_41 = trunc i32 %ref_tmp29_063_s

]]></Node>
<StgValue><ssdm name="out_41"/></StgValue>
</operation>

<operation id="1373" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %out_42 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp29_063_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_42"/></StgValue>
</operation>

<operation id="1374" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln82 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1375" st_id="163" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret11 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1376" st_id="164" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %call_ret11 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>

<operation id="1377" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp27_064_s = extractvalue i128 %call_ret11

]]></Node>
<StgValue><ssdm name="ref_tmp27_064_s"/></StgValue>
</operation>

<operation id="1378" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="128">
<![CDATA[
:2 %out_38 = extractvalue i128 %call_ret11

]]></Node>
<StgValue><ssdm name="out_38"/></StgValue>
</operation>

<operation id="1379" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="128">
<![CDATA[
:3 %out_34 = extractvalue i128 %call_ret11

]]></Node>
<StgValue><ssdm name="out_34"/></StgValue>
</operation>

<operation id="1380" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="128">
<![CDATA[
:4 %out_35 = extractvalue i128 %call_ret11

]]></Node>
<StgValue><ssdm name="out_35"/></StgValue>
</operation>

<operation id="1381" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="32">
<![CDATA[
:5 %out_36 = trunc i32 %ref_tmp27_064_s

]]></Node>
<StgValue><ssdm name="out_36"/></StgValue>
</operation>

<operation id="1382" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %out_37 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp27_064_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_37"/></StgValue>
</operation>

<operation id="1383" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln78 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1384" st_id="165" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader15.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_17, i128 %b_op1_read, i128 %b_op2_read, i1 %res_6_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1385" st_id="166" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader15.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_17, i128 %b_op1_read, i128 %b_op2_read, i1 %res_6_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1386" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader15.preheader:1 %res_6_loc_load = load i1 %res_6_loc

]]></Node>
<StgValue><ssdm name="res_6_loc_load"/></StgValue>
</operation>

<operation id="1387" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.preheader:2 %phitmp78 = xor i1 %res_6_loc_load, i1 1

]]></Node>
<StgValue><ssdm name="phitmp78"/></StgValue>
</operation>

<operation id="1388" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:3 %br_ln0 = br void %_ZNK3BangeERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1389" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1390" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln328_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln328_10"/></StgValue>
</operation>

<operation id="1391" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln328_6 = icmp_ne  i8 %tmp_111, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln328_6"/></StgValue>
</operation>

<operation id="1392" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln328_7 = icmp_eq  i23 %trunc_ln328_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln328_7"/></StgValue>
</operation>

<operation id="1393" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln328_3 = or i1 %icmp_ln328_7, i1 %icmp_ln328_6

]]></Node>
<StgValue><ssdm name="or_ln328_3"/></StgValue>
</operation>

<operation id="1394" st_id="168" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_112 = fcmp_olt  i32 %bitcast_ln328_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1395" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln328_3 = and i1 %or_ln328_3, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="and_ln328_3"/></StgValue>
</operation>

<operation id="1396" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln328 = br i1 %and_ln328_3, void, void %._crit_edge62

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1397" st_id="168" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_179 = fcmp_oeq  i32 %bitcast_ln328_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1398" st_id="169" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_179 = fcmp_oeq  i32 %bitcast_ln328_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1399" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln328_7 = and i1 %or_ln328_3, i1 %tmp_179

]]></Node>
<StgValue><ssdm name="and_ln328_7"/></StgValue>
</operation>

<operation id="1400" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln328 = br i1 %and_ln328_7, void %._crit_edge63, void

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1401" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln328_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln328_7"/></StgValue>
</operation>

<operation id="1402" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln328_7 = bitcast i32 %trunc_ln328_7

]]></Node>
<StgValue><ssdm name="bitcast_ln328_7"/></StgValue>
</operation>

<operation id="1403" st_id="169" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_203 = fcmp_ogt  i32 %bitcast_ln328_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1404" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_202 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1405" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln328_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln328_14"/></StgValue>
</operation>

<operation id="1406" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln328_14 = icmp_ne  i8 %tmp_202, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln328_14"/></StgValue>
</operation>

<operation id="1407" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln328_15 = icmp_eq  i23 %trunc_ln328_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln328_15"/></StgValue>
</operation>

<operation id="1408" st_id="170" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln328_7 = or i1 %icmp_ln328_15, i1 %icmp_ln328_14

]]></Node>
<StgValue><ssdm name="or_ln328_7"/></StgValue>
</operation>

<operation id="1409" st_id="170" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_203 = fcmp_ogt  i32 %bitcast_ln328_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1410" st_id="170" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln328_11 = and i1 %or_ln328_7, i1 %tmp_203

]]></Node>
<StgValue><ssdm name="and_ln328_11"/></StgValue>
</operation>

<operation id="1411" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln328 = br i1 %and_ln328_11, void %._crit_edge63, void %._crit_edge62

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1412" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_11" val="0"/>
</and_exp><and_exp><literal name="and_ln328_3" val="0"/>
<literal name="and_ln328_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge63:0 %br_ln331 = br void %_ZNK3BangeERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="1413" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_7" val="1"/>
<literal name="and_ln328_11" val="1"/>
</and_exp><and_exp><literal name="and_ln328_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge62:0 %br_ln329 = br void %_ZNK3BangeERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1414" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1415" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln321_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln321_10"/></StgValue>
</operation>

<operation id="1416" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln321_6 = icmp_ne  i8 %tmp_62, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln321_6"/></StgValue>
</operation>

<operation id="1417" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln321_7 = icmp_eq  i23 %trunc_ln321_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_7"/></StgValue>
</operation>

<operation id="1418" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln321_3 = or i1 %icmp_ln321_7, i1 %icmp_ln321_6

]]></Node>
<StgValue><ssdm name="or_ln321_3"/></StgValue>
</operation>

<operation id="1419" st_id="171" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_63 = fcmp_ogt  i32 %bitcast_ln321_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1420" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln321_3 = and i1 %or_ln321_3, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln321_3"/></StgValue>
</operation>

<operation id="1421" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln321 = br i1 %and_ln321_3, void, void %._crit_edge58

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1422" st_id="171" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_110 = fcmp_oeq  i32 %bitcast_ln321_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1423" st_id="172" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_110 = fcmp_oeq  i32 %bitcast_ln321_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1424" st_id="172" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln321_7 = and i1 %or_ln321_3, i1 %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln321_7"/></StgValue>
</operation>

<operation id="1425" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln321 = br i1 %and_ln321_7, void %._crit_edge59, void

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1426" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln321_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln321_7"/></StgValue>
</operation>

<operation id="1427" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln321_7 = bitcast i32 %trunc_ln321_7

]]></Node>
<StgValue><ssdm name="bitcast_ln321_7"/></StgValue>
</operation>

<operation id="1428" st_id="172" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_178 = fcmp_olt  i32 %bitcast_ln321_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1429" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1430" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln321_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln321_14"/></StgValue>
</operation>

<operation id="1431" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln321_14 = icmp_ne  i8 %tmp_177, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln321_14"/></StgValue>
</operation>

<operation id="1432" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln321_15 = icmp_eq  i23 %trunc_ln321_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_15"/></StgValue>
</operation>

<operation id="1433" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln321_7 = or i1 %icmp_ln321_15, i1 %icmp_ln321_14

]]></Node>
<StgValue><ssdm name="or_ln321_7"/></StgValue>
</operation>

<operation id="1434" st_id="173" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_178 = fcmp_olt  i32 %bitcast_ln321_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1435" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln321_11 = and i1 %or_ln321_7, i1 %tmp_178

]]></Node>
<StgValue><ssdm name="and_ln321_11"/></StgValue>
</operation>

<operation id="1436" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln321 = br i1 %and_ln321_11, void %._crit_edge59, void %._crit_edge58

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1437" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_11" val="0"/>
</and_exp><and_exp><literal name="and_ln321_3" val="0"/>
<literal name="and_ln321_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge59:0 %br_ln324 = br void %_ZNK3BangeERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="1438" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_7" val="1"/>
<literal name="and_ln321_11" val="1"/>
</and_exp><and_exp><literal name="and_ln321_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge58:0 %br_ln322 = br void %_ZNK3BangeERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1439" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
_ZNK3BangeERKS_.exit:0 %out_97 = phi i1 0, void %._crit_edge58, i1 1, void %._crit_edge59, i1 0, void %._crit_edge62, i1 1, void %._crit_edge63, i1 %phitmp78, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="out_97"/></StgValue>
</operation>

<operation id="1440" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BangeERKS_.exit:1 %zext_ln73 = zext i1 %out_97

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="1441" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BangeERKS_.exit:2 %br_ln74 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1442" st_id="175" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader16.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_16, i128 %b_op2_read, i128 %b_op1_read, i1 %res_5_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1443" st_id="176" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader16.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_16, i128 %b_op2_read, i128 %b_op1_read, i1 %res_5_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1444" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader16.preheader:1 %res_5_loc_load = load i1 %res_5_loc

]]></Node>
<StgValue><ssdm name="res_5_loc_load"/></StgValue>
</operation>

<operation id="1445" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader16.preheader:2 %phitmp79 = xor i1 %res_5_loc_load, i1 1

]]></Node>
<StgValue><ssdm name="phitmp79"/></StgValue>
</operation>

<operation id="1446" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:3 %br_ln0 = br void %_ZNK3BanleERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1447" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1448" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln328_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln328_s"/></StgValue>
</operation>

<operation id="1449" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln328_4 = icmp_ne  i8 %tmp_107, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln328_4"/></StgValue>
</operation>

<operation id="1450" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln328_5 = icmp_eq  i23 %trunc_ln328_s, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln328_5"/></StgValue>
</operation>

<operation id="1451" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln328_2 = or i1 %icmp_ln328_5, i1 %icmp_ln328_4

]]></Node>
<StgValue><ssdm name="or_ln328_2"/></StgValue>
</operation>

<operation id="1452" st_id="178" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_108 = fcmp_olt  i32 %bitcast_ln328_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1453" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln328_2 = and i1 %or_ln328_2, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="and_ln328_2"/></StgValue>
</operation>

<operation id="1454" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln328 = br i1 %and_ln328_2, void, void %._crit_edge53

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1455" st_id="178" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_176 = fcmp_oeq  i32 %bitcast_ln328_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1456" st_id="179" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_176 = fcmp_oeq  i32 %bitcast_ln328_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1457" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln328_6 = and i1 %or_ln328_2, i1 %tmp_176

]]></Node>
<StgValue><ssdm name="and_ln328_6"/></StgValue>
</operation>

<operation id="1458" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln328 = br i1 %and_ln328_6, void %._crit_edge54, void

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1459" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln328_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln328_6"/></StgValue>
</operation>

<operation id="1460" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln328_6 = bitcast i32 %trunc_ln328_6

]]></Node>
<StgValue><ssdm name="bitcast_ln328_6"/></StgValue>
</operation>

<operation id="1461" st_id="179" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_201 = fcmp_ogt  i32 %bitcast_ln328_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1462" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_200 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1463" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln328_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln328_13"/></StgValue>
</operation>

<operation id="1464" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln328_12 = icmp_ne  i8 %tmp_200, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln328_12"/></StgValue>
</operation>

<operation id="1465" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln328_13 = icmp_eq  i23 %trunc_ln328_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln328_13"/></StgValue>
</operation>

<operation id="1466" st_id="180" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln328_6 = or i1 %icmp_ln328_13, i1 %icmp_ln328_12

]]></Node>
<StgValue><ssdm name="or_ln328_6"/></StgValue>
</operation>

<operation id="1467" st_id="180" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_201 = fcmp_ogt  i32 %bitcast_ln328_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1468" st_id="180" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln328_10 = and i1 %or_ln328_6, i1 %tmp_201

]]></Node>
<StgValue><ssdm name="and_ln328_10"/></StgValue>
</operation>

<operation id="1469" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln328 = br i1 %and_ln328_10, void %._crit_edge54, void %._crit_edge53

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1470" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_10" val="0"/>
</and_exp><and_exp><literal name="and_ln328_2" val="0"/>
<literal name="and_ln328_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge54:0 %br_ln331 = br void %_ZNK3BanleERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="1471" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_6" val="1"/>
<literal name="and_ln328_10" val="1"/>
</and_exp><and_exp><literal name="and_ln328_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge53:0 %br_ln329 = br void %_ZNK3BanleERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1472" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1473" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln321_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln321_s"/></StgValue>
</operation>

<operation id="1474" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln321_4 = icmp_ne  i8 %tmp_60, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln321_4"/></StgValue>
</operation>

<operation id="1475" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln321_5 = icmp_eq  i23 %trunc_ln321_s, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_5"/></StgValue>
</operation>

<operation id="1476" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln321_2 = or i1 %icmp_ln321_5, i1 %icmp_ln321_4

]]></Node>
<StgValue><ssdm name="or_ln321_2"/></StgValue>
</operation>

<operation id="1477" st_id="181" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_61 = fcmp_ogt  i32 %bitcast_ln321_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1478" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln321_2 = and i1 %or_ln321_2, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln321_2"/></StgValue>
</operation>

<operation id="1479" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln321 = br i1 %and_ln321_2, void, void %._crit_edge49

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1480" st_id="181" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_106 = fcmp_oeq  i32 %bitcast_ln321_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1481" st_id="182" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_106 = fcmp_oeq  i32 %bitcast_ln321_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1482" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln321_6 = and i1 %or_ln321_2, i1 %tmp_106

]]></Node>
<StgValue><ssdm name="and_ln321_6"/></StgValue>
</operation>

<operation id="1483" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln321 = br i1 %and_ln321_6, void %._crit_edge50, void

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1484" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln321_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln321_6"/></StgValue>
</operation>

<operation id="1485" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln321_6 = bitcast i32 %trunc_ln321_6

]]></Node>
<StgValue><ssdm name="bitcast_ln321_6"/></StgValue>
</operation>

<operation id="1486" st_id="182" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_175 = fcmp_olt  i32 %bitcast_ln321_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1487" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_174 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1488" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln321_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln321_13"/></StgValue>
</operation>

<operation id="1489" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln321_12 = icmp_ne  i8 %tmp_174, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln321_12"/></StgValue>
</operation>

<operation id="1490" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln321_13 = icmp_eq  i23 %trunc_ln321_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_13"/></StgValue>
</operation>

<operation id="1491" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln321_6 = or i1 %icmp_ln321_13, i1 %icmp_ln321_12

]]></Node>
<StgValue><ssdm name="or_ln321_6"/></StgValue>
</operation>

<operation id="1492" st_id="183" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_175 = fcmp_olt  i32 %bitcast_ln321_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1493" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln321_10 = and i1 %or_ln321_6, i1 %tmp_175

]]></Node>
<StgValue><ssdm name="and_ln321_10"/></StgValue>
</operation>

<operation id="1494" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln321 = br i1 %and_ln321_10, void %._crit_edge50, void %._crit_edge49

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1495" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_10" val="0"/>
</and_exp><and_exp><literal name="and_ln321_2" val="0"/>
<literal name="and_ln321_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge50:0 %br_ln324 = br void %_ZNK3BanleERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="1496" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_6" val="1"/>
<literal name="and_ln321_10" val="1"/>
</and_exp><and_exp><literal name="and_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge49:0 %br_ln322 = br void %_ZNK3BanleERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1497" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
_ZNK3BanleERKS_.exit:0 %out_92 = phi i1 0, void %._crit_edge49, i1 1, void %._crit_edge50, i1 0, void %._crit_edge53, i1 1, void %._crit_edge54, i1 %phitmp79, void %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="out_92"/></StgValue>
</operation>

<operation id="1498" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BanleERKS_.exit:1 %zext_ln69_6 = zext i1 %out_92

]]></Node>
<StgValue><ssdm name="zext_ln69_6"/></StgValue>
</operation>

<operation id="1499" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BanleERKS_.exit:2 %br_ln70 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1500" st_id="185" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader17.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_15, i128 %b_op2_read, i128 %b_op1_read, i1 %res_4_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1501" st_id="186" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader17.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_15, i128 %b_op2_read, i128 %b_op1_read, i1 %res_4_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1502" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader17.preheader:1 %res_4_loc_load = load i1 %res_4_loc

]]></Node>
<StgValue><ssdm name="res_4_loc_load"/></StgValue>
</operation>

<operation id="1503" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:2 %br_ln0 = br void %_ZNK3BangtERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1504" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1505" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln328_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln328_9"/></StgValue>
</operation>

<operation id="1506" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln328_2 = icmp_ne  i8 %tmp_103, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln328_2"/></StgValue>
</operation>

<operation id="1507" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln328_3 = icmp_eq  i23 %trunc_ln328_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln328_3"/></StgValue>
</operation>

<operation id="1508" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln328_1 = or i1 %icmp_ln328_3, i1 %icmp_ln328_2

]]></Node>
<StgValue><ssdm name="or_ln328_1"/></StgValue>
</operation>

<operation id="1509" st_id="188" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_104 = fcmp_olt  i32 %bitcast_ln328_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1510" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln328_1 = and i1 %or_ln328_1, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="and_ln328_1"/></StgValue>
</operation>

<operation id="1511" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln328 = br i1 %and_ln328_1, void, void %._crit_edge44

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1512" st_id="188" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_173 = fcmp_oeq  i32 %bitcast_ln328_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1513" st_id="189" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_173 = fcmp_oeq  i32 %bitcast_ln328_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1514" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln328_5 = and i1 %or_ln328_1, i1 %tmp_173

]]></Node>
<StgValue><ssdm name="and_ln328_5"/></StgValue>
</operation>

<operation id="1515" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln328 = br i1 %and_ln328_5, void %._crit_edge45, void

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1516" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln328_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln328_5"/></StgValue>
</operation>

<operation id="1517" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln328_5 = bitcast i32 %trunc_ln328_5

]]></Node>
<StgValue><ssdm name="bitcast_ln328_5"/></StgValue>
</operation>

<operation id="1518" st_id="189" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_199 = fcmp_ogt  i32 %bitcast_ln328_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1519" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1520" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln328_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln328_12"/></StgValue>
</operation>

<operation id="1521" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln328_10 = icmp_ne  i8 %tmp_198, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln328_10"/></StgValue>
</operation>

<operation id="1522" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln328_11 = icmp_eq  i23 %trunc_ln328_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln328_11"/></StgValue>
</operation>

<operation id="1523" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln328_5 = or i1 %icmp_ln328_11, i1 %icmp_ln328_10

]]></Node>
<StgValue><ssdm name="or_ln328_5"/></StgValue>
</operation>

<operation id="1524" st_id="190" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_199 = fcmp_ogt  i32 %bitcast_ln328_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1525" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln328_9 = and i1 %or_ln328_5, i1 %tmp_199

]]></Node>
<StgValue><ssdm name="and_ln328_9"/></StgValue>
</operation>

<operation id="1526" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln328 = br i1 %and_ln328_9, void %._crit_edge45, void %._crit_edge44

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1527" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_9" val="0"/>
</and_exp><and_exp><literal name="and_ln328_1" val="0"/>
<literal name="and_ln328_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge45:0 %br_ln331 = br void %_ZNK3BangtERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="1528" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_5" val="1"/>
<literal name="and_ln328_9" val="1"/>
</and_exp><and_exp><literal name="and_ln328_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge44:0 %br_ln329 = br void %_ZNK3BangtERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1529" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1530" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln321_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln321_9"/></StgValue>
</operation>

<operation id="1531" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln321_2 = icmp_ne  i8 %tmp_58, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln321_2"/></StgValue>
</operation>

<operation id="1532" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln321_3 = icmp_eq  i23 %trunc_ln321_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_3"/></StgValue>
</operation>

<operation id="1533" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln321_1 = or i1 %icmp_ln321_3, i1 %icmp_ln321_2

]]></Node>
<StgValue><ssdm name="or_ln321_1"/></StgValue>
</operation>

<operation id="1534" st_id="191" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_59 = fcmp_ogt  i32 %bitcast_ln321_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1535" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln321_1 = and i1 %or_ln321_1, i1 %tmp_59

]]></Node>
<StgValue><ssdm name="and_ln321_1"/></StgValue>
</operation>

<operation id="1536" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln321 = br i1 %and_ln321_1, void, void %._crit_edge40

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1537" st_id="191" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_102 = fcmp_oeq  i32 %bitcast_ln321_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1538" st_id="192" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_102 = fcmp_oeq  i32 %bitcast_ln321_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1539" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln321_5 = and i1 %or_ln321_1, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="and_ln321_5"/></StgValue>
</operation>

<operation id="1540" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln321 = br i1 %and_ln321_5, void %._crit_edge41, void

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1541" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln321_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln321_5"/></StgValue>
</operation>

<operation id="1542" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln321_5 = bitcast i32 %trunc_ln321_5

]]></Node>
<StgValue><ssdm name="bitcast_ln321_5"/></StgValue>
</operation>

<operation id="1543" st_id="192" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_172 = fcmp_olt  i32 %bitcast_ln321_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1544" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1545" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln321_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln321_12"/></StgValue>
</operation>

<operation id="1546" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln321_10 = icmp_ne  i8 %tmp_171, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln321_10"/></StgValue>
</operation>

<operation id="1547" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln321_11 = icmp_eq  i23 %trunc_ln321_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_11"/></StgValue>
</operation>

<operation id="1548" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln321_5 = or i1 %icmp_ln321_11, i1 %icmp_ln321_10

]]></Node>
<StgValue><ssdm name="or_ln321_5"/></StgValue>
</operation>

<operation id="1549" st_id="193" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_172 = fcmp_olt  i32 %bitcast_ln321_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1550" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln321_9 = and i1 %or_ln321_5, i1 %tmp_172

]]></Node>
<StgValue><ssdm name="and_ln321_9"/></StgValue>
</operation>

<operation id="1551" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln321 = br i1 %and_ln321_9, void %._crit_edge41, void %._crit_edge40

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1552" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_9" val="0"/>
</and_exp><and_exp><literal name="and_ln321_1" val="0"/>
<literal name="and_ln321_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge41:0 %br_ln324 = br void %_ZNK3BangtERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="1553" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_5" val="1"/>
<literal name="and_ln321_9" val="1"/>
</and_exp><and_exp><literal name="and_ln321_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge40:0 %br_ln322 = br void %_ZNK3BangtERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1554" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
_ZNK3BangtERKS_.exit:0 %out_68 = phi i1 1, void %._crit_edge40, i1 0, void %._crit_edge41, i1 1, void %._crit_edge44, i1 0, void %._crit_edge45, i1 %res_4_loc_load, void %.preheader17.preheader

]]></Node>
<StgValue><ssdm name="out_68"/></StgValue>
</operation>

<operation id="1555" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BangtERKS_.exit:1 %zext_ln65 = zext i1 %out_68

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="1556" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BangtERKS_.exit:2 %br_ln66 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1557" st_id="195" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader18.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_1, i128 %b_op1_read, i128 %b_op2_read, i1 %res_3_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1558" st_id="196" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader18.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_1, i128 %b_op1_read, i128 %b_op2_read, i1 %res_3_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1559" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader18.preheader:1 %res_3_loc_load = load i1 %res_3_loc

]]></Node>
<StgValue><ssdm name="res_3_loc_load"/></StgValue>
</operation>

<operation id="1560" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:2 %br_ln0 = br void %_ZNK3BanltERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1561" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1562" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln328_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln328_8"/></StgValue>
</operation>

<operation id="1563" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln328 = icmp_ne  i8 %tmp_99, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="1564" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln328_1 = icmp_eq  i23 %trunc_ln328_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln328_1"/></StgValue>
</operation>

<operation id="1565" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln328 = or i1 %icmp_ln328_1, i1 %icmp_ln328

]]></Node>
<StgValue><ssdm name="or_ln328"/></StgValue>
</operation>

<operation id="1566" st_id="198" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_100 = fcmp_olt  i32 %bitcast_ln328, i32 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1567" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln328 = and i1 %or_ln328, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="and_ln328"/></StgValue>
</operation>

<operation id="1568" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln328 = br i1 %and_ln328, void, void %._crit_edge35

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1569" st_id="198" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_170 = fcmp_oeq  i32 %bitcast_ln328, i32 0

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1570" st_id="199" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_170 = fcmp_oeq  i32 %bitcast_ln328, i32 0

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1571" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln328_4 = and i1 %or_ln328, i1 %tmp_170

]]></Node>
<StgValue><ssdm name="and_ln328_4"/></StgValue>
</operation>

<operation id="1572" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln328 = br i1 %and_ln328_4, void %._crit_edge36, void

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1573" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln328_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln328_4"/></StgValue>
</operation>

<operation id="1574" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln328_4 = bitcast i32 %trunc_ln328_4

]]></Node>
<StgValue><ssdm name="bitcast_ln328_4"/></StgValue>
</operation>

<operation id="1575" st_id="199" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_197 = fcmp_ogt  i32 %bitcast_ln328_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1576" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_196 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1577" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln328_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln328_11"/></StgValue>
</operation>

<operation id="1578" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln328_8 = icmp_ne  i8 %tmp_196, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln328_8"/></StgValue>
</operation>

<operation id="1579" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln328_9 = icmp_eq  i23 %trunc_ln328_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln328_9"/></StgValue>
</operation>

<operation id="1580" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln328_4 = or i1 %icmp_ln328_9, i1 %icmp_ln328_8

]]></Node>
<StgValue><ssdm name="or_ln328_4"/></StgValue>
</operation>

<operation id="1581" st_id="200" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_197 = fcmp_ogt  i32 %bitcast_ln328_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1582" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln328_8 = and i1 %or_ln328_4, i1 %tmp_197

]]></Node>
<StgValue><ssdm name="and_ln328_8"/></StgValue>
</operation>

<operation id="1583" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln328 = br i1 %and_ln328_8, void %._crit_edge36, void %._crit_edge35

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="1584" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_8" val="0"/>
</and_exp><and_exp><literal name="and_ln328" val="0"/>
<literal name="and_ln328_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge36:0 %br_ln331 = br void %_ZNK3BanltERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="1585" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln328_4" val="1"/>
<literal name="and_ln328_8" val="1"/>
</and_exp><and_exp><literal name="and_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge35:0 %br_ln329 = br void %_ZNK3BanltERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1586" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1587" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln321_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln321_8"/></StgValue>
</operation>

<operation id="1588" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln321 = icmp_ne  i8 %tmp_55, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="1589" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln321_1 = icmp_eq  i23 %trunc_ln321_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_1"/></StgValue>
</operation>

<operation id="1590" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln321 = or i1 %icmp_ln321_1, i1 %icmp_ln321

]]></Node>
<StgValue><ssdm name="or_ln321"/></StgValue>
</operation>

<operation id="1591" st_id="201" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_56 = fcmp_ogt  i32 %bitcast_ln321, i32 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1592" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln321 = and i1 %or_ln321, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln321"/></StgValue>
</operation>

<operation id="1593" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln321 = br i1 %and_ln321, void, void %._crit_edge31

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1594" st_id="201" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_98 = fcmp_oeq  i32 %bitcast_ln321, i32 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1595" st_id="202" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_98 = fcmp_oeq  i32 %bitcast_ln321, i32 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1596" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln321_4 = and i1 %or_ln321, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln321_4"/></StgValue>
</operation>

<operation id="1597" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln321 = br i1 %and_ln321_4, void %._crit_edge32, void

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1598" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln321_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln321_4"/></StgValue>
</operation>

<operation id="1599" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln321_4 = bitcast i32 %trunc_ln321_4

]]></Node>
<StgValue><ssdm name="bitcast_ln321_4"/></StgValue>
</operation>

<operation id="1600" st_id="202" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_168 = fcmp_olt  i32 %bitcast_ln321_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1601" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1602" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln321_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln321_11"/></StgValue>
</operation>

<operation id="1603" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln321_8 = icmp_ne  i8 %tmp_167, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln321_8"/></StgValue>
</operation>

<operation id="1604" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln321_9 = icmp_eq  i23 %trunc_ln321_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_9"/></StgValue>
</operation>

<operation id="1605" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln321_4 = or i1 %icmp_ln321_9, i1 %icmp_ln321_8

]]></Node>
<StgValue><ssdm name="or_ln321_4"/></StgValue>
</operation>

<operation id="1606" st_id="203" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_168 = fcmp_olt  i32 %bitcast_ln321_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1607" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln321_8 = and i1 %or_ln321_4, i1 %tmp_168

]]></Node>
<StgValue><ssdm name="and_ln321_8"/></StgValue>
</operation>

<operation id="1608" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln321 = br i1 %and_ln321_8, void %._crit_edge32, void %._crit_edge31

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="1609" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_8" val="0"/>
</and_exp><and_exp><literal name="and_ln321" val="0"/>
<literal name="and_ln321_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge32:0 %br_ln324 = br void %_ZNK3BanltERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="1610" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln321_4" val="1"/>
<literal name="and_ln321_8" val="1"/>
</and_exp><and_exp><literal name="and_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge31:0 %br_ln322 = br void %_ZNK3BanltERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1611" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
_ZNK3BanltERKS_.exit:0 %out_67 = phi i1 1, void %._crit_edge31, i1 0, void %._crit_edge32, i1 1, void %._crit_edge35, i1 0, void %._crit_edge36, i1 %res_3_loc_load, void %.preheader18.preheader

]]></Node>
<StgValue><ssdm name="out_67"/></StgValue>
</operation>

<operation id="1612" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BanltERKS_.exit:1 %zext_ln61 = zext i1 %out_67

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="1613" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BanltERKS_.exit:2 %br_ln62 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1614" st_id="205" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader19.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_53_14, i128 %b_op1_read, i128 %b_op2_read, i1 %res_2_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1615" st_id="206" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader19.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_53_14, i128 %b_op1_read, i128 %b_op2_read, i1 %res_2_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1616" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader19.preheader:1 %res_2_loc_load = load i1 %res_2_loc

]]></Node>
<StgValue><ssdm name="res_2_loc_load"/></StgValue>
</operation>

<operation id="1617" st_id="207" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader19.preheader:2 %phitmp80 = xor i1 %res_2_loc_load, i1 1

]]></Node>
<StgValue><ssdm name="phitmp80"/></StgValue>
</operation>

<operation id="1618" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:3 %br_ln0 = br void %_ZNK3BanneERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1619" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZNK3BanneERKS_.exit:0 %out_65 = phi i1 %phitmp80, void %.preheader19.preheader, i1 1, void

]]></Node>
<StgValue><ssdm name="out_65"/></StgValue>
</operation>

<operation id="1620" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BanneERKS_.exit:1 %zext_ln57 = zext i1 %out_65

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="1621" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BanneERKS_.exit:2 %br_ln58 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1622" st_id="209" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader20.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_53_1, i128 %b_op1_read, i128 %b_op2_read, i1 %res_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1623" st_id="210" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
.preheader20.preheader:0 %call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_53_1, i128 %b_op1_read, i128 %b_op2_read, i1 %res_loc

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1624" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader20.preheader:1 %res_loc_load = load i1 %res_loc

]]></Node>
<StgValue><ssdm name="res_loc_load"/></StgValue>
</operation>

<operation id="1625" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:2 %br_ln0 = br void %_ZNK3BaneqERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1626" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZNK3BaneqERKS_.exit:0 %out_60 = phi i1 %res_loc_load, void %.preheader20.preheader, i1 0, void

]]></Node>
<StgValue><ssdm name="out_60"/></StgValue>
</operation>

<operation id="1627" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="1">
<![CDATA[
_ZNK3BaneqERKS_.exit:1 %zext_ln53 = zext i1 %out_60

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="1628" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqERKS_.exit:2 %br_ln54 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1629" st_id="213" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %sqrt_ret = call i128 @sqrt, i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="sqrt_ret"/></StgValue>
</operation>

<operation id="1630" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv189:0 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1631" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32">
<![CDATA[
_ifconv189:1 %bitcast_ln421 = bitcast i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln421"/></StgValue>
</operation>

<operation id="1632" st_id="213" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv189:7 %tmp_38 = fcmp_oge  i32 %bitcast_ln421, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1633" st_id="214" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %sqrt_ret = call i128 @sqrt, i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="sqrt_ret"/></StgValue>
</operation>

<operation id="1634" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp14_065_s = extractvalue i128 %sqrt_ret

]]></Node>
<StgValue><ssdm name="ref_tmp14_065_s"/></StgValue>
</operation>

<operation id="1635" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="128">
<![CDATA[
:2 %out_33 = extractvalue i128 %sqrt_ret

]]></Node>
<StgValue><ssdm name="out_33"/></StgValue>
</operation>

<operation id="1636" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="128">
<![CDATA[
:3 %out_22 = extractvalue i128 %sqrt_ret

]]></Node>
<StgValue><ssdm name="out_22"/></StgValue>
</operation>

<operation id="1637" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="128">
<![CDATA[
:4 %out_23 = extractvalue i128 %sqrt_ret

]]></Node>
<StgValue><ssdm name="out_23"/></StgValue>
</operation>

<operation id="1638" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="8" op_0_bw="32">
<![CDATA[
:5 %out_31 = trunc i32 %ref_tmp14_065_s

]]></Node>
<StgValue><ssdm name="out_31"/></StgValue>
</operation>

<operation id="1639" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %out_32 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp14_065_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_32"/></StgValue>
</operation>

<operation id="1640" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln50 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="1641" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv189:2 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1642" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv189:3 %trunc_ln421_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln421_1"/></StgValue>
</operation>

<operation id="1643" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv189:4 %icmp_ln421 = icmp_ne  i8 %tmp_37, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln421"/></StgValue>
</operation>

<operation id="1644" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv189:5 %icmp_ln421_1 = icmp_eq  i23 %trunc_ln421_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln421_1"/></StgValue>
</operation>

<operation id="1645" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv189:6 %or_ln421 = or i1 %icmp_ln421_1, i1 %icmp_ln421

]]></Node>
<StgValue><ssdm name="or_ln421"/></StgValue>
</operation>

<operation id="1646" st_id="214" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv189:7 %tmp_38 = fcmp_oge  i32 %bitcast_ln421, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1647" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv189:8 %and_ln421 = and i1 %or_ln421, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln421"/></StgValue>
</operation>

<operation id="1648" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv189:9 %trunc_ln155_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln155_s"/></StgValue>
</operation>

<operation id="1649" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv189:10 %trunc_ln155_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln155_10"/></StgValue>
</operation>

<operation id="1650" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv189:11 %xor_ln159_12 = xor i32 %trunc_ln, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_12"/></StgValue>
</operation>

<operation id="1651" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32">
<![CDATA[
_ifconv189:12 %tmp_224 = bitcast i32 %xor_ln159_12

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1652" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv189:13 %xor_ln159_13 = xor i32 %trunc_ln155_s, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_13"/></StgValue>
</operation>

<operation id="1653" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv189:14 %xor_ln159_14 = xor i32 %trunc_ln155_10, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_14"/></StgValue>
</operation>

<operation id="1654" st_id="214" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv189:15 %select_ln421 = select i1 %and_ln421, i32 %trunc_ln155_10, i32 %xor_ln159_14

]]></Node>
<StgValue><ssdm name="select_ln421"/></StgValue>
</operation>

<operation id="1655" st_id="214" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv189:16 %select_ln421_1 = select i1 %and_ln421, i32 %trunc_ln155_s, i32 %xor_ln159_13

]]></Node>
<StgValue><ssdm name="select_ln421_1"/></StgValue>
</operation>

<operation id="1656" st_id="214" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv189:17 %out_27 = select i1 %and_ln421, i32 %bitcast_ln421, i32 %tmp_224

]]></Node>
<StgValue><ssdm name="out_27"/></StgValue>
</operation>

<operation id="1657" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32">
<![CDATA[
_ifconv189:18 %b_num = bitcast i32 %select_ln421_1

]]></Node>
<StgValue><ssdm name="b_num"/></StgValue>
</operation>

<operation id="1658" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32">
<![CDATA[
_ifconv189:19 %tmp_225 = bitcast i32 %select_ln421

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1659" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="128">
<![CDATA[
_ifconv189:20 %out_20 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="out_20"/></StgValue>
</operation>

<operation id="1660" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv189:21 %out_21 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %b_op1_read, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_21"/></StgValue>
</operation>

<operation id="1661" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0">
<![CDATA[
_ifconv189:22 %br_ln46 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1662" st_id="215" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0 %call_ret2 = call i128 @operator/.1, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1663" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp_01_i = extractvalue i128 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp_01_i"/></StgValue>
</operation>

<operation id="1664" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="128">
<![CDATA[
:2 %ref_tmp_1_i = extractvalue i128 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i"/></StgValue>
</operation>

<operation id="1665" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="128">
<![CDATA[
:3 %ref_tmp_1_i247_1 = extractvalue i128 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i247_1"/></StgValue>
</operation>

<operation id="1666" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="128">
<![CDATA[
:4 %ref_tmp_1_i247_2 = extractvalue i128 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i247_2"/></StgValue>
</operation>

<operation id="1667" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32">
<![CDATA[
:5 %bitcast_ln81 = bitcast i32 %ref_tmp_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln81"/></StgValue>
</operation>

<operation id="1668" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln81_1 = bitcast i32 %ref_tmp_1_i247_1

]]></Node>
<StgValue><ssdm name="bitcast_ln81_1"/></StgValue>
</operation>

<operation id="1669" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32">
<![CDATA[
:7 %bitcast_ln81_2 = bitcast i32 %ref_tmp_1_i247_2

]]></Node>
<StgValue><ssdm name="bitcast_ln81_2"/></StgValue>
</operation>

<operation id="1670" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8 %or_ln81_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln81_2, i32 %bitcast_ln81_1, i32 %bitcast_ln81, i32 %ref_tmp_01_i

]]></Node>
<StgValue><ssdm name="or_ln81_2"/></StgValue>
</operation>

<operation id="1671" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
:9 %write_ln81 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln81_2

]]></Node>
<StgValue><ssdm name="write_ln81"/></StgValue>
</operation>

<operation id="1672" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln42 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1673" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1674" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln61_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="1675" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln61_10 = icmp_ne  i8 %tmp_52, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_10"/></StgValue>
</operation>

<operation id="1676" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln61_11 = icmp_eq  i23 %trunc_ln61_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_11"/></StgValue>
</operation>

<operation id="1677" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln61_2 = or i1 %icmp_ln61_11, i1 %icmp_ln61_10

]]></Node>
<StgValue><ssdm name="or_ln61_2"/></StgValue>
</operation>

<operation id="1678" st_id="216" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_54 = fcmp_oeq  i32 %bitcast_ln61_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1679" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln61_2 = and i1 %or_ln61_2, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln61_2"/></StgValue>
</operation>

<operation id="1680" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln61 = br i1 %and_ln61_2, void %._crit_edge25, void %_ZNK3BaneqEf.exit7.i.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1681" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="128">
<![CDATA[
._crit_edge25:0 %trunc_ln61_21 = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="trunc_ln61_21"/></StgValue>
</operation>

<operation id="1682" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge25:1 %icmp_ln61_7 = icmp_eq  i32 %trunc_ln61_21, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_7"/></StgValue>
</operation>

<operation id="1683" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25:2 %br_ln61 = br i1 %icmp_ln61_7, void %.critedge772, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1684" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln61_16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_16"/></StgValue>
</operation>

<operation id="1685" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_7 = bitcast i32 %trunc_ln61_16

]]></Node>
<StgValue><ssdm name="bitcast_ln61_7"/></StgValue>
</operation>

<operation id="1686" st_id="216" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_96 = fcmp_oeq  i32 %bitcast_ln61_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1687" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1688" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln61_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln61_24"/></StgValue>
</operation>

<operation id="1689" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln61_30 = icmp_ne  i8 %tmp_95, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_30"/></StgValue>
</operation>

<operation id="1690" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln61_31 = icmp_eq  i23 %trunc_ln61_24, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_31"/></StgValue>
</operation>

<operation id="1691" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln61_12 = or i1 %icmp_ln61_31, i1 %icmp_ln61_30

]]></Node>
<StgValue><ssdm name="or_ln61_12"/></StgValue>
</operation>

<operation id="1692" st_id="217" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_96 = fcmp_oeq  i32 %bitcast_ln61_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1693" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln61_12 = and i1 %or_ln61_12, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln61_12"/></StgValue>
</operation>

<operation id="1694" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln61 = br i1 %and_ln61_12, void %.critedge772, void %_ZNK3BaneqEf.exit7.i.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1695" st_id="217" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="and_ln61_12" val="0"/>
</and_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln61_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="and_ln61_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
<literal name="icmp_ln61_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
.critedge772:0 %call_ret18 = call i128 @mul_body, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret18"/></StgValue>
</operation>

<operation id="1696" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
<literal name="and_ln61_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
<literal name="and_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit7.i.i:0 %br_ln206 = br void %_ZN3BanmLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1697" st_id="218" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
.critedge772:0 %call_ret18 = call i128 @mul_body, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret18"/></StgValue>
</operation>

<operation id="1698" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="128">
<![CDATA[
.critedge772:1 %call_ret6 = extractvalue i128 %call_ret18

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="1699" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="128">
<![CDATA[
.critedge772:2 %ref_tmp_1_i234_0_ret = extractvalue i128 %call_ret18

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i234_0_ret"/></StgValue>
</operation>

<operation id="1700" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="128">
<![CDATA[
.critedge772:3 %ref_tmp_1_i234_1_ret = extractvalue i128 %call_ret18

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i234_1_ret"/></StgValue>
</operation>

<operation id="1701" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="128">
<![CDATA[
.critedge772:4 %ref_tmp_1_i234_2_ret = extractvalue i128 %call_ret18

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i234_2_ret"/></StgValue>
</operation>

<operation id="1702" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0">
<![CDATA[
.critedge772:5 %br_ln208 = br void %_ZN3BanmLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1703" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:0 %ref_tmp_1_i234_2_0 = phi i32 %ref_tmp_1_i234_2_ret, void %.critedge772, i32 0, void %_ZNK3BaneqEf.exit7.i.i

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i234_2_0"/></StgValue>
</operation>

<operation id="1704" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:1 %ref_tmp_1_i234_1_0 = phi i32 %ref_tmp_1_i234_1_ret, void %.critedge772, i32 0, void %_ZNK3BaneqEf.exit7.i.i

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i234_1_0"/></StgValue>
</operation>

<operation id="1705" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:2 %ref_tmp_1_i234_0_0 = phi i32 %ref_tmp_1_i234_0_ret, void %.critedge772, i32 0, void %_ZNK3BaneqEf.exit7.i.i

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i234_0_0"/></StgValue>
</operation>

<operation id="1706" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:3 %ref_tmp_01_i233_0 = phi i32 %call_ret6, void %.critedge772, i32 0, void %_ZNK3BaneqEf.exit7.i.i

]]></Node>
<StgValue><ssdm name="ref_tmp_01_i233_0"/></StgValue>
</operation>

<operation id="1707" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:4 %bitcast_ln80 = bitcast i32 %ref_tmp_1_i234_0_0

]]></Node>
<StgValue><ssdm name="bitcast_ln80"/></StgValue>
</operation>

<operation id="1708" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:5 %bitcast_ln80_1 = bitcast i32 %ref_tmp_1_i234_1_0

]]></Node>
<StgValue><ssdm name="bitcast_ln80_1"/></StgValue>
</operation>

<operation id="1709" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:6 %bitcast_ln80_2 = bitcast i32 %ref_tmp_1_i234_2_0

]]></Node>
<StgValue><ssdm name="bitcast_ln80_2"/></StgValue>
</operation>

<operation id="1710" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:7 %or_ln80_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln80_2, i32 %bitcast_ln80_1, i32 %bitcast_ln80, i32 %ref_tmp_01_i233_0

]]></Node>
<StgValue><ssdm name="or_ln80_2"/></StgValue>
</operation>

<operation id="1711" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:8 %write_ln80 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln80_2

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="1712" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:9 %br_ln38 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1713" st_id="220" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:10 %call_ret10 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p_1, i32 %tmp_221, i32 %tmp_222, i32 %tmp_223

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>

<operation id="1714" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="128">
<![CDATA[
:11 %ref_tmp_01_i_i_s = extractvalue i128 %call_ret10

]]></Node>
<StgValue><ssdm name="ref_tmp_01_i_i_s"/></StgValue>
</operation>

<operation id="1715" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="128">
<![CDATA[
:12 %ref_tmp_1_i_i = extractvalue i128 %call_ret10

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i"/></StgValue>
</operation>

<operation id="1716" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="128">
<![CDATA[
:13 %ref_tmp_1_i_i_1 = extractvalue i128 %call_ret10

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_1"/></StgValue>
</operation>

<operation id="1717" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="128">
<![CDATA[
:14 %ref_tmp_1_i_i_2 = extractvalue i128 %call_ret10

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_2"/></StgValue>
</operation>

<operation id="1718" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32">
<![CDATA[
:15 %bitcast_ln78_3 = bitcast i32 %ref_tmp_1_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln78_3"/></StgValue>
</operation>

<operation id="1719" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32">
<![CDATA[
:16 %bitcast_ln78_4 = bitcast i32 %ref_tmp_1_i_i_1

]]></Node>
<StgValue><ssdm name="bitcast_ln78_4"/></StgValue>
</operation>

<operation id="1720" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32">
<![CDATA[
:17 %bitcast_ln78_5 = bitcast i32 %ref_tmp_1_i_i_2

]]></Node>
<StgValue><ssdm name="bitcast_ln78_5"/></StgValue>
</operation>

<operation id="1721" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:18 %or_ln78_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln78_5, i32 %bitcast_ln78_4, i32 %bitcast_ln78_3, i32 %ref_tmp_01_i_i_s

]]></Node>
<StgValue><ssdm name="or_ln78_5"/></StgValue>
</operation>

<operation id="1722" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
:19 %write_ln78 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln78_5

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="1723" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0">
<![CDATA[
:20 %br_ln34 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1724" st_id="220" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0 %call_ret9 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="1725" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp_01_i_s = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="ref_tmp_01_i_s"/></StgValue>
</operation>

<operation id="1726" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="128">
<![CDATA[
:2 %ref_tmp_1_i2 = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i2"/></StgValue>
</operation>

<operation id="1727" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="128">
<![CDATA[
:3 %ref_tmp_1_i208_1 = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i208_1"/></StgValue>
</operation>

<operation id="1728" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="128">
<![CDATA[
:4 %ref_tmp_1_i208_2 = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i208_2"/></StgValue>
</operation>

<operation id="1729" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32">
<![CDATA[
:5 %bitcast_ln78 = bitcast i32 %ref_tmp_1_i2

]]></Node>
<StgValue><ssdm name="bitcast_ln78"/></StgValue>
</operation>

<operation id="1730" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln78_1 = bitcast i32 %ref_tmp_1_i208_1

]]></Node>
<StgValue><ssdm name="bitcast_ln78_1"/></StgValue>
</operation>

<operation id="1731" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32">
<![CDATA[
:7 %bitcast_ln78_2 = bitcast i32 %ref_tmp_1_i208_2

]]></Node>
<StgValue><ssdm name="bitcast_ln78_2"/></StgValue>
</operation>

<operation id="1732" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8 %or_ln78_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln78_2, i32 %bitcast_ln78_1, i32 %bitcast_ln78, i32 %ref_tmp_01_i_s

]]></Node>
<StgValue><ssdm name="or_ln78_2"/></StgValue>
</operation>

<operation id="1733" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
:9 %write_ln78 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln78_2

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="1734" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln30 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1735" st_id="221" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0 %call_ret1 = call i128 @operator/.1, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1736" st_id="222" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0 %call_ret1 = call i128 @operator/.1, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="1737" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp7_s = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="ref_tmp7_s"/></StgValue>
</operation>

<operation id="1738" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="128">
<![CDATA[
:2 %out_19 = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="out_19"/></StgValue>
</operation>

<operation id="1739" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="128">
<![CDATA[
:3 %out_15 = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="out_15"/></StgValue>
</operation>

<operation id="1740" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="128">
<![CDATA[
:4 %out_17 = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="out_17"/></StgValue>
</operation>

<operation id="1741" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="32">
<![CDATA[
:5 %out_18 = trunc i32 %ref_tmp7_s

]]></Node>
<StgValue><ssdm name="out_18"/></StgValue>
</operation>

<operation id="1742" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %out_16 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp7_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_16"/></StgValue>
</operation>

<operation id="1743" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln26 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1744" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1745" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln61_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln61_s"/></StgValue>
</operation>

<operation id="1746" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln61_8 = icmp_ne  i8 %tmp_50, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_8"/></StgValue>
</operation>

<operation id="1747" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln61_9 = icmp_eq  i23 %trunc_ln61_s, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_9"/></StgValue>
</operation>

<operation id="1748" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln61 = or i1 %icmp_ln61_9, i1 %icmp_ln61_8

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="1749" st_id="223" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_51 = fcmp_oeq  i32 %bitcast_ln61, i32 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1750" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln61 = and i1 %or_ln61, i1 %tmp_51

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="1751" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln61 = br i1 %and_ln61, void %._crit_edge21, void %_ZNK3BaneqEf.exit7.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1752" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="128">
<![CDATA[
._crit_edge21:0 %trunc_ln61_19 = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="trunc_ln61_19"/></StgValue>
</operation>

<operation id="1753" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21:1 %icmp_ln61_6 = icmp_eq  i32 %trunc_ln61_19, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_6"/></StgValue>
</operation>

<operation id="1754" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge21:2 %br_ln61 = br i1 %icmp_ln61_6, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1755" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln61_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_15"/></StgValue>
</operation>

<operation id="1756" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_6 = bitcast i32 %trunc_ln61_15

]]></Node>
<StgValue><ssdm name="bitcast_ln61_6"/></StgValue>
</operation>

<operation id="1757" st_id="223" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_94 = fcmp_oeq  i32 %bitcast_ln61_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1758" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1759" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln61_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln61_22"/></StgValue>
</operation>

<operation id="1760" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln61_28 = icmp_ne  i8 %tmp_93, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_28"/></StgValue>
</operation>

<operation id="1761" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln61_29 = icmp_eq  i23 %trunc_ln61_22, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_29"/></StgValue>
</operation>

<operation id="1762" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln61_11 = or i1 %icmp_ln61_29, i1 %icmp_ln61_28

]]></Node>
<StgValue><ssdm name="or_ln61_11"/></StgValue>
</operation>

<operation id="1763" st_id="224" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_94 = fcmp_oeq  i32 %bitcast_ln61_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1764" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln61_11 = and i1 %or_ln61_11, i1 %tmp_94

]]></Node>
<StgValue><ssdm name="and_ln61_11"/></StgValue>
</operation>

<operation id="1765" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln61 = br i1 %and_ln61_11, void %.critedge, void %_ZNK3BaneqEf.exit7.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1766" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit7.i:0 %br_ln206 = br void %_ZNK3BanmlERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1767" st_id="225" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
.critedge:0 %call_ret17 = call i128 @mul_body, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret17"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1768" st_id="226" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
.critedge:0 %call_ret17 = call i128 @mul_body, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret17"/></StgValue>
</operation>

<operation id="1769" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="128">
<![CDATA[
.critedge:1 %call_ret5 = extractvalue i128 %call_ret17

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="1770" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="128">
<![CDATA[
.critedge:2 %ref_tmp5_1_0_ret = extractvalue i128 %call_ret17

]]></Node>
<StgValue><ssdm name="ref_tmp5_1_0_ret"/></StgValue>
</operation>

<operation id="1771" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="128">
<![CDATA[
.critedge:3 %ref_tmp5_1_1_ret = extractvalue i128 %call_ret17

]]></Node>
<StgValue><ssdm name="ref_tmp5_1_1_ret"/></StgValue>
</operation>

<operation id="1772" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="128">
<![CDATA[
.critedge:4 %ref_tmp5_1_2_ret = extractvalue i128 %call_ret17

]]></Node>
<StgValue><ssdm name="ref_tmp5_1_2_ret"/></StgValue>
</operation>

<operation id="1773" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0">
<![CDATA[
.critedge:5 %br_ln208 = br void %_ZNK3BanmlERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1774" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:0 %out_64 = phi i32 %ref_tmp5_1_2_ret, void %.critedge, i32 0, void %_ZNK3BaneqEf.exit7.i

]]></Node>
<StgValue><ssdm name="out_64"/></StgValue>
</operation>

<operation id="1775" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:1 %out_63 = phi i32 %ref_tmp5_1_1_ret, void %.critedge, i32 0, void %_ZNK3BaneqEf.exit7.i

]]></Node>
<StgValue><ssdm name="out_63"/></StgValue>
</operation>

<operation id="1776" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:2 %out_62 = phi i32 %ref_tmp5_1_0_ret, void %.critedge, i32 0, void %_ZNK3BaneqEf.exit7.i

]]></Node>
<StgValue><ssdm name="out_62"/></StgValue>
</operation>

<operation id="1777" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:3 %ref_tmp5_068_0 = phi i32 %call_ret5, void %.critedge, i32 0, void %_ZNK3BaneqEf.exit7.i

]]></Node>
<StgValue><ssdm name="ref_tmp5_068_0"/></StgValue>
</operation>

<operation id="1778" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="32">
<![CDATA[
_ZNK3BanmlERKS_.exit:4 %out_66 = trunc i32 %ref_tmp5_068_0

]]></Node>
<StgValue><ssdm name="out_66"/></StgValue>
</operation>

<operation id="1779" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BanmlERKS_.exit:5 %out_69 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp5_068_0, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_69"/></StgValue>
</operation>

<operation id="1780" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:6 %br_ln22 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1781" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="128">
<![CDATA[
:0 %b_p = trunc i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="b_p"/></StgValue>
</operation>

<operation id="1782" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln155_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln155_4"/></StgValue>
</operation>

<operation id="1783" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln155_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln155_5"/></StgValue>
</operation>

<operation id="1784" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln155_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln155_6"/></StgValue>
</operation>

<operation id="1785" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %xor_ln159_3 = xor i32 %trunc_ln155_4, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_3"/></StgValue>
</operation>

<operation id="1786" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32">
<![CDATA[
:5 %tmp_166 = bitcast i32 %xor_ln159_3

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1787" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %xor_ln159_4 = xor i32 %trunc_ln155_5, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_4"/></StgValue>
</operation>

<operation id="1788" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32">
<![CDATA[
:7 %tmp_169 = bitcast i32 %xor_ln159_4

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1789" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %xor_ln159_5 = xor i32 %trunc_ln155_6, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_5"/></StgValue>
</operation>

<operation id="1790" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32">
<![CDATA[
:9 %tmp_220 = bitcast i32 %xor_ln159_5

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1791" st_id="228" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:10 %call_ret8 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p, i32 %tmp_166, i32 %tmp_169, i32 %tmp_220

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1792" st_id="229" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:10 %call_ret8 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p, i32 %tmp_166, i32 %tmp_169, i32 %tmp_220

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="1793" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="128">
<![CDATA[
:11 %ref_tmp3_069_s = extractvalue i128 %call_ret8

]]></Node>
<StgValue><ssdm name="ref_tmp3_069_s"/></StgValue>
</operation>

<operation id="1794" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="128">
<![CDATA[
:12 %out_14 = extractvalue i128 %call_ret8

]]></Node>
<StgValue><ssdm name="out_14"/></StgValue>
</operation>

<operation id="1795" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="128">
<![CDATA[
:13 %out_10 = extractvalue i128 %call_ret8

]]></Node>
<StgValue><ssdm name="out_10"/></StgValue>
</operation>

<operation id="1796" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="128">
<![CDATA[
:14 %out_12 = extractvalue i128 %call_ret8

]]></Node>
<StgValue><ssdm name="out_12"/></StgValue>
</operation>

<operation id="1797" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="32">
<![CDATA[
:15 %out_13 = trunc i32 %ref_tmp3_069_s

]]></Node>
<StgValue><ssdm name="out_13"/></StgValue>
</operation>

<operation id="1798" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %out_11 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp3_069_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_11"/></StgValue>
</operation>

<operation id="1799" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln18 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1800" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln155_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln155_1"/></StgValue>
</operation>

<operation id="1801" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln155_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln155_2"/></StgValue>
</operation>

<operation id="1802" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln155_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln155_3"/></StgValue>
</operation>

<operation id="1803" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %xor_ln159 = xor i32 %trunc_ln155_1, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159"/></StgValue>
</operation>

<operation id="1804" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32">
<![CDATA[
:4 %tmp_163 = bitcast i32 %xor_ln159

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1805" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %xor_ln159_1 = xor i32 %trunc_ln155_2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_1"/></StgValue>
</operation>

<operation id="1806" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32">
<![CDATA[
:6 %tmp_164 = bitcast i32 %xor_ln159_1

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1807" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %xor_ln159_2 = xor i32 %trunc_ln155_3, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_2"/></StgValue>
</operation>

<operation id="1808" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32">
<![CDATA[
:8 %tmp_165 = bitcast i32 %xor_ln159_2

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1809" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="128">
<![CDATA[
:9 %out_5 = trunc i128 %b_op1_read

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>

<operation id="1810" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %out_6 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %b_op1_read, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_6"/></StgValue>
</operation>

<operation id="1811" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln14 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1812" st_id="231" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0 %call_ret7 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1813" st_id="232" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0 %call_ret7 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="1814" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="128">
<![CDATA[
:1 %ref_tmp_071_s = extractvalue i128 %call_ret7

]]></Node>
<StgValue><ssdm name="ref_tmp_071_s"/></StgValue>
</operation>

<operation id="1815" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="128">
<![CDATA[
:2 %out_2 = extractvalue i128 %call_ret7

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="1816" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="128">
<![CDATA[
:3 %out_3 = extractvalue i128 %call_ret7

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>

<operation id="1817" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="128">
<![CDATA[
:4 %out_4 = extractvalue i128 %call_ret7

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>

<operation id="1818" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="32">
<![CDATA[
:5 %out = trunc i32 %ref_tmp_071_s

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="1819" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %out_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp_071_s, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="1820" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln10 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
