// Seed: 1933300367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wor id_2;
  ;
  wire id_3;
  assign id_2 = id_3 - (id_1 + 1'b0);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3
  );
  wire id_4;
  ;
endmodule
module module_2;
  always @(posedge -1) begin : LABEL_0
    cover (1);
  end
endmodule
module module_3 (
    output wand id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4
);
  assign id_0 = 1;
  module_2 modCall_1 ();
endmodule
