INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SUXP/Desktop/ov7725/video_in_to_axis/project_1/project_1.gen/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SUXP/Desktop/ov7725/video_in_to_axis/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SUXP/Desktop/ov7725/video_in_to_axis/project_1/project_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
