Fitter report for arria_v_sfp_b_udp
Sun Jun 28 16:30:33 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Receiver Channel
 19. Transmitter Channel
 20. Transmitter PLL
 21. Optimized GXB Elements
 22. Transceiver Reconfiguration Report
 23. I/O Assignment Warnings
 24. PLL Usage Summary
 25. Fitter Resource Utilization by Entity
 26. Delay Chain Summary
 27. Pad To Core Delay Chain Fanout
 28. Control Signals
 29. Global & Other Fast Signals
 30. Non-Global High Fan-Out Signals
 31. Fitter RAM Summary
 32. Routing Usage Summary
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sun Jun 28 16:30:33 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; arria_v_sfp_b_udp                               ;
; Top-level Entity Name           ; arria_v_sfp_b_udp                               ;
; Family                          ; Arria V                                         ;
; Device                          ; 5AGTFC7H3F35I3                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 5,961 / 91,680 ( 7 % )                          ;
; Total registers                 ; 8539                                            ;
; Total pins                      ; 19 / 656 ( 3 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 354,224 / 13,987,840 ( 3 % )                    ;
; Total RAM Blocks                ; 47 / 1,366 ( 3 % )                              ;
; Total DSP Blocks                ; 0 / 800 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 24 ( 0 % )                                  ;
; Total HSSI PMA RX Deserializers ; 1 / 24 ( 4 % )                                  ;
; Total HSSI TX PCSs              ; 0 / 24 ( 0 % )                                  ;
; Total HSSI PMA TX Serializers   ; 1 / 24 ( 4 % )                                  ;
; Total PLLs                      ; 4 / 36 ( 11 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5AGTFC7H3F35I3                        ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.8%      ;
;     Processor 3            ;   3.3%      ;
;     Processor 4            ;   3.1%      ;
;     Processor 5            ;   2.8%      ;
;     Processor 6            ;   2.7%      ;
;     Processor 7            ;   2.7%      ;
;     Processor 8            ;   2.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Action          ; Operation                                         ; Reason                     ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|clkdivrx[0]~CLKENA0                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|rx_usr_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sys_156p25_p~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; clk_50mhz~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                                                                                                                            ; ATB0OUT          ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.avmm_readdata[0]                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                                                                                                                                  ; AVMMREADDATA     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[33]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[36]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[37]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[38]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[39]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[40]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[41]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[42]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[43]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[44]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[45]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[46]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[47]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[48]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[50]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[51]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[52]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[53]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[54]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[55]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[56]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[57]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[58]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[59]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[60]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[61]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[62]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[63]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[64]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[65]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[66]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[67]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[68]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[69]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[70]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[71]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[72]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|axis_fifo:udp_payload_fifo|m_axis_reg[73]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[33]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[34]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[36]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[37]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[38]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[39]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[40]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[41]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[42]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[43]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[44]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[45]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[46]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[47]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[48]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[50]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[51]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[52]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[53]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[54]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[55]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[56]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[57]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[58]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[59]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[60]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[61]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[62]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[63]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[64]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[65]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[66]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[67]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[68]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[69]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[70]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[71]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[72]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_reg[73]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[33]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[34]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[36]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[37]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[38]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[39]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[40]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[41]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[42]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[43]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[44]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[45]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[46]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[47]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[48]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[50]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[51]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[52]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[53]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[54]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[55]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[56]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[57]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[58]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[59]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[60]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[61]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[62]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[63]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[64]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[65]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[66]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[67]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[68]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[69]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[70]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[71]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[72]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|m_axis_reg[73]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[0]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[1]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[3]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[4]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[5]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[6]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[7]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[8]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[9]                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[10]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[11]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[12]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[13]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[14]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[15]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[16]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[17]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[18]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[19]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[20]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[21]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[22]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[23]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[24]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[25]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[26]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[27]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[28]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[29]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[30]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[31]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[32]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[33]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[34]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[35]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[36]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[37]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[38]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[39]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[40]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[41]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[42]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[43]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[44]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[45]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[46]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[47]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[48]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[49]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[50]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[51]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[52]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[53]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[54]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[55]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[56]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[57]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[58]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[59]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[60]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[61]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[62]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[63]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[64]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[65]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[66]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[67]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[68]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[69]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[70]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[71]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[72]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_reg[73]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_dest_ip_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_source_ip_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tkeep_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tkeep_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tready_int_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tready_int_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|shift_axis_extra_cycle_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|shift_axis_extra_cycle_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|state_reg.STATE_READ_HEADER                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|state_reg.STATE_READ_HEADER~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|state_reg.STATE_READ_PAYLOAD~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|eth_type_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|eth_type_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|m_axis_tready_int_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|m_axis_tready_int_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|m_axis_tvalid_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|m_axis_tvalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|state_reg.STATE_WRITE_PAYLOAD                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|state_reg.STATE_WRITE_PAYLOAD~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_tvalid_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|m_axis_tvalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|rd_ptr_gray_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|rd_ptr_gray_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|rd_ptr_gray_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|rd_ptr_gray_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|rd_ptr_gray_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|rd_ptr_gray_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_cur_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_cur_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_cur_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_cur_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_cur_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_cur_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_update_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_update_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|drop_frame_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|drop_frame_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|mem_read_data_valid_reg                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|mem_read_data_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|rd_ptr_gray_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|rd_ptr_gray_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|rd_ptr_gray_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|rd_ptr_gray_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|rd_ptr_gray_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|rd_ptr_gray_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_update_ack_sync2_reg                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_update_ack_sync2_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[0]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[1]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[2]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[3]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[4]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[5]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[9]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[10]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[11]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[12]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[13]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[14]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[15]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[16]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[17]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[18]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[20]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[21]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[25]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[27]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[29]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[30]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[31]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state3[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[5]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[7]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[12]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[13]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[15]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[18]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[19]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[21]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[24]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[25]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[27]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[29]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[30]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|crc_state[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|detect_term[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|detect_term[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|detect_term[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|detect_term[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|detect_term[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|detect_term[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|detect_term[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|detect_term[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxc[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxd[6]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxd[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxd[9]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxd[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxd[13]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxd[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxd[14]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|swap_rxd[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxc_d0[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxc_d0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[9]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[10]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[11]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[12]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[13]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[14]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[15]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[17]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[18]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[19]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[20]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[21]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[22]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[23]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[26]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[27]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[28]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[29]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[30]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[31]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_crc[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[37]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[39]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[42]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[45]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[47]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[51]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[52]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[59]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxd_d0[59]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[4]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[5]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[6]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[8]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[9]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[10]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[11]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[12]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[13]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[14]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[15]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[16]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[17]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[18]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[19]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[20]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[21]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[22]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[24]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[25]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[26]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[28]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[29]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[30]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[31]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|ifg_count_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|ifg_count_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|ifg_count_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|ifg_count_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[32]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[33]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[34]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[35]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[37]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[38]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[40]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[41]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[43]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[45]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[48]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[55]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[56]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[56]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[57]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[57]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[59]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[59]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[63]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tdata_reg[63]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|s_tkeep_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_FCS_1                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_FCS_1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_FCS_2                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_FCS_2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_IDLE                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_IDLE~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_IFG                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_IFG~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_PAD                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg.STATE_PAD~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dest_ip_reg[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_length_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_length_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_length_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_length_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tkeep_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tkeep_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tready_int_reg                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tready_int_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tvalid_reg                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tvalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[20]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[35]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[76]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[78]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[78]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|frame_ptr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|frame_ptr_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|frame_ptr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|frame_ptr_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[8]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[24]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[28]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[41]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[43]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_arp_sha_reg[43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_frame_valid_reg                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|m_frame_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|frame_ptr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|frame_ptr_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|frame_ptr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|frame_ptr_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|m_eth_payload_axis_tready_int_reg                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|m_eth_payload_axis_tready_int_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|state_reg.STATE_WRITE_HEADER~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_ready_reg                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_ready_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_retry_cnt_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_retry_cnt_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_retry_cnt_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_retry_cnt_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|cache_write_request_ip_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|cache_write_request_ip_reg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|cache_write_request_ip_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|cache_write_request_ip_reg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|cache_write_request_ip_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|cache_write_request_ip_reg[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_payload_axis_tlast_reg                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_payload_axis_tlast_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_payload_axis_tvalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|s_eth_hdr_ready_mask_reg                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|s_eth_hdr_ready_mask_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|check_hdr_reg                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|check_hdr_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_ptr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_ptr_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_high_reg[5]                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_high_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_low_reg[14]                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_low_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|hdr_sum_reg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|m_ip_payload_axis_tready_int_reg                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|m_ip_payload_axis_tready_int_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|s_eth_hdr_ready_reg                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|s_eth_hdr_ready_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|shift_eth_payload_extra_cycle_reg                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|shift_eth_payload_extra_cycle_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|state_reg.STATE_READ_PAYLOAD_LAST~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|word_count_reg[2]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|word_count_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|m_eth_payload_axis_tvalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|shift_ip_payload_extra_cycle_reg                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|shift_ip_payload_extra_cycle_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|state_reg.STATE_WRITE_HEADER_LAST                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|state_reg.STATE_WRITE_HEADER_LAST~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|state_reg.STATE_WRITE_PAYLOAD                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|state_reg.STATE_WRITE_PAYLOAD~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[3]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[4]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[11]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[12]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[13]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[14]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|s_select_ip_reg                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|s_select_ip_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_tvalid_reg                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|m_axis_tvalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|rd_ptr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|rd_ptr_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|rd_ptr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|rd_ptr_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|rd_ptr_reg[8]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|rd_ptr_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|header_fifo_rd_ptr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|header_fifo_rd_ptr_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|header_fifo_rd_ptr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|header_fifo_rd_ptr_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|header_fifo_wr_ptr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|header_fifo_wr_ptr_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|state_reg.STATE_FINISH_SUM_1                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|state_reg.STATE_FINISH_SUM_1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|state_reg.STATE_SUM_PAYLOAD                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|state_reg.STATE_SUM_PAYLOAD~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|udp_dest_port_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|udp_dest_port_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|m_udp_payload_axis_tvalid_reg                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|m_udp_payload_axis_tvalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|word_count_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|word_count_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|word_count_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|word_count_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|word_count_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|word_count_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[46]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tkeep_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tkeep_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tvalid_reg                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tvalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|s_udp_payload_axis_tready_reg                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|s_udp_payload_axis_tready_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|state_reg.STATE_WRITE_HEADER                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|state_reg.STATE_WRITE_HEADER~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|word_count_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|word_count_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|word_count_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|word_count_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|word_count_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|word_count_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync|altera_10gbaser_phy_blksync_datapath:altera_10gbaser_phy_blksync_datapath|mux_out[1]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync|altera_10gbaser_phy_blksync_datapath:altera_10gbaser_phy_blksync_datapath|mux_out[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_PCS_SEQOS_c3                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_PCS_SEQOS_c3~DUPLICATE                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_PCS_SIGOS_c3                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_PCS_SIGOS_c3~DUPLICATE                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_PCS_SIGOS_c4                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_PCS_SIGOS_c4~DUPLICATE                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[10]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[10]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[15]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[15]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[16]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[16]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[20]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[20]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[22]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[22]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[29]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[29]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[34]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[34]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[36]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[36]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[37]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[37]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[40]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[40]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[44]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[44]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[45]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[45]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[47]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[47]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[52]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[52]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[62]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|data_in_d0[62]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|r_type[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|r_type[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|type_sync_in[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|type_sync_in[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|type_sync_in[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|type_sync_in[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|type_sync_in[3]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|type_sync_in[3]~DUPLICATE                                                                                                                          ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|type_sync_in[4]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|type_sync_in[4]~DUPLICATE                                                                                                                          ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_data[58]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_data[58]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_invalid_err[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_invalid_err[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_invalid_err[3]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_invalid_err[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_invalid_err[6]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_invalid_err[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_invalid_err[7]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|xgmii_invalid_err[7]~DUPLICATE                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|ctrl_out[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|ctrl_out[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|ctrl_out[1]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|ctrl_out[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[19]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[19]~DUPLICATE                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[25]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[25]~DUPLICATE                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[27]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[27]~DUPLICATE                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[28]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[28]~DUPLICATE                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[35]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[35]~DUPLICATE                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|rx_sm_cs[2]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|rx_sm_cs[2]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[15]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[15]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[20]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[20]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[22]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[22]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[29]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[29]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[40]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[40]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[42]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[42]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[62]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_inr[62]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[40]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[40]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[41]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[41]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[43]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[43]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[44]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[44]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[47]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[47]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[49]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[49]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[55]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[55]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[63]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out[63]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|descram_curr[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|descram_curr[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|descram_curr[36]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|descram_curr[36]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|cntr_qaf:cntr1|counter_reg_bit[1]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|cntr_qaf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|bitslip_pulse_store                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|bitslip_pulse_store~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d2[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d2[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d2[16]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d2[16]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[6]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[15]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[15]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[16]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[16]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[20]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[20]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[21]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[21]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[22]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[22]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[23]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[23]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[28]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[28]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[29]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[29]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[32]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[32]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[35]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[35]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[40]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[40]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[42]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[42]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[43]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[43]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[44]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[44]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[48]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[48]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[58]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d3[58]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_cnt[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_cnt[1]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_cnt[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_cnt[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_cnt[5]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_cnt[5]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_mux_d0[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_mux_d0[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_mux_d0[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_mux_d0[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a1    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a1~DUPLICATE    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a2    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a2~DUPLICATE    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a3    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a3~DUPLICATE    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a5    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a5~DUPLICATE    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|parity4       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p|parity4~DUPLICATE       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_en6:rdptr_g1p|counter1a1    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_en6:rdptr_g1p|counter1a1~DUPLICATE    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|wrptr_g[0]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|wrptr_g[0]~DUPLICATE                                ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|wrptr_g[1]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|wrptr_g[1]~DUPLICATE                                ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|wr_pfull                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|wr_pfull~DUPLICATE                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|control_out[3]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|control_out[3]~DUPLICATE                                                                                                                               ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|control_out[4]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|control_out[4]~DUPLICATE                                                                                                                               ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[9]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[9]~DUPLICATE                                                                                                                               ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[13]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[13]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[23]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[23]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[24]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[24]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[32]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[32]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[36]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[36]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[42]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[42]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[43]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[43]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[47]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[47]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[49]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[49]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[56]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[56]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[57]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[57]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[63]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[63]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[68]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[68]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[71]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[71]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_lsoctet_del                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_lsoctet_del~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_msoctet_del                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_msoctet_del~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[2]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[2]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[4]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[4]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[6]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[6]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[7]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[7]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[21]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[21]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[37]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[37]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[38]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[38]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[39]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[39]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[48]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[48]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[52]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[52]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[56]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[56]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[60]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_out[60]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|insert_after                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|insert_after~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[1]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[1]~DUPLICATE                                                                                                                               ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[5]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[5]~DUPLICATE                                                                                                                               ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[6]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[6]~DUPLICATE                                                                                                                               ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[7]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[7]~DUPLICATE                                                                                                                               ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[11]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[11]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[14]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[14]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[29]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[29]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[35]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[35]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[41]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[41]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[43]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[43]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[54]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[54]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[55]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[55]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[57]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[57]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[62]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[62]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[63]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_in[63]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[4]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[4]~DUPLICATE                                                                                                                               ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[13]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[13]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[22]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[22]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[33]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[33]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[34]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[34]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[43]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[43]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[52]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_in[52]~DUPLICATE                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_lsoctet_term                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_lsoctet_term~DUPLICATE                                                                                                                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_msoctet_idle                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_msoctet_idle~DUPLICATE                                                                                                                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|rd_add_sm[0]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|rd_add_sm[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|rd_add_sm[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|rd_add_sm[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|wr_del_sm[0]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|wr_del_sm[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|wr_del_sm[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|wr_del_sm[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a0 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a0~DUPLICATE ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a1 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a1~DUPLICATE ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a2 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a2~DUPLICATE ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a3 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|counter3a3~DUPLICATE ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|parity4    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p|parity4~DUPLICATE    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_en6:rdptr_g1p|counter1a5 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_en6:rdptr_g1p|counter1a5~DUPLICATE ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|rdptr_g[0]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|rdptr_g[0]~DUPLICATE                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|wrptr_g[3]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|wrptr_g[3]~DUPLICATE                             ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[2]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[2]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[5]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[5]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[7]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[7]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[9]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[9]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[10]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[10]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[14]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[14]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[18]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[18]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[27]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[27]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[35]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[35]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[37]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[37]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[39]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[39]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[42]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[42]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[46]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[46]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[48]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[48]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[50]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[50]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[52]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[52]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[60]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[60]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[62]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[62]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0001                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0001~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0100                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0100~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0101                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0101~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0111                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0111~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1000                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1000~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1001                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1001~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1010                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1010~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1011                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1011~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1100                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1100~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1101                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.1101~DUPLICATE                                                                                                                         ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_SEQOS_c4                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_SEQOS_c4~DUPLICATE                                                                                                                   ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_SIGOS_c0                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_SIGOS_c0~DUPLICATE                                                                                                                   ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_SIGOS_c4                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_SIGOS_c4~DUPLICATE                                                                                                                   ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_START_c4                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_START_c4~DUPLICATE                                                                                                                   ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_TERM_c0                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_TERM_c0~DUPLICATE                                                                                                                    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_TERM_c4                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_TERM_c4~DUPLICATE                                                                                                                    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_TERM_c6                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_TERM_c6~DUPLICATE                                                                                                                    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_TERM_c7                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_TERM_c7~DUPLICATE                                                                                                                    ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_d0[6]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_d0[6]~DUPLICATE                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_d0[45]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_d0[45]~DUPLICATE                                                                                                                           ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[4]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[4]~DUPLICATE                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[6]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[6]~DUPLICATE                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[7]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[7]~DUPLICATE                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|t_type[1]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|t_type[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|tx_sm_cs[1]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|tx_sm_cs[1]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|tx_sm_cs[2]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|tx_sm_cs[2]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[6]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[8]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[8]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[12]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[12]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[14]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[14]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[16]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[16]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[22]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[22]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[23]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[23]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[24]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[24]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[30]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[30]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[38]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[38]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[39]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[39]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[42]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[42]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[61]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[61]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[4]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[4]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[6]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[15]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[15]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[17]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[17]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[20]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[20]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[23]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[23]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[27]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[27]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[31]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[31]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[35]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[35]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[36]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[36]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[37]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[37]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[39]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[39]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[40]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[40]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[41]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[41]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[42]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[42]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[43]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[43]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[45]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[45]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[48]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[48]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[52]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[52]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[57]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[57]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[62]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[62]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[64]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[64]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[65]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d1[65]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[0]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[3]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[3]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[4]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[4]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[5]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[5]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[6]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[9]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[9]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[10]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[10]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[23]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[23]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[35]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[35]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[39]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[39]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[40]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[40]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.csr_avmm_n_sel_r                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.csr_avmm_n_sel_r~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|lif_inwait                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|lif_inwait~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[8]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[10]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[0]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[1]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[3]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[4]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[7]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[11]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|upper_16_sel                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|upper_16_sel~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|cmp_wait_cnt                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|cmp_wait_cnt~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_addr[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_addr[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_chan[6]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_chan[6]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[1]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_DONE                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_DONE~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_CMP_TOGGLE                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_CMP_TOGGLE~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_RSER_CLKMON                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_RSER_CLKMON~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RESET_DCTUNE                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RESET_DCTUNE~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|state_done.STATE_DONE2                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|state_done.STATE_DONE2~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|illegal_phy_ch                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|illegal_phy_ch~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_PHY_ADDRESS                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_PHY_ADDRESS~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_REQ_MUTEX                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_REQ_MUTEX~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_RECONFIG_BASIC_LCH                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_RECONFIG_BASIC_LCH~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_done[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_done[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_en                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_en~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[1]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[1]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[3]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[3]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|done                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|done~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ignore_solid[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ignore_solid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CHECK_PLL_RD                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CHECK_PLL_RD~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CH_WAIT                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CH_WAIT~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.IDLE                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.IDLE~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TEST_INPUT                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TEST_INPUT~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_dprio_datain[14]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_dprio_datain[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[1]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[2]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[3]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.BUSY_STATE                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.BUSY_STATE~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_PMUTEX_STATE                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_PMUTEX_STATE~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.GET_TESTBUS_DATA_STATE                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.GET_TESTBUS_DATA_STATE~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.LOGICAL_ADDRESS_STATE                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.LOGICAL_ADDRESS_STATE~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_DONE_STATE                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_DONE_STATE~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_PHY_RESET_OVERRIDE_START_STATE                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_PHY_RESET_OVERRIDE_START_STATE~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.START_OC_CALEN_STATE                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.START_OC_CALEN_STATE~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                     ;
+--------------------------------------------------+---------------------------+--------------+------------------------------------------------------------+-----------------+----------------------------+
; Name                                             ; Ignored Entity            ; Ignored From ; Ignored To                                                 ; Ignored Value   ; Ignored Source             ;
+--------------------------------------------------+---------------------------+--------------+------------------------------------------------------------+-----------------+----------------------------+
; Merge TX PLL driven by registers with same clear ; altera_xcvr_reset_control ;              ; alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|r_reset ; ON              ; Compiler or HDL Assignment ;
; Global Signal                                    ; av_xcvr_10gbaser_nr       ;              ; *av_xcvr_10gbaser_native*av_tx_pma|clkdivtx*               ; PERIPHERY CLOCK ; Compiler or HDL Assignment ;
+--------------------------------------------------+---------------------------+--------------+------------------------------------------------------------+-----------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 17420 ) ; 0.00 % ( 0 / 17420 )       ; 0.00 % ( 0 / 17420 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 17420 ) ; 0.00 % ( 0 / 17420 )       ; 0.00 % ( 0 / 17420 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 17376 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 44 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/output_files/arria_v_sfp_b_udp.pin.


+--------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                    ;
+------------------------------------------------------------------+-----------------------+-------+
; Resource                                                         ; Usage                 ; %     ;
+------------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)           ; 5,961 / 91,680        ; 7 %   ;
; ALMs needed [=A-B+C]                                             ; 5,961                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]                  ; 7,071 / 91,680        ; 8 %   ;
;         [a] ALMs used for LUT logic and registers                ; 1,958                 ;       ;
;         [b] ALMs used for LUT logic                              ; 3,221                 ;       ;
;         [c] ALMs used for registers                              ; 1,892                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs)      ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing            ; 1,222 / 91,680        ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]                  ; 112 / 91,680          ; < 1 % ;
;         [a] Due to location constrained logic                    ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                     ; 4                     ;       ;
;         [c] Due to LAB input limits                              ; 108                   ;       ;
;         [d] Due to virtual I/Os                                  ; 0                     ;       ;
;                                                                  ;                       ;       ;
; Difficulty packing design                                        ; Low                   ;       ;
;                                                                  ;                       ;       ;
; Total LABs:  partially or completely used                        ; 914 / 9,168           ; 10 %  ;
;     -- Logic LABs                                                ; 914                   ;       ;
;     -- Memory LABs (up to half of total LABs)                    ; 0                     ;       ;
;                                                                  ;                       ;       ;
; Combinational ALUT usage for logic                               ; 8,560                 ;       ;
;     -- 7 input functions                                         ; 142                   ;       ;
;     -- 6 input functions                                         ; 1,912                 ;       ;
;     -- 5 input functions                                         ; 1,563                 ;       ;
;     -- 4 input functions                                         ; 1,814                 ;       ;
;     -- <=3 input functions                                       ; 3,129                 ;       ;
; Combinational ALUT usage for route-throughs                      ; 2,028                 ;       ;
;                                                                  ;                       ;       ;
; Dedicated logic registers                                        ; 8,539                 ;       ;
;     -- By type:                                                  ;                       ;       ;
;         -- Primary logic registers                               ; 7,700 / 183,360       ; 4 %   ;
;         -- Secondary logic registers                             ; 839 / 183,360         ; < 1 % ;
;     -- By function:                                              ;                       ;       ;
;         -- Design implementation registers                       ; 7,873                 ;       ;
;         -- Routing optimization registers                        ; 666                   ;       ;
;                                                                  ;                       ;       ;
; Virtual pins                                                     ; 0                     ;       ;
; I/O pins                                                         ; 19 / 656              ; 3 %   ;
;     -- Clock pins                                                ; 2 / 32                ; 6 %   ;
;     -- Dedicated input pins                                      ; 2 / 59                ; 3 %   ;
;                                                                  ;                       ;       ;
; M10K blocks                                                      ; 47 / 1,366            ; 3 %   ;
; Total MLAB memory bits                                           ; 0                     ;       ;
; Total block memory bits                                          ; 354,224 / 13,987,840  ; 3 %   ;
; Total block memory implementation bits                           ; 481,280 / 13,987,840  ; 3 %   ;
;                                                                  ;                       ;       ;
; Total DSP Blocks                                                 ; 0 / 800               ; 0 %   ;
;                                                                  ;                       ;       ;
; Fractional PLLs                                                  ; 2 / 12                ; 17 %  ;
; Global signals                                                   ; 5                     ;       ;
;     -- Global clocks                                             ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                           ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks and Vertical periphery clocks ; 1 / 184               ; < 1 % ;
; SERDES Transmitters                                              ; 0 / 136               ; 0 %   ;
; SERDES Receivers                                                 ; 0 / 136               ; 0 %   ;
; JTAGs                                                            ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                      ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                       ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                             ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                                ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                         ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                                 ; 0 / 24                ; 0 %   ;
; HSSI PMA RX Deserializers                                        ; 1 / 24                ; 4 %   ;
; Standard TX PCSs                                                 ; 0 / 24                ; 0 %   ;
; HSSI PMA TX Serializers                                          ; 1 / 24                ; 4 %   ;
; Channel PLLs                                                     ; 2 / 24                ; 8 %   ;
; Impedance control blocks                                         ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                          ; 0 / 4                 ; 0 %   ;
; Average interconnect usage (total/H/V)                           ; 2.8% / 2.8% / 2.7%    ;       ;
; Peak interconnect usage (total/H/V)                              ; 35.1% / 33.7% / 40.0% ;       ;
; Maximum fan-out                                                  ; 5482                  ;       ;
; Highest non-global fan-out                                       ; 1363                  ;       ;
; Total fan-out                                                    ; 68525                 ;       ;
; Average fan-out                                                  ; 3.56                  ;       ;
+------------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5961 / 91680 ( 7 % )   ; 0 / 91680 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5961                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7071 / 91680 ( 8 % )   ; 0 / 91680 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1958                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3221                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1892                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1222 / 91680 ( 1 % )   ; 0 / 91680 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 112 / 91680 ( < 1 % )  ; 0 / 91680 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 4                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 108                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 914 / 9168 ( 10 % )    ; 0 / 9168 ( 0 % )               ;
;     -- Logic LABs                                           ; 914                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 8560                   ; 0                              ;
;     -- 7 input functions                                    ; 142                    ; 0                              ;
;     -- 6 input functions                                    ; 1912                   ; 0                              ;
;     -- 5 input functions                                    ; 1563                   ; 0                              ;
;     -- 4 input functions                                    ; 1814                   ; 0                              ;
;     -- <=3 input functions                                  ; 3129                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2028                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 7700 / 183360 ( 4 % )  ; 0 / 183360 ( 0 % )             ;
;         -- Secondary logic registers                        ; 839 / 183360 ( < 1 % ) ; 0 / 183360 ( 0 % )             ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 7873                   ; 0                              ;
;         -- Routing optimization registers                   ; 666                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 10                     ; 9                              ;
; I/O registers                                               ; 0                      ; 0                              ;
; Total block memory bits                                     ; 354224                 ; 0                              ;
; Total block memory implementation bits                      ; 481280                 ; 0                              ;
; M10K block                                                  ; 47 / 1366 ( 3 % )      ; 0 / 1366 ( 0 % )               ;
; Clock enable block                                          ; 0 / 288 ( 0 % )        ; 4 / 288 ( 1 % )                ;
; HSSI AVMM Interface                                         ; 0 / 8 ( 0 % )          ; 1 / 8 ( 12 % )                 ;
; PLL Aux. Block                                              ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; Channel PLL                                                 ; 0 / 24 ( 0 % )         ; 2 / 24 ( 8 % )                 ;
; Fractional PLL                                              ; 0 / 12 ( 0 % )         ; 2 / 12 ( 16 % )                ;
; HSSI Common PCS PMA Interface                               ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
; HSSI Common PLD PCS Interface                               ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
; HSSI PMA Aux. block                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HSSI PMA CDR REFCLK Select Mux                              ; 0 / 24 ( 0 % )         ; 2 / 24 ( 8 % )                 ;
; HSSI PMA RX Buffer                                          ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
; HSSI PMA RX Deserializer                                    ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
; HSSI PMA TX Buffer                                          ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
; Clock Divider                                               ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
; HSSI PMA TX Serializer                                      ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
; HSSI refclk divider                                         ; 0 / 32 ( 0 % )         ; 1 / 32 ( 3 % )                 ;
; HSSI RX PCS PMA Interface                                   ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
; HSSI RX PLD PCS Interface                                   ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
; PLL Output Counter                                          ; 0 / 108 ( 0 % )        ; 2 / 108 ( 1 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 12 ( 0 % )         ; 2 / 12 ( 16 % )                ;
; PLL Reference Clock Select Block                            ; 0 / 12 ( 0 % )         ; 2 / 12 ( 16 % )                ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 8763                   ; 117                            ;
;     -- Registered Input Connections                         ; 8676                   ; 0                              ;
;     -- Output Connections                                   ; 119                    ; 8761                           ;
;     -- Registered Output Connections                        ; 71                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 69214                  ; 9705                           ;
;     -- Registered Connections                               ; 40026                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 4                      ; 8878                           ;
;     -- hard_block:auto_generated_inst                       ; 8878                   ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 4                      ; 164                            ;
;     -- Output Ports                                         ; 10                     ; 132                            ;
;     -- Bidir Ports                                          ; 2                      ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 56                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+---------------------+-------------------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard        ; Termination             ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+---------------------+-------------------------+---------------------------+----------------------+-----------+
; SFPB_RX_p       ; V1    ; B1R      ; 132          ; 38           ; 38           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; SFPB_RX_p(n)    ; V2    ; B1R      ; 132          ; 38           ; 36           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; clk_50mhz       ; AL5   ; 4A       ; 125          ; 0            ; 0            ; 724                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V               ; Off                     ; --                        ; User                 ; no        ;
; sys_156p25_p    ; U9    ; B1R      ; 132          ; 43           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; Differential LVPECL ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; sys_156p25_p(n) ; U8    ; B1R      ; 132          ; 43           ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; Differential LVPECL ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; sys_rst_n       ; C6    ; 7A       ; 118          ; 101          ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V               ; Off                     ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+---------------------+-------------------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]         ; AG8   ; 4B       ; 113          ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]         ; AF8   ; 4B       ; 113          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]         ; AF7   ; 4A       ; 118          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]         ; AE7   ; 4A       ; 118          ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]         ; AE6   ; 4A       ; 122          ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]         ; AD6   ; 4A       ; 122          ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]         ; AC7   ; 4A       ; 125          ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]         ; AC6   ; 4A       ; 125          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SFPB_TXDISABLE ; AP4   ; 4A       ; 122          ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SFPB_TX_p      ; U3    ; B1R      ; 132          ; 35           ; 38           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SFPB_TX_p(n)   ; U4    ; B1R      ; 132          ; 35           ; 36           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; SFPB_MOD1_SCL ; AP3   ; 4A       ; 122          ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; SFPB_MOD2_SDA ; AM3   ; 4A       ; 126          ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4B       ; 2 / 32 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 10 / 32 ( 31 % ) ; 2.5V          ; --           ; 2.5V          ;
; B0R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B1R      ; 6 / 28 ( 21 % )  ; --            ; --           ; --            ;
; 7A       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                         ;
+----------+------------+----------------+---------------------------------+--------+---------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard        ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 417        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A3       ; 411        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 422        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 421        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 448        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 447        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 453        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ;            ; 7B             ; VCCIO7B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; A10      ; 455        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 475        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ; 7C             ; VCCIO7C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; A13      ; 483        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 511        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ; 7D             ; VCCIO7D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; A16      ; 523        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 524        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ;            ; 8D             ; VCCIO8D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; A19      ; 539        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 540        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ; 8C             ; VCCIO8C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; A22      ; 559        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 583        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ;            ; 8B             ; VCCIO8B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; A25      ; 608        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 607        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A27      ; 625        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A28      ; 640        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A29      ; 639        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A30      ; 656        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A31      ; 655        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A32      ; 659        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; A33      ; 674        ; 8A             ; ^nCE                            ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 358        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 359        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCR_GXBR                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ; --             ; VCCR_GXBR                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA7      ; 339        ; B0R            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA8      ; 338        ; B0R            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA10     ; 282        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 251        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA14     ; 226        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 217        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA17     ; 198        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 191        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA20     ; 166        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 158        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA23     ; 142        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA24     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA25     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA26     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 55         ; B0L            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA28     ; 54         ; B0L            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA29     ;            ; --             ; VCCR_GXBL                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA30     ;            ; --             ; VCCR_GXBL                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA31     ; 34         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA32     ; 35         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA33     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AA34     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB1      ; 357        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 356        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; 4A             ; VCCPD4A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 4A             ; VCCPD4A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 283        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 258        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 259        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 242        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ; 238        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB15     ; 227        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 218        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 199        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 190        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; AB19     ; 182        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ; 167        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 159        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 150        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ; 143        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB24     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB25     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB26     ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB28     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB30     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB31     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB32     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB33     ; 37         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AB34     ; 36         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 354        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 355        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC6      ; 331        ; 4A             ; LED[7]                          ; output ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC7      ; 330        ; 4A             ; LED[6]                          ; output ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC8      ; 298        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 290        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 291        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ; 266        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC12     ; 267        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ; 243        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 240        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ; 239        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ; 219        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC17     ; 206        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC18     ; 207        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ; 183        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 174        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; AC21     ; 162        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC22     ; 151        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 134        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC25     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC26     ;            ; --             ; VCCPGM                          ; power  ;                     ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AC27     ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC28     ; 56         ; 3A             ; #TDO                            ; output ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC29     ; 59         ; 3A             ; #TDI                            ; input  ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC30     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC31     ; 38         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC32     ; 39         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC33     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AC34     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 353        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 352        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ; 4A             ; VCCIO4A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD6      ; 322        ; 4A             ; LED[5]                          ; output ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD7      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD8      ; 299        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ; 274        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD11     ; 270        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 268        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD14     ; 241        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ; 234        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD16     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD17     ; 208        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ;                ; DNU                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD19     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD20     ; 175        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 163        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 135        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD27     ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD28     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD29     ; 102        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD30     ;            ; 3A             ; VCCIO3A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD31     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD32     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD33     ; 41         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AD34     ; 40         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 350        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 351        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 323        ; 4A             ; LED[4]                          ; output ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 314        ; 4A             ; LED[3]                          ; output ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 302        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; AE9      ; 275        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 294        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 271        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 269        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 264        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 236        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 235        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 214        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 204        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 209        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 186        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 176        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ; 146        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE22     ; 147        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 110        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE27     ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; AE28     ; 103        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE29     ; 86         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE30     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE31     ; 42         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE32     ; 43         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE33     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AE34     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AF1      ; 349        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AF2      ; 348        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AF5      ;            ; 4A             ; VCCIO4A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF6      ; 336        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 315        ; 4A             ; LED[2]                          ; output ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 303        ; 4B             ; LED[1]                          ; output ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ;            ; 4B             ; VCCIO4B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF10     ; 295        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 272        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 4C             ; VCCIO4C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF13     ; 265        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 237        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ; 4D             ; VCCIO4D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF16     ; 215        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 205        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ;            ; 3D             ; VCCIO3D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF19     ; 187        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 177        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ;            ; 3C             ; VCCIO3C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF22     ; 154        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 132        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ; 3B             ; VCCIO3B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF25     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 111        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ; 3A             ; VCCIO3A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF28     ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF29     ; 87         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF30     ; 57         ; 3A             ; #TMS                            ; input  ;                     ;                     ; --           ;                 ; --       ; --           ;
; AF31     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AF32     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AF33     ; 45         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AF34     ; 44         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG3      ; 346        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG4      ; 347        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG5      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG6      ; 337        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 304        ; 4B             ; LED[0]                          ; output ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 292        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG11     ; 273        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 260        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG14     ; 230        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 232        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG17     ; 196        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 192        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG20     ; 172        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 155        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG23     ; 133        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG26     ; 98         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 88         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG28     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG29     ; 94         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG30     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG31     ; 46         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG32     ; 47         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG33     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AG34     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AH1      ; 345        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 344        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AH3      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AH4      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AH5      ;            ; 4A             ; VCCIO4A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH6      ; 326        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 320        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 305        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 293        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 284        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ; 262        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 261        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 256        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 231        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 233        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ; 212        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 197        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 193        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 178        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 173        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ; 152        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 153        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 136        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ; 99         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 89         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH29     ; 95         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH30     ;            ; 3A             ; VCCIO3A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH31     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AH32     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AH33     ; 49         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AH34     ; 48         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ1      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ2      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ3      ; 342        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 343        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ5      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ6      ; 327        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 321        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ; 300        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ9      ;            ; 4B             ; VCCIO4B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ10     ; 285        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 263        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ;            ; 4C             ; VCCIO4C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ13     ; 257        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ14     ; 222        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; AJ15     ;            ; 4D             ; VCCIO4D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ16     ; 213        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 200        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ; 3D             ; VCCIO3D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ19     ; 179        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 170        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ;            ; 3C             ; VCCIO3C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ22     ; 156        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ; 137        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ24     ;            ; 3B             ; VCCIO3B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ25     ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 100        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ;            ; 3A             ; VCCIO3A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ28     ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ29     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ31     ; 50         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ32     ; 51         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ33     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AJ34     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK1      ; 341        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 340        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK3      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK4      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK5      ;            ; 4A             ; VCCIO4A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK6      ; 318        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; AK7      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK8      ; 301        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 286        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK11     ; 254        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; AK12     ; 252        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK14     ; 223        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ; 228        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK16     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK17     ; 201        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK18     ; 188        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK20     ; 171        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK21     ; 157        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK23     ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 101        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 96         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK29     ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK30     ;            ; 3A             ; VCCIO3A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK31     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK32     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK33     ; 53         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AK34     ; 52         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AL1      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AL2      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AL3      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AL4      ; 332        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL5      ; 333        ; 4A             ; clk_50mhz                       ; input  ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AL6      ; 319        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL7      ; 308        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL8      ; 296        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL9      ; 287        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL10     ; 278        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL11     ; 255        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL12     ; 253        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL13     ; 248        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL14     ; 224        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL15     ; 229        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL16     ; 220        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL17     ; 202        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL18     ; 189        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL19     ; 180        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL20     ; 168        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL21     ; 148        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL22     ; 149        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL23     ; 138        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL24     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL25     ; 112        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL26     ; 104        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL27     ; 97         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL28     ; 90         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL29     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL30     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL31     ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL32     ;            ;                ; DNU                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AL33     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AL34     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AM1      ;            ;                ; RREF                            ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AM2      ;            ;                ; DNU                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AM3      ; 334        ; 4A             ; SFPB_MOD2_SDA                   ; bidir  ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AM4      ; 335        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM5      ; 316        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM6      ; 310        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM7      ; 309        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM8      ; 297        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM9      ;            ; 4B             ; VCCIO4B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM10     ; 279        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM11     ; 276        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM12     ;            ; 4C             ; VCCIO4C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM13     ; 249        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM14     ; 225        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM15     ;            ; 4D             ; VCCIO4D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM16     ; 221        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM17     ; 203        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM18     ;            ; 3D             ; VCCIO3D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM19     ; 181        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM20     ; 169        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM21     ;            ; 3C             ; VCCIO3C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM22     ; 160        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM23     ; 139        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM24     ;            ; 3B             ; VCCIO3B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM25     ; 113        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM26     ; 105        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM27     ;            ; 3A             ; VCCIO3A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM28     ; 91         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM29     ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM30     ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM31     ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM32     ; 60         ; 3A             ; ^DCLK                           ;        ;                     ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AM33     ; 62         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                     ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AM34     ; 61         ; 3A             ; ^nCSO, DATA4                    ;        ;                     ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AN1      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN2      ;            ;                ; DNU                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN3      ; 329        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN4      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN5      ; 317        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN6      ; 311        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN7      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN8      ; 289        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN9      ; 288        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN10     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN11     ; 277        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN12     ; 246        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN13     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN14     ; 244        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN15     ; 211        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN16     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN17     ; 194        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN18     ; 184        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN19     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN20     ; 164        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN21     ; 161        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN22     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN23     ; 140        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN24     ; 141        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN25     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN26     ; 107        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN27     ; 106        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN28     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN29     ; 84         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN30     ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN31     ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN32     ; 58         ; 3A             ; #TCK                            ; input  ;                     ;                     ; --           ;                 ; --       ; --           ;
; AN33     ; 64         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                     ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AN34     ; 65         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                     ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AP2      ; 328        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP3      ; 324        ; 4A             ; SFPB_MOD1_SCL                   ; bidir  ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AP4      ; 325        ; 4A             ; SFPB_TXDISABLE                  ; output ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AP5      ; 313        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP6      ; 312        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP7      ; 307        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP8      ; 306        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP9      ;            ; 4B             ; VCCIO4B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP10     ; 280        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP11     ; 281        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP12     ;            ; 4C             ; VCCIO4C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP13     ; 247        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP14     ; 245        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP15     ;            ; 4D             ; VCCIO4D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP16     ; 210        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP17     ; 195        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP18     ;            ; 3D             ; VCCIO3D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP19     ; 185        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP20     ; 165        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP21     ;            ; 3C             ; VCCIO3C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP22     ; 144        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP23     ; 145        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP24     ;            ; 3B             ; VCCIO3B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP25     ; 108        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP26     ; 109        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP27     ; 92         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP28     ; 93         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP29     ; 85         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP30     ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP31     ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP32     ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP33     ; 63         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                     ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; B1       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B2       ; 418        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 412        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 419        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 443        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 454        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 456        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 476        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 484        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B14      ; 507        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 512        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 537        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 544        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 561        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 560        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 584        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ; 591        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 615        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 626        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B28      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B29      ; 641        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B30      ; 642        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; B32      ; 660        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; B33      ; 676        ; 8A             ; ^GND                            ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; B34      ; 673        ; 8A             ; ^nSTATUS                        ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C2       ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 407        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 420        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ;            ; 7A             ; VCCIO7A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; C6       ; 415        ; 7A             ; sys_rst_n                       ; input  ; 2.5 V               ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 444        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 431        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ;            ; 7B             ; VCCIO7B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; C10      ; 469        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ; 479        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7C             ; VCCIO7C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 501        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 508        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ;            ; 7D             ; VCCIO7D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; C16      ; 519        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 538        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ;            ; 8D             ; VCCIO8D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; C19      ; 543        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 562        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ; 8C             ; VCCIO8C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; C22      ; 575        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 592        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ; 8B             ; VCCIO8B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; C25      ; 609        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ; 616        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C27      ;            ; 8A             ; VCCIO8A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 632        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C29      ; 633        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C30      ;            ; 8A             ; VCCIO8A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; C31      ; 657        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C32      ; 664        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; C33      ; 675        ; 8A             ; ^nCONFIG                        ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; C34      ; 672        ; 8A             ; ^CONF_DONE                      ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; D1       ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 408        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 416        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 423        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 432        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 451        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ; 452        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 470        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 480        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 485        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 502        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ; 503        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 513        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 520        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 529        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 552        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ; 551        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 563        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 571        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 576        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ; 593        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D24      ; 599        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 610        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D26      ; 623        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D27      ; 631        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D28      ; 634        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D29      ; 647        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D30      ; 649        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D31      ; 658        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D32      ; 665        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D33      ; 663        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; D34      ; 667        ; 8A             ; ^MSEL0                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; E1       ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 405        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 424        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; E8       ; 433        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 445        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 467        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 486        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 504        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 514        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; E17      ; 530        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 553        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 564        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 572        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 594        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 600        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; E26      ; 619        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E27      ; 624        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E28      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; E29      ; 648        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E30      ; 650        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; E32      ; 666        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; E33      ;            ;                ; DNU                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; E34      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; F1       ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F2       ;            ; 7A             ; VCCIO7A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ; 7A             ; VCCIO7A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F6       ; 406        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ; 434        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ; 446        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ;            ; 7B             ; VCCIO7B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ; 459        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 468        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 7C             ; VCCIO7C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 487        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 495        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ;            ; 7D             ; VCCIO7D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 515        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ; 531        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F18      ;            ; 8D             ; VCCIO8D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F19      ; 554        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 567        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 8C             ; VCCIO8C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 579        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F23      ; 595        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F24      ;            ; 8B             ; VCCIO8B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F25      ; 611        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F26      ; 620        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F27      ;            ; 8A             ; VCCIO8A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 643        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F29      ; 644        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; F30      ;            ; 8A             ; VCCIO8A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; F31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; F32      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; F33      ;            ;                ; DNU                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; F34      ;            ;                ; RREF                            ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; G1       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; G3       ; 390        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 391        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 438        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 437        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ; 449        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G10      ; 460        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 463        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 471        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 488        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ; 496        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 499        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 516        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 532        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 545        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ; 546        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G20      ; 568        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 577        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 580        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 596        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G24      ; 603        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G25      ; 612        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G26      ; 627        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G27      ; 635        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G28      ; 636        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G29      ; 651        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; G30      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; G31      ; 2          ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; G32      ; 3          ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; G33      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; G34      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H1       ; 389        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; H2       ; 388        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 394        ; 7A             ; ^GND                            ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 439        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 450        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H11      ; 464        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ; 472        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H14      ; 491        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 500        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 535        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 547        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H20      ; 569        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 578        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 587        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 604        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H25      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H26      ; 628        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H27      ; 645        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H28      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H29      ; 652        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; H30      ; 668        ; 8A             ; ^MSEL1                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; H31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H32      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; H33      ; 5          ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; H34      ; 4          ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; J3       ; 386        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; J4       ; 387        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 409        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J7       ; 425        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 440        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ;            ; 7B             ; VCCIO7B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; J10      ; 457        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ; 461        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; 7C             ; VCCIO7C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; J13      ; 481        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 492        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ; 7D             ; VCCIO7D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; J16      ; 517        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 536        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ;            ; 8D             ; VCCIO8D                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; J19      ; 548        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ; 570        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J21      ;            ; 8C             ; VCCIO8C                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 585        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J23      ; 588        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J24      ;            ; 8B             ; VCCIO8B                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 617        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J26      ; 637        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J27      ; 646        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J28      ; 661        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; J29      ;            ; 8A             ; VCCIO8A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; J30      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; J31      ; 6          ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; J32      ; 7          ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; J33      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; J34      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; K1       ; 385        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 384        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; DNU                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 410        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ; 426        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 428        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 458        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K11      ; 462        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ; 465        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ; 482        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K14      ; 493        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ; 505        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K16      ; 518        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 525        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ; 527        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 528        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 555        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 565        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K22      ; 586        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K23      ; 601        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K24      ; 589        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K25      ; 618        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K26      ; 638        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K27      ; 629        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K28      ; 662        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K29      ; 621        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; K30      ; 669        ; 8A             ; ^MSEL2                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; K31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; K32      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; K33      ; 9          ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; K34      ; 8          ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L3       ; 382        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; L4       ; 383        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 413        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L7       ;            ; 7A             ; VCCIO7A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 441        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 466        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 473        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L14      ; 494        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L15      ; 506        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L16      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L17      ; 526        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L18      ;            ;                ; DNU                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 556        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L21      ; 566        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L22      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 602        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L24      ; 590        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L25      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L26      ; 653        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L27      ; 630        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L28      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L29      ; 622        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; L30      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L31      ; 10         ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; L32      ; 11         ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; L33      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; L34      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 381        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 380        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 414        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; M8       ; 442        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ;            ; --             ; VCCPGM                          ; power  ;                     ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; M10      ; 429        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 489        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 474        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ; 478        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; M14      ; 497        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M15      ; 498        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M16      ; 521        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M17      ; 533        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ; 541        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M19      ; 549        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M20      ; 557        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M21      ; 573        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M22      ; 581        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M23      ; 597        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M24      ; 605        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M25      ; 613        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; M26      ;            ; 8A             ; VCCIO8A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; M27      ; 654        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; M28      ;            ; --             ; VCCBAT                          ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; M29      ; 670        ; 8A             ; ^MSEL3                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 671        ; 8A             ; ^MSEL4                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; M31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; M32      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; M33      ; 13         ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; M34      ; 12         ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; N1       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; N3       ; 378        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; N4       ; 379        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCR_GXBR                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; N8       ;            ; 7A             ; VCCPD7A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; N9       ;            ; 7A             ; VCCPD7A                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; N10      ; 435        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ; 436        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N12      ; 490        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ; 477        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N14      ; 510        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; N15      ; 509        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N16      ; 522        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ; 534        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N18      ; 542        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; N19      ; 550        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N20      ; 558        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; N21      ; 574        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N22      ; 582        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N23      ; 598        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N24      ; 606        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; N25      ; 614        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; N26      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; N27      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; N28      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; N29      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; N30      ;            ; --             ; VCCR_GXBL                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; N31      ; 14         ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; N32      ; 15         ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; N33      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; N34      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P1       ; 377        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 376        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ; --             ; VCCL_GXBR1                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCL_GXBR1                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; P7       ;            ; --             ; VCCH_GXBR1                      ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ; --             ; VCCD_FPLL                       ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P11      ; 430        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; P12      ;            ; --             ; VCC_AUX                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; P13      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; P19      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P20      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P22      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; P23      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P24      ;            ; --             ; VCC_AUX                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P26      ;            ; --             ; VCCD_FPLL                       ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; P27      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P28      ;            ; --             ; VCCH_GXBL1                      ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ;            ; --             ; VCCL_GXBL1                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; P30      ;            ; --             ; VCCL_GXBL1                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; P31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P32      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; P33      ; 17         ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; P34      ; 16         ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; R1       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R3       ; 374        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 375        ; B1R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R6       ;            ; --             ; VCCT_GXBR1                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; R7       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 393        ; B1R            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; R9       ; 392        ; B1R            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; R10      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R11      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; R12      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; R15      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCCD_FPLL                       ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; R17      ;            ; --             ; VCCA_FPLL                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; R20      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R21      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; R22      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R23      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; R24      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R25      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; R26      ; 1          ; B1L            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; R27      ; 0          ; B1L            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; R28      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R29      ;            ; --             ; VCCT_GXBL1                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; R30      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R31      ; 18         ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; R32      ; 19         ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; R33      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; R34      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T1       ; 373        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 372        ; B1R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCCT_GXBR1                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; T6       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T7       ;            ; --             ; VCCA_GXBR1                      ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ; --             ; VCCA_FPLL                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; T10      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; T11      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T12      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; T13      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T14      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; T17      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T18      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; T19      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T20      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; T21      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T22      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; T23      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T24      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; T25      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T26      ;            ; --             ; VCCA_FPLL                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; T27      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T28      ;            ; --             ; VCCA_GXBL1                      ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; T29      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T30      ;            ; --             ; VCCT_GXBL1                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; T31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T32      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; T33      ; 21         ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; T34      ; 20         ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; U1       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U3       ; 370        ; B1R            ; SFPB_TX_p                       ; output ; 1.5-V PCML          ;                     ; --           ; Y               ; no       ; Off          ;
; U4       ; 371        ; B1R            ; SFPB_TX_p(n)                    ; output ; 1.5-V PCML          ;                     ; --           ; Y               ; no       ; Off          ;
; U5       ;            ; --             ; VCCR_GXBR                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; U6       ;            ; --             ; VCCR_GXBR                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; U7       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U8       ; 367        ; B1R            ; sys_156p25_p(n)                 ; input  ; Differential LVPECL ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U9       ; 366        ; B1R            ; sys_156p25_p                    ; input  ; Differential LVPECL ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U10      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U11      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U13      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U14      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U15      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U16      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U17      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U18      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U19      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U20      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U22      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U23      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U25      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; U26      ; 27         ; B1L            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; U27      ; 26         ; B1L            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; U28      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U29      ;            ; --             ; VCCR_GXBL                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; U30      ;            ; --             ; VCCR_GXBL                       ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; U31      ; 22         ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; U32      ; 23         ; B1L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; U33      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; U34      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V1       ; 369        ; B1R            ; SFPB_RX_p                       ; input  ; 1.5-V PCML          ;                     ; --           ; Y               ; no       ; Off          ;
; V2       ; 368        ; B1R            ; SFPB_RX_p(n)                    ; input  ; 1.5-V PCML          ;                     ; --           ; Y               ; no       ; Off          ;
; V3       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ; --             ; VCCL_GXBR0                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCL_GXBR0                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; V7       ;            ; --             ; VCCH_GXBR0                      ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ; --             ; VCCA_FPLL                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; V10      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; V11      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; V13      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V14      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; V15      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V16      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; V17      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V18      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; V19      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V20      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; V21      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; V23      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V24      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; V25      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V26      ;            ; --             ; VCCA_FPLL                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V28      ;            ; --             ; VCCH_GXBL0                      ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; V29      ;            ; --             ; VCCL_GXBL0                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; V30      ;            ; --             ; VCCL_GXBL0                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; V31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V32      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; V33      ; 25         ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; V34      ; 24         ; B1L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 362        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 363        ; B0R            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; --             ; VCCT_GXBR0                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W8       ; 365        ; B0R            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ; 364        ; B0R            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; W10      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W11      ;            ; --             ; VCC_AUX                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W13      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; W14      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W15      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; W16      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; W22      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W23      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; W26      ; 29         ; B0L            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; W27      ; 28         ; B0L            ; GND                             ;        ;                     ;                     ; Row I/O      ;                 ; --       ; --           ;
; W28      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W29      ;            ; --             ; VCCT_GXBL0                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; W30      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W31      ; 30         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; W32      ; 31         ; B0L            ; GXB_NC                          ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; W33      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; W34      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y1       ; 361        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 360        ; B0R            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ; --             ; VCCT_GXBR0                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y6       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; --             ; VCCA_GXBR0                      ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCCD_FPLL                       ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y11      ; 250        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y14      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y15      ; 216        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y17      ;            ; --             ; VCCD_FPLL                       ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y18      ;            ; --             ; VCCA_FPLL                       ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y19      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y20      ;            ; --             ; VCC                             ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ; --             ; VCCP                            ; power  ;                     ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y23      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                     ;                     ; Column I/O   ;                 ; --       ; --           ;
; Y24      ;            ; --             ; VCC_AUX                         ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y25      ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y26      ;            ; --             ; VCCD_FPLL                       ; power  ;                     ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y27      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y28      ;            ; --             ; VCCA_GXBL0                      ; power  ;                     ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y29      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y30      ;            ; --             ; VCCT_GXBL0                      ; power  ;                     ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y31      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y32      ;            ;                ; GND                             ; gnd    ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y33      ; 33         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
; Y34      ; 32         ; B0L            ; GND                             ;        ;                     ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Receiver Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SFPB_RX_p~input                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X132_Y38_N39                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Name                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X132_Y38_N34                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Mode                                                                                           ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Data Rate                                                                                      ; 10312.5 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Enable Bit Slip                                                                                ; True                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Name                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X132_Y38_N35                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Receiver Data Source                                                                           ; PMA                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Name                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X132_Y37_N61                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_1000                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Name                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X132_Y37_N33                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reference Clock Frequency                                                                      ; 644.53125 MHz                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Output Clock Frequency                                                                         ; 5156.25 MHz                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- M Counter                                                                                      ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reference Clock Selection                                                                      ; ffpllout_top                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SFPB_TX_p~output                                                                                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                                                                      ; IOOBUF_X132_Y35_N39                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                          ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                                                                               ; HSSIPMATXSER_X132_Y35_N34                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                                                                             ; On                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                                                                             ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                              ; Off                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                                                                          ; 64                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                                  ; HSSIPMATXCGB_X132_Y35_N33                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                        ; Local                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                          ; Off                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                      ; 64                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                           ; ch1_txpll_b                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                           ; cgb_x1_m_div                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                                 ; 10312.5 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                          ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                                                                   ; HSSIPMATXBUF_X132_Y35_N35                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                                                                                ; 10                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                                                                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                                                                                 ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                                                                   ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                                                                            ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                                                                                 ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                                                                       ; Core                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                          ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                                 ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                                  ; CHANNELPLL_X132_Y41_N33                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                      ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                                                                            ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                                                                           ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                             ;                           ;
;     -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                          ; CMU PLL                   ;
;     -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                                      ; CHANNELPLL_X132_Y41_N33   ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                                                                                                                                                     ; Auto (Medium)             ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                                                                                                                                                         ; 644.53125 MHz             ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                                                                                                                                                        ; Dedicated Pin             ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                                                                                                                                            ; 5156.25 MHz               ;
;     -- L counter PD Clock Disable                                                                                                                                                                                                                                                                                                                                                                                        ; On                        ;
;     -- M Counter                                                                                                                                                                                                                                                                                                                                                                                                         ; 8                         ;
;     -- PCIE Frequency Control                                                                                                                                                                                                                                                                                                                                                                                            ; pcie_100mhz               ;
;     -- PD L Counter                                                                                                                                                                                                                                                                                                                                                                                                      ; 1                         ;
;     -- PFD L Counter                                                                                                                                                                                                                                                                                                                                                                                                     ; 1                         ;
;     -- PFD Feedback Source                                                                                                                                                                                                                                                                                                                                                                                               ; vcoclk                    ;
;     -- Powerdown                                                                                                                                                                                                                                                                                                                                                                                                         ; Off                       ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                                                                                                                                                           ; 1                         ;
;     -- Reverse Serial Loopback                                                                                                                                                                                                                                                                                                                                                                                           ; Off                       ;
;     -- Reference Clock Select Source                                                                                                                                                                                                                                                                                                                                                                                     ; ffpllout_top              ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ;
;         -- phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                           ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                                  ; HSSIPMATXCGB_X132_Y35_N33 ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                        ; Local                     ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                          ; Off                       ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                      ; 64                        ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                           ; ch1_txpll_b               ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                        ; 1                         ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                           ; cgb_x1_m_div              ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                                 ; 10312.5 Mbps              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                                                                                                        ; Removed Component                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI PMA Aux. blocks                                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux                ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   --                                                                                                                                                                                                                                                                                                                                                                                       ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
; HSSI AVMM Interfaces                                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   --                                                                                                                                                                                                                                                                                                                                                                                       ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transceiver Reconfiguration Report                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Component                   ; Type                  ; Instance Name                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_reconfig_inst           ;                       ;                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- Logical Interface 0  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                                                                           ;
;          -- Component Block ; Channel               ; SFPB_RX_p                                                                                                                                                                                                                                                                                                                                                                                 ;
;          -- Component Block ; Channel               ; SFPB_TX_p                                                                                                                                                                                                                                                                                                                                                                                 ;
;          -- Component Block ; AVMM                  ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 1  ; CDR TX PLL            ;                                                                                                                                                                                                                                                                                                                                                                                           ;
;          -- Component Block ; Channel               ;                                                                                                                                                                                                                                                                                                                                                                                           ;
;          -- Component Block ; AVMM                  ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                ;
+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; LED[0]         ; Missing drive strength and slew rate ;
; LED[1]         ; Missing drive strength and slew rate ;
; LED[2]         ; Missing drive strength and slew rate ;
; LED[3]         ; Missing drive strength and slew rate ;
; LED[4]         ; Missing drive strength and slew rate ;
; LED[5]         ; Missing drive strength and slew rate ;
; LED[6]         ; Missing drive strength and slew rate ;
; LED[7]         ; Missing drive strength and slew rate ;
; SFPB_TXDISABLE ; Missing drive strength and slew rate ;
; SFPB_MOD1_SCL  ; Missing drive strength and slew rate ;
; SFPB_MOD2_SDA  ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
;                                                                                                                                                                                                           ;                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                     ;                                                                               ;
;     -- PLL Type                                                                                                                                                                                           ; Integer PLL                                                                   ;
;     -- PLL Location                                                                                                                                                                                       ; FRACTIONALPLL_X132_Y56_N0                                                     ;
;     -- PLL Feedback clock type                                                                                                                                                                            ; none                                                                          ;
;     -- PLL Bandwidth                                                                                                                                                                                      ; Auto                                                                          ;
;         -- PLL Bandwidth Range                                                                                                                                                                            ; 800000 to 400000 Hz                                                           ;
;     -- Reference Clock Frequency                                                                                                                                                                          ; 156.25 MHz                                                                    ;
;     -- Reference Clock Sourced by                                                                                                                                                                         ; Dedicated Pin                                                                 ;
;     -- PLL VCO Frequency                                                                                                                                                                                  ; 644.53125 MHz                                                                 ;
;     -- PLL Operation Mode                                                                                                                                                                                 ; LVDS                                                                          ;
;     -- PLL Freq Min Lock                                                                                                                                                                                  ; 145.454546 MHz                                                                ;
;     -- PLL Freq Max Lock                                                                                                                                                                                  ; 387.878787 MHz                                                                ;
;     -- PLL Enable                                                                                                                                                                                         ; On                                                                            ;
;     -- PLL Fractional Division                                                                                                                                                                            ; N/A                                                                           ;
;     -- M Counter                                                                                                                                                                                          ; 33                                                                            ;
;     -- N Counter                                                                                                                                                                                          ; 8                                                                             ;
;     -- PLL Refclk Select                                                                                                                                                                                  ;                                                                               ;
;             -- PLL Refclk Select Location                                                                                                                                                                 ; PLLREFCLKSELECT_X132_Y62_N0                                                   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                         ; pll_iqclk                                                                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                         ; ref_clk1                                                                      ;
;             -- ADJPLLIN source                                                                                                                                                                            ; N/A                                                                           ;
;             -- CORECLKIN source                                                                                                                                                                           ; N/A                                                                           ;
;             -- IQTXRXCLKIN source                                                                                                                                                                         ; N/A                                                                           ;
;             -- PLLIQCLKIN source                                                                                                                                                                          ; sys_156p25_p~input~FITTER_INSERTED                                            ;
;             -- RXIQCLKIN source                                                                                                                                                                           ; N/A                                                                           ;
;             -- CLKIN(0) source                                                                                                                                                                            ; N/A                                                                           ;
;             -- CLKIN(1) source                                                                                                                                                                            ; N/A                                                                           ;
;             -- CLKIN(2) source                                                                                                                                                                            ; N/A                                                                           ;
;             -- CLKIN(3) source                                                                                                                                                                            ; N/A                                                                           ;
;     -- PLL Output Counter                                                                                                                                                                                 ;                                                                               ;
;         -- pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                                                                      ;                                                                               ;
;             -- Output Clock Frequency                                                                                                                                                                     ; 644.53125 MHz                                                                 ;
;             -- Output Clock Location                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X132_Y72_N1                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                     ; Off                                                                           ;
;             -- Duty Cycle                                                                                                                                                                                 ; 50.0000                                                                       ;
;             -- Phase Shift                                                                                                                                                                                ; 0.000000 degrees                                                              ;
;             -- C Counter                                                                                                                                                                                  ; 1                                                                             ;
;             -- C Counter PH Mux PRST                                                                                                                                                                      ; 0                                                                             ;
;             -- C Counter PRST                                                                                                                                                                             ; 1                                                                             ;
;                                                                                                                                                                                                           ;                                                                               ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~FRACTIONAL_PLL                ;                                                                               ;
;     -- PLL Type                                                                                                                                                                                           ; Integer PLL                                                                   ;
;     -- PLL Location                                                                                                                                                                                       ; FRACTIONALPLL_X0_Y65_N0                                                       ;
;     -- PLL Feedback clock type                                                                                                                                                                            ; Global Clock                                                                  ;
;     -- PLL Bandwidth                                                                                                                                                                                      ; Auto                                                                          ;
;         -- PLL Bandwidth Range                                                                                                                                                                            ; 1200000 to 600000 Hz                                                          ;
;     -- Reference Clock Frequency                                                                                                                                                                          ; 644.53125 MHz                                                                 ;
;     -- Reference Clock Sourced by                                                                                                                                                                         ; Dedicated Pin                                                                 ;
;     -- PLL VCO Frequency                                                                                                                                                                                  ; 312.5 MHz                                                                     ;
;     -- PLL Operation Mode                                                                                                                                                                                 ; Normal                                                                        ;
;     -- PLL Freq Min Lock                                                                                                                                                                                  ; 618.750000 MHz                                                                ;
;     -- PLL Freq Max Lock                                                                                                                                                                                  ; 1650.000000 MHz                                                               ;
;     -- PLL Enable                                                                                                                                                                                         ; On                                                                            ;
;     -- PLL Fractional Division                                                                                                                                                                            ; N/A                                                                           ;
;     -- M Counter                                                                                                                                                                                          ; 32                                                                            ;
;     -- N Counter                                                                                                                                                                                          ; 66                                                                            ;
;     -- PLL Refclk Select                                                                                                                                                                                  ;                                                                               ;
;             -- PLL Refclk Select Location                                                                                                                                                                 ; PLLREFCLKSELECT_X0_Y71_N0                                                     ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                         ; core_ref_clk                                                                  ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                         ; ref_clk1                                                                      ;
;             -- ADJPLLIN source                                                                                                                                                                            ; N/A                                                                           ;
;             -- CORECLKIN source                                                                                                                                                                           ; pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                                                                                         ; N/A                                                                           ;
;             -- PLLIQCLKIN source                                                                                                                                                                          ; N/A                                                                           ;
;             -- RXIQCLKIN source                                                                                                                                                                           ; N/A                                                                           ;
;             -- CLKIN(0) source                                                                                                                                                                            ; N/A                                                                           ;
;             -- CLKIN(1) source                                                                                                                                                                            ; N/A                                                                           ;
;             -- CLKIN(2) source                                                                                                                                                                            ; N/A                                                                           ;
;             -- CLKIN(3) source                                                                                                                                                                            ; N/A                                                                           ;
;     -- PLL Output Counter                                                                                                                                                                                 ;                                                                               ;
;         -- phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER ;                                                                               ;
;             -- Output Clock Frequency                                                                                                                                                                     ; 156.25 MHz                                                                    ;
;             -- Output Clock Location                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y58_N1                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                     ; Off                                                                           ;
;             -- Duty Cycle                                                                                                                                                                                 ; 50.0000                                                                       ;
;             -- Phase Shift                                                                                                                                                                                ; 0.000000 degrees                                                              ;
;             -- C Counter                                                                                                                                                                                  ; 2                                                                             ;
;             -- C Counter PH Mux PRST                                                                                                                                                                      ; 0                                                                             ;
;             -- C Counter PRST                                                                                                                                                                             ; 1                                                                             ;
;                                                                                                                                                                                                           ;                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                             ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                              ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |arria_v_sfp_b_udp                                                                                                     ; 5960.5 (0.5)         ; 7071.0 (0.5)                     ; 1221.5 (0.0)                                      ; 111.0 (0.0)                      ; 0.0 (0.0)            ; 8560 (2)            ; 8539 (0)                  ; 0 (0)         ; 354224            ; 47    ; 0          ; 19   ; 0            ; |arria_v_sfp_b_udp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; arria_v_sfp_b_udp                        ; work         ;
;    |network:network_inst|                                                                                              ; 3412.0 (3.7)         ; 4113.0 (4.1)                     ; 806.3 (0.4)                                       ; 105.4 (0.0)                      ; 0.0 (0.0)            ; 4795 (8)            ; 5017 (2)                  ; 0 (0)         ; 345424            ; 40    ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; network                                  ; work         ;
;       |axis_fifo:udp_payload_fifo|                                                                                     ; 28.7 (28.7)          ; 29.2 (29.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 44 (44)                   ; 0 (0)         ; 75776             ; 8     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|axis_fifo:udp_payload_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; axis_fifo                                ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 75776             ; 8     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                               ; work         ;
;             |altsyncram_42q1:auto_generated|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 75776             ; 8     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_42q1                          ; work         ;
;       |eth_axis_rx_64:eth_axis_rx_inst|                                                                                ; 83.0 (83.0)          ; 123.8 (123.8)                    ; 43.3 (43.3)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 115 (115)           ; 254 (254)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_axis_rx_64:eth_axis_rx_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; eth_axis_rx_64                           ; work         ;
;       |eth_axis_tx_64:eth_axis_tx_inst|                                                                                ; 125.9 (125.9)        ; 172.0 (172.0)                    ; 46.2 (46.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 158 (158)           ; 273 (273)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_axis_tx_64:eth_axis_tx_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; eth_axis_tx_64                           ; work         ;
;       |eth_mac_10g_fifo:eth_mac_10g_fifo_inst|                                                                         ; 1618.1 (0.0)         ; 1707.0 (0.0)                     ; 175.2 (0.0)                                       ; 86.4 (0.0)                       ; 0.0 (0.0)            ; 2376 (0)            ; 1065 (0)                  ; 0 (0)         ; 75776             ; 8     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; eth_mac_10g_fifo                         ; work         ;
;          |axis_async_fifo:rx_fifo|                                                                                     ; 69.9 (69.9)          ; 82.3 (82.3)                      ; 12.4 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (107)           ; 139 (139)                 ; 0 (0)         ; 37888             ; 4     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; axis_async_fifo                          ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 37888             ; 4     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;                |altsyncram_msp1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 37888             ; 4     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_msp1                          ; work         ;
;          |axis_async_fifo:tx_fifo|                                                                                     ; 70.2 (70.2)          ; 88.3 (88.3)                      ; 18.2 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (108)           ; 142 (142)                 ; 0 (0)         ; 37888             ; 4     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; axis_async_fifo                          ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 37888             ; 4     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;                |altsyncram_msp1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 37888             ; 4     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_msp1                          ; work         ;
;          |eth_mac_10g:eth_mac_10g_inst|                                                                                ; 1478.0 (0.0)         ; 1536.3 (0.0)                     ; 144.6 (0.0)                                       ; 86.4 (0.0)                       ; 0.0 (0.0)            ; 2161 (0)            ; 784 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; eth_mac_10g                              ; work         ;
;             |axis_xgmii_rx_64:axis_xgmii_rx_inst|                                                                      ; 494.8 (233.4)        ; 542.5 (265.9)                    ; 52.7 (34.1)                                       ; 5.0 (1.5)                        ; 0.0 (0.0)            ; 771 (334)           ; 445 (445)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; axis_xgmii_rx_64                         ; work         ;
;                |lfsr:eth_crc_16|                                                                                       ; 24.9 (24.9)          ; 28.5 (28.5)                      ; 3.8 (3.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|lfsr:eth_crc_16                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_24|                                                                                       ; 39.9 (39.9)          ; 43.8 (43.8)                      ; 4.6 (4.6)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|lfsr:eth_crc_24                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_32|                                                                                       ; 63.1 (63.1)          ; 68.8 (68.8)                      ; 6.4 (6.4)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 101 (101)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|lfsr:eth_crc_32                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_64|                                                                                       ; 120.4 (120.4)        ; 120.2 (120.2)                    ; 1.2 (1.2)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 198 (198)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|lfsr:eth_crc_64                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_8|                                                                                        ; 13.2 (13.2)          ; 15.4 (15.4)                      ; 2.6 (2.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|lfsr:eth_crc_8                                                                                                                                                                                                                                                                                                                                                                                                                    ; lfsr                                     ; work         ;
;             |axis_xgmii_tx_64:axis_xgmii_tx_inst|                                                                      ; 983.2 (485.0)        ; 993.8 (497.3)                    ; 92.0 (44.7)                                       ; 81.4 (32.4)                      ; 0.0 (0.0)            ; 1390 (701)          ; 339 (339)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; axis_xgmii_tx_64                         ; work         ;
;                |lfsr:eth_crc_16|                                                                                       ; 25.7 (25.7)          ; 26.2 (26.2)                      ; 3.2 (3.2)                                         ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 37 (37)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|lfsr:eth_crc_16                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_24|                                                                                       ; 42.3 (42.3)          ; 41.9 (41.9)                      ; 4.4 (4.4)                                         ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|lfsr:eth_crc_24                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_32|                                                                                       ; 65.4 (65.4)          ; 61.2 (61.2)                      ; 3.2 (3.2)                                         ; 7.4 (7.4)                        ; 0.0 (0.0)            ; 98 (98)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|lfsr:eth_crc_32                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_40|                                                                                       ; 67.7 (67.7)          ; 65.5 (65.5)                      ; 5.0 (5.0)                                         ; 7.2 (7.2)                        ; 0.0 (0.0)            ; 94 (94)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|lfsr:eth_crc_40                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_48|                                                                                       ; 83.5 (83.5)          ; 81.7 (81.7)                      ; 4.5 (4.5)                                         ; 6.3 (6.3)                        ; 0.0 (0.0)            ; 105 (105)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|lfsr:eth_crc_48                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_56|                                                                                       ; 91.1 (91.1)          ; 95.1 (95.1)                      ; 12.4 (12.4)                                       ; 8.5 (8.5)                        ; 0.0 (0.0)            ; 126 (126)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|lfsr:eth_crc_56                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_64|                                                                                       ; 105.5 (105.5)        ; 109.0 (109.0)                    ; 13.3 (13.3)                                       ; 9.8 (9.8)                        ; 0.0 (0.0)            ; 150 (150)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|lfsr:eth_crc_64                                                                                                                                                                                                                                                                                                                                                                                                                   ; lfsr                                     ; work         ;
;                |lfsr:eth_crc_8|                                                                                        ; 17.0 (17.0)          ; 16.0 (16.0)                      ; 1.3 (1.3)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|lfsr:eth_crc_8                                                                                                                                                                                                                                                                                                                                                                                                                    ; lfsr                                     ; work         ;
;       |udp_complete_64:udp_complete_inst|                                                                              ; 1552.7 (3.3)         ; 2076.9 (3.5)                     ; 540.7 (0.2)                                       ; 16.4 (0.0)                       ; 0.0 (0.0)            ; 2082 (6)            ; 3379 (2)                  ; 0 (0)         ; 193872            ; 24    ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; udp_complete_64                          ; work         ;
;          |ip_arb_mux:ip_arb_mux_inst|                                                                                  ; 60.6 (59.3)          ; 97.6 (96.1)                      ; 37.4 (37.1)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 13 (11)             ; 229 (227)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; ip_arb_mux                               ; work         ;
;             |arbiter:arb_inst|                                                                                         ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; arbiter                                  ; work         ;
;          |ip_complete_64:ip_complete_64_inst|                                                                          ; 978.7 (5.3)          ; 1358.5 (5.7)                     ; 384.2 (0.3)                                       ; 4.4 (0.0)                        ; 0.0 (0.0)            ; 1321 (11)           ; 2252 (4)                  ; 0 (0)         ; 41472             ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; ip_complete_64                           ; work         ;
;             |arp_64:arp_inst|                                                                                          ; 386.9 (159.4)        ; 633.9 (205.3)                    ; 249.8 (46.5)                                      ; 2.8 (0.6)                        ; 0.0 (0.0)            ; 507 (207)           ; 1128 (328)                ; 0 (0)         ; 41472             ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; arp_64                                   ; work         ;
;                |arp_cache:arp_cache_inst|                                                                              ; 84.1 (72.3)          ; 137.0 (123.4)                    ; 52.9 (51.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 147 (111)           ; 224 (224)                 ; 0 (0)         ; 41472             ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; arp_cache                                ; work         ;
;                   |altsyncram:ip_addr_mem_rtl_0|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                               ; work         ;
;                      |altsyncram_6op1:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_6op1:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_6op1                          ; work         ;
;                   |altsyncram:mac_addr_mem_rtl_0|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                               ; work         ;
;                      |altsyncram_6ps1:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_6ps1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_6ps1                          ; work         ;
;                   |altsyncram:valid_mem_rtl_0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                               ; work         ;
;                      |altsyncram_tkp1:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0|altsyncram_tkp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_tkp1                          ; work         ;
;                   |lfsr:rd_hash|                                                                                       ; 3.7 (3.7)            ; 5.3 (5.3)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash                                                                                                                                                                                                                                                                                                                                                                                                                ; lfsr                                     ; work         ;
;                   |lfsr:wr_hash|                                                                                       ; 8.2 (8.2)            ; 8.3 (8.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash                                                                                                                                                                                                                                                                                                                                                                                                                ; lfsr                                     ; work         ;
;                |arp_eth_rx_64:arp_eth_rx_inst|                                                                         ; 48.3 (48.3)          ; 141.7 (141.7)                    ; 94.4 (94.4)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 295 (295)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; arp_eth_rx_64                            ; work         ;
;                |arp_eth_tx_64:arp_eth_tx_inst|                                                                         ; 95.1 (95.1)          ; 149.8 (149.8)                    ; 56.0 (56.0)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 110 (110)           ; 281 (281)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; arp_eth_tx_64                            ; work         ;
;             |eth_arb_mux:eth_arb_mux_inst|                                                                             ; 111.1 (107.4)        ; 110.8 (106.8)                    ; 0.4 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 97 (90)             ; 212 (206)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst                                                                                                                                                                                                                                                                                                                                                                                                                                         ; eth_arb_mux                              ; work         ;
;                |arbiter:arb_inst|                                                                                      ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; arbiter                                  ; work         ;
;             |ip_64:ip_inst|                                                                                            ; 475.4 (10.2)         ; 608.1 (23.8)                     ; 133.7 (13.7)                                      ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 706 (10)            ; 908 (56)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; ip_64                                    ; work         ;
;                |ip_eth_rx_64:ip_eth_rx_64_inst|                                                                        ; 228.5 (228.5)        ; 277.9 (277.9)                    ; 49.9 (49.9)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 322 (322)           ; 424 (424)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; ip_eth_rx_64                             ; work         ;
;                |ip_eth_tx_64:ip_eth_tx_64_inst|                                                                        ; 236.7 (236.7)        ; 306.4 (306.4)                    ; 70.1 (70.1)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 374 (374)           ; 428 (428)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; ip_eth_tx_64                             ; work         ;
;          |udp_64:udp_64_inst|                                                                                          ; 510.1 (0.0)          ; 617.3 (0.0)                      ; 118.9 (0.0)                                       ; 11.7 (0.0)                       ; 0.0 (0.0)            ; 742 (0)             ; 896 (0)                   ; 0 (0)         ; 152400            ; 19    ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; udp_64                                   ; work         ;
;             |udp_checksum_gen_64:udp_checksum_gen_64_inst|                                                             ; 223.8 (192.6)        ; 244.3 (211.8)                    ; 32.2 (30.9)                                       ; 11.7 (11.7)                      ; 0.0 (0.0)            ; 387 (327)           ; 243 (191)                 ; 0 (0)         ; 152400            ; 19    ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst                                                                                                                                                                                                                                                                                                                                                                                                                                         ; udp_checksum_gen_64                      ; work         ;
;                |altsyncram:ip_dest_ip_mem_rtl_0|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                               ; work         ;
;                   |altsyncram_ulp1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_ulp1                          ; work         ;
;                |altsyncram:ip_source_ip_mem_rtl_0|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 80                ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;                   |altsyncram_mlp1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 80                ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_mlp1                          ; work         ;
;                |altsyncram:udp_checksum_mem_rtl_0|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_checksum_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;                   |altsyncram_2mp1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_checksum_mem_rtl_0|altsyncram_2mp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_2mp1                          ; work         ;
;                |altsyncram:udp_dest_port_mem_rtl_0|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_dest_port_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                               ; work         ;
;                   |altsyncram_2mp1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_dest_port_mem_rtl_0|altsyncram_2mp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_2mp1                          ; work         ;
;                |altsyncram:udp_length_mem_rtl_0|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_length_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                               ; work         ;
;                   |altsyncram_2mp1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_length_mem_rtl_0|altsyncram_2mp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_2mp1                          ; work         ;
;                |altsyncram:udp_source_port_mem_rtl_0|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_source_port_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                               ; work         ;
;                   |altsyncram_2mp1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_source_port_mem_rtl_0|altsyncram_2mp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_2mp1                          ; work         ;
;                |axis_fifo:payload_fifo|                                                                                ; 31.2 (31.2)          ; 32.4 (32.4)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 52 (52)                   ; 0 (0)         ; 151552            ; 15    ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo                                                                                                                                                                                                                                                                                                                                                                                                                  ; axis_fifo                                ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 151552            ; 15    ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                               ; work         ;
;                      |altsyncram_k2q1:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 151552            ; 15    ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_k2q1                          ; work         ;
;             |udp_ip_rx_64:udp_ip_rx_64_inst|                                                                           ; 123.2 (123.2)        ; 175.8 (175.8)                    ; 52.6 (52.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (136)           ; 314 (314)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; udp_ip_rx_64                             ; work         ;
;             |udp_ip_tx_64:udp_ip_tx_64_inst|                                                                           ; 163.2 (163.2)        ; 197.3 (197.3)                    ; 34.1 (34.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 219 (219)           ; 339 (339)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; udp_ip_tx_64                             ; work         ;
;    |phy:phy_inst|                                                                                                      ; 1925.3 (0.0)         ; 2306.4 (0.0)                     ; 382.8 (0.0)                                       ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 2728 (0)            ; 2857 (0)                  ; 0 (0)         ; 4704              ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; phy                                      ; phy          ;
;       |altera_xcvr_10gbaser:phy_inst|                                                                                  ; 1925.3 (0.0)         ; 2306.4 (0.0)                     ; 382.8 (0.0)                                       ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 2728 (0)            ; 2857 (0)                  ; 0 (0)         ; 4704              ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_xcvr_10gbaser                     ; phy          ;
;          |av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|                                                                ; 1925.3 (0.0)         ; 2306.4 (0.0)                     ; 382.8 (0.0)                                       ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 2728 (0)            ; 2857 (0)                  ; 0 (0)         ; 4704              ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; av_xcvr_10gbaser_nr                      ; phy          ;
;             |altera_xcvr_reset_control:gen_embedded_reset.reset_controller|                                            ; 19.5 (1.2)           ; 23.5 (1.2)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (3)              ; 43 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_xcvr_reset_control                ; phy          ;
;                |alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|                                                    ; 5.0 (5.0)            ; 6.5 (6.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown                                                                                                                                                                                                                                                                                                                                                       ; alt_xcvr_reset_counter                   ; phy          ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|                                       ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_reset_counter                   ; phy          ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|                                      ; 7.2 (7.2)            ; 7.5 (7.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset                                                                                                                                                                                                                                                                                                                                         ; alt_xcvr_reset_counter                   ; phy          ;
;                |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                                      ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                                                                                                                                                                                                                                                         ; alt_xcvr_reset_counter                   ; phy          ;
;                |alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy|                                                  ; 1.4 (1.4)            ; 1.6 (1.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy                                                                                                                                                                                                                                                                                                                                                     ; alt_xcvr_resync                          ; phy          ;
;                |alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                                  ; 1.5 (1.5)            ; 3.1 (3.1)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                                                                                                                                                                                                                                                     ; alt_xcvr_resync                          ; phy          ;
;             |av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|                                               ; 1905.8 (0.3)         ; 2282.9 (0.3)                     ; 378.8 (0.0)                                       ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 2691 (1)            ; 2814 (0)                  ; 0 (0)         ; 4704              ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; av_xcvr_10gbaser_native                  ; phy          ;
;                |alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|                                                            ; 1885.3 (0.0)         ; 2260.4 (0.0)                     ; 376.8 (0.0)                                       ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 2658 (0)            ; 2790 (0)                  ; 0 (0)         ; 4704              ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst                                                                                                                                                                                                                                                                                                                                                                  ; alt_10gbaser_pcs                         ; phy          ;
;                   |altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|                                                      ; 1885.3 (0.0)         ; 2260.4 (0.0)                     ; 376.8 (0.0)                                       ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 2658 (0)            ; 2790 (0)                  ; 0 (0)         ; 4704              ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0                                                                                                                                                                                                                                                                                                                    ; altera_10gbaser_phy_pcs_10g_top          ; phy          ;
;                      |altera_10gbaser_phy_pcs_10g:pcs_10g_0|                                                           ; 1885.3 (0.0)         ; 2260.4 (0.0)                     ; 376.8 (0.0)                                       ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 2658 (0)            ; 2790 (0)                  ; 0 (0)         ; 4704              ; 5     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0                                                                                                                                                                                                                                                                              ; altera_10gbaser_phy_pcs_10g              ; phy          ;
;                         |altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl|                                                  ; 0.3 (0.3)            ; 4.2 (4.2)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl                                                                                                                                                                                                                                  ; altera_10gbaser_phy_clk_ctrl             ; phy          ;
;                         |altera_10gbaser_phy_rx_top:rx_top|                                                            ; 1131.0 (0.0)         ; 1401.4 (0.0)                     ; 271.9 (0.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 1555 (0)            ; 1720 (0)                  ; 0 (0)         ; 2400              ; 3     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top                                                                                                                                                                                                                                            ; altera_10gbaser_phy_rx_top               ; phy          ;
;                            |altera_10gbaser_phy_ber:ber|                                                               ; 24.4 (0.0)           ; 27.0 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_ber:ber                                                                                                                                                                                                                ; altera_10gbaser_phy_ber                  ; phy          ;
;                               |altera_10gbaser_phy_ber_cnt_ns:altera_10gbaser_phy_ber_cnt_ns_0|                        ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_ber:ber|altera_10gbaser_phy_ber_cnt_ns:altera_10gbaser_phy_ber_cnt_ns_0                                                                                                                                                ; altera_10gbaser_phy_ber_cnt_ns           ; phy          ;
;                               |altera_10gbaser_phy_ber_sm:altera_10gbaser_phy_ber_sm|                                  ; 22.2 (22.2)          ; 24.8 (24.8)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_ber:ber|altera_10gbaser_phy_ber_sm:altera_10gbaser_phy_ber_sm                                                                                                                                                          ; altera_10gbaser_phy_ber_sm               ; phy          ;
;                            |altera_10gbaser_phy_blksync:blksync|                                                       ; 42.0 (0.0)           ; 51.6 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync                                                                                                                                                                                                        ; altera_10gbaser_phy_blksync              ; phy          ;
;                               |altera_10gbaser_phy_blksync_datapath:altera_10gbaser_phy_blksync_datapath|              ; 17.6 (17.6)          ; 24.6 (24.6)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync|altera_10gbaser_phy_blksync_datapath:altera_10gbaser_phy_blksync_datapath                                                                                                                              ; altera_10gbaser_phy_blksync_datapath     ; phy          ;
;                               |altera_10gbaser_phy_lock_sm:altera_10gbaser_phy_lock_sm|                                ; 24.4 (24.4)          ; 27.0 (27.0)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync|altera_10gbaser_phy_lock_sm:altera_10gbaser_phy_lock_sm                                                                                                                                                ; altera_10gbaser_phy_lock_sm              ; phy          ;
;                            |altera_10gbaser_phy_decode:decode|                                                         ; 429.2 (3.0)          ; 490.3 (3.6)                      ; 61.1 (0.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 677 (2)             ; 339 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode                                                                                                                                                                                                          ; altera_10gbaser_phy_decode               ; phy          ;
;                               |altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE|                                 ; 380.4 (380.4)        ; 439.0 (439.0)                    ; 58.6 (58.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 634 (634)           ; 249 (249)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_decode_type:DECODE_PERLANE[0].TYPE                                                                                                                                                   ; altera_10gbaser_phy_decode_type          ; phy          ;
;                               |altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|                          ; 35.7 (35.7)          ; 36.7 (36.7)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH                                                                                                                                            ; altera_10gbaser_phy_rx_sm_datapath       ; phy          ;
;                               |altera_10gbaser_phy_rx_sm_ns:altera_10gbaser_phy_rx_sm_ns_0|                            ; 10.1 (10.1)          ; 10.9 (10.9)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_ns:altera_10gbaser_phy_rx_sm_ns_0                                                                                                                                              ; altera_10gbaser_phy_rx_sm_ns             ; phy          ;
;                            |altera_10gbaser_phy_descramble:descramble|                                                 ; 62.0 (62.0)          ; 93.6 (93.6)                      ; 31.6 (31.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 218 (218)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble                                                                                                                                                                                                  ; altera_10gbaser_phy_descramble           ; phy          ;
;                            |altera_10gbaser_phy_gearbox_exp:gearbox_exp|                                               ; 234.0 (93.4)         ; 270.1 (110.3)                    ; 36.1 (16.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 286 (54)            ; 287 (278)                 ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp                                                                                                                                                                                                ; altera_10gbaser_phy_gearbox_exp          ; phy          ;
;                               |altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_singal_ok|                    ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_singal_ok                                                                                                                            ; altera_10gbaser_phy_bitsync2             ; phy          ;
;                                  |altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2|                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_singal_ok|altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2                                                                              ; altera_10gbaser_phy_bitsync              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[0].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[0].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[10].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[10].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[11].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[11].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[12].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[12].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[13].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[13].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[14].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[14].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[15].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[15].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[16].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[16].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[17].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[17].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[18].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[18].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[19].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[19].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[1].altera_10gbaser_phy_nto1mux|                    ; 96.1 (96.1)          ; 112.6 (112.6)                    ; 16.5 (16.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (153)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[1].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[20].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[20].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[21].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[21].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[22].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[22].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[23].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[23].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[24].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[24].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[25].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[25].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[26].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[26].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[27].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[27].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[28].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[28].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[29].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[29].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[2].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[2].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[30].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[30].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[31].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[31].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[32].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[32].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[33].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[33].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[34].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[34].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[35].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[35].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[36].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[36].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[37].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[37].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[38].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[38].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[39].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[39].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[3].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[3].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[40].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[40].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[41].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[41].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[42].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[42].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[43].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[43].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[44].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[44].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[45].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[45].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[46].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[46].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[47].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[47].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[48].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[48].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[49].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[49].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[4].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[4].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[50].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[50].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[51].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[51].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[52].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[52].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[53].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[53].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[54].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[54].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[55].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[55].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[56].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[56].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[57].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[57].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[58].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[58].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[59].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[59].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[5].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[5].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[60].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[60].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[61].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[61].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[62].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[62].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[63].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[63].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[64].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[64].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[65].altera_10gbaser_phy_nto1mux|                   ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[65].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[6].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[6].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[7].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[7].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[8].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[8].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[9].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[9].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altshift_taps:data_in_d0_rtl_0|                                                         ; 6.2 (0.0)            ; 6.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 7 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0                                                                                                                                                                 ; altshift_taps                            ; work         ;
;                                  |shift_taps_cnv:auto_generated|                                                       ; 6.2 (1.7)            ; 6.5 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (3)              ; 7 (3)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated                                                                                                                                   ; shift_taps_cnv                           ; work         ;
;                                     |altsyncram_f8c1:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4                                                                                                       ; altsyncram_f8c1                          ; work         ;
;                                     |cntr_dqg:cntr5|                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|cntr_dqg:cntr5                                                                                                                    ; cntr_dqg                                 ; work         ;
;                                     |cntr_qaf:cntr1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|cntr_qaf:cntr1                                                                                                                    ; cntr_qaf                                 ; work         ;
;                            |altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|                                             ; 339.4 (0.0)          ; 468.9 (0.0)                      ; 131.0 (0.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 436 (0)             ; 747 (0)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp                                                                                                                                                                                              ; altera_10gbaser_phy_rx_fifo_wrap         ; phy          ;
;                               |altera_10gbaser_phy_rx_fifo:av_rx_fifo|                                                 ; 339.4 (298.4)        ; 468.9 (377.9)                    ; 131.0 (81.0)                                      ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 436 (364)           ; 747 (565)                 ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo                                                                                                                                                       ; altera_10gbaser_phy_rx_fifo              ; phy          ;
;                                  |altera_10gbaser_phy_async_fifo_fpga:async_fifo|                                      ; 40.4 (5.9)           ; 90.2 (35.3)                      ; 49.8 (29.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (6)              ; 180 (76)                  ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo                                                                                                        ; altera_10gbaser_phy_async_fifo_fpga      ; phy          ;
;                                     |dcfifo:dcfifo_componenet|                                                         ; 34.5 (0.0)           ; 54.8 (0.0)                       ; 20.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 104 (0)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet                                                                               ; dcfifo                                   ; work         ;
;                                        |dcfifo_n242:auto_generated|                                                    ; 34.5 (7.6)           ; 54.8 (18.7)                      ; 20.3 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (15)             ; 104 (36)                  ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated                                                    ; dcfifo_n242                              ; work         ;
;                                           |a_gray2bin_f2b:rdptr_g_gray2bin|                                            ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_gray2bin_f2b:rdptr_g_gray2bin                    ; a_gray2bin_f2b                           ; work         ;
;                                           |a_gray2bin_f2b:rs_dgwp_gray2bin|                                            ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_gray2bin_f2b:rs_dgwp_gray2bin                    ; a_gray2bin_f2b                           ; work         ;
;                                           |a_gray2bin_f2b:wrptr_g_gray2bin|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_gray2bin_f2b:wrptr_g_gray2bin                    ; a_gray2bin_f2b                           ; work         ;
;                                           |a_gray2bin_f2b:ws_dgrp_gray2bin|                                            ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_gray2bin_f2b:ws_dgrp_gray2bin                    ; a_gray2bin_f2b                           ; work         ;
;                                           |a_graycounter_a5c:wrptr_g1p|                                                ; 4.6 (4.6)            ; 5.3 (5.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_a5c:wrptr_g1p                        ; a_graycounter_a5c                        ; work         ;
;                                           |a_graycounter_en6:rdptr_g1p|                                                ; 5.1 (5.1)            ; 5.3 (5.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|a_graycounter_en6:rdptr_g1p                        ; a_graycounter_en6                        ; work         ;
;                                           |alt_synch_pipe_tnl:rs_dgwp|                                                 ; 1.4 (0.0)            ; 3.7 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|alt_synch_pipe_tnl:rs_dgwp                         ; alt_synch_pipe_tnl                       ; work         ;
;                                              |dffpipe_ed9:dffpipe9|                                                    ; 1.4 (1.4)            ; 3.7 (3.7)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe9    ; dffpipe_ed9                              ; work         ;
;                                           |alt_synch_pipe_tnl:ws_dgrp|                                                 ; 1.3 (0.0)            ; 3.9 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|alt_synch_pipe_tnl:ws_dgrp                         ; alt_synch_pipe_tnl                       ; work         ;
;                                              |dffpipe_ed9:dffpipe9|                                                    ; 1.3 (1.3)            ; 3.9 (3.9)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe9    ; dffpipe_ed9                              ; work         ;
;                                           |altsyncram_4vc1:fifo_ram|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|altsyncram_4vc1:fifo_ram                           ; altsyncram_4vc1                          ; work         ;
;                                           |dffpipe_3dc:rdaclr|                                                         ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|dffpipe_3dc:rdaclr                                 ; dffpipe_3dc                              ; work         ;
;                                           |dffpipe_3dc:wraclr|                                                         ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|dffpipe_3dc:wraclr                                 ; dffpipe_3dc                              ; work         ;
;                                           |dffpipe_dd9:rs_brp|                                                         ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|dffpipe_dd9:rs_brp                                 ; dffpipe_dd9                              ; work         ;
;                                           |dffpipe_dd9:rs_bwp|                                                         ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|dffpipe_dd9:rs_bwp                                 ; dffpipe_dd9                              ; work         ;
;                                           |dffpipe_dd9:ws_brp|                                                         ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|dffpipe_dd9:ws_brp                                 ; dffpipe_dd9                              ; work         ;
;                                           |dffpipe_dd9:ws_bwp|                                                         ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|dffpipe_dd9:ws_bwp                                 ; dffpipe_dd9                              ; work         ;
;                                           |mux_7k7:rdemp_eq_comp_lsb_mux|                                              ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|mux_7k7:rdemp_eq_comp_lsb_mux                      ; mux_7k7                                  ; work         ;
;                                           |mux_7k7:rdemp_eq_comp_msb_mux|                                              ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|mux_7k7:rdemp_eq_comp_msb_mux                      ; mux_7k7                                  ; work         ;
;                                           |mux_7k7:wrfull_eq_comp_lsb_mux|                                             ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|mux_7k7:wrfull_eq_comp_lsb_mux                     ; mux_7k7                                  ; work         ;
;                                           |mux_7k7:wrfull_eq_comp_msb_mux|                                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|mux_7k7:wrfull_eq_comp_msb_mux                     ; mux_7k7                                  ; work         ;
;                                  |altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_block_lock|                ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_block_lock                                                                                  ; altera_10gbaser_phy_bitsync2             ; phy          ;
;                                     |altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2|                                    ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_block_lock|altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2                                    ; altera_10gbaser_phy_bitsync              ; phy          ;
;                         |altera_10gbaser_phy_tx_top:tx_top|                                                            ; 754.0 (0.0)          ; 854.8 (0.0)                      ; 101.0 (0.0)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1099 (0)            ; 1062 (0)                  ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top                                                                                                                                                                                                                                            ; altera_10gbaser_phy_tx_top               ; phy          ;
;                            |altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|                            ; 98.1 (58.3)          ; 161.3 (79.2)                     ; 63.3 (21.1)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 132 (77)            ; 340 (176)                 ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp                                                                                                                                                                             ; altera_10gbaser_phy_clockcomp            ; phy          ;
;                               |altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|                ; 39.5 (11.0)          ; 81.5 (30.2)                      ; 42.0 (19.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (3)              ; 162 (74)                  ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga                                                                                                     ; altera_10gbaser_phy_async_fifo_fpga      ; phy          ;
;                                  |dcfifo:dcfifo_componenet|                                                            ; 28.5 (0.0)           ; 51.3 (0.0)                       ; 22.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 88 (0)                    ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet                                                                            ; dcfifo                                   ; work         ;
;                                     |dcfifo_r242:auto_generated|                                                       ; 28.5 (6.3)           ; 51.3 (15.5)                      ; 22.8 (9.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (9)              ; 88 (30)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated                                                 ; dcfifo_r242                              ; work         ;
;                                        |a_gray2bin_f2b:rdptr_g_gray2bin|                                               ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_gray2bin_f2b:rdptr_g_gray2bin                 ; a_gray2bin_f2b                           ; work         ;
;                                        |a_gray2bin_f2b:rs_dgwp_gray2bin|                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_gray2bin_f2b:rs_dgwp_gray2bin                 ; a_gray2bin_f2b                           ; work         ;
;                                        |a_gray2bin_f2b:wrptr_g_gray2bin|                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_gray2bin_f2b:wrptr_g_gray2bin                 ; a_gray2bin_f2b                           ; work         ;
;                                        |a_graycounter_a5c:wrptr_g1p|                                                   ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_a5c:wrptr_g1p                     ; a_graycounter_a5c                        ; work         ;
;                                        |a_graycounter_en6:rdptr_g1p|                                                   ; 5.5 (5.5)            ; 7.7 (7.7)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|a_graycounter_en6:rdptr_g1p                     ; a_graycounter_en6                        ; work         ;
;                                        |alt_synch_pipe_tnl:rs_dgwp|                                                    ; 1.5 (0.0)            ; 4.7 (0.0)                        ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|alt_synch_pipe_tnl:rs_dgwp                      ; alt_synch_pipe_tnl                       ; work         ;
;                                           |dffpipe_ed9:dffpipe9|                                                       ; 1.5 (1.5)            ; 4.7 (4.7)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe9 ; dffpipe_ed9                              ; work         ;
;                                        |alt_synch_pipe_tnl:ws_dgrp|                                                    ; 1.1 (0.0)            ; 4.8 (0.0)                        ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|alt_synch_pipe_tnl:ws_dgrp                      ; alt_synch_pipe_tnl                       ; work         ;
;                                           |dffpipe_ed9:dffpipe9|                                                       ; 1.1 (1.1)            ; 4.8 (4.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe9 ; dffpipe_ed9                              ; work         ;
;                                        |altsyncram_8vc1:fifo_ram|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|altsyncram_8vc1:fifo_ram                        ; altsyncram_8vc1                          ; work         ;
;                                        |dffpipe_3dc:rdaclr|                                                            ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|dffpipe_3dc:rdaclr                              ; dffpipe_3dc                              ; work         ;
;                                        |dffpipe_3dc:wraclr|                                                            ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|dffpipe_3dc:wraclr                              ; dffpipe_3dc                              ; work         ;
;                                        |dffpipe_dd9:rs_brp|                                                            ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|dffpipe_dd9:rs_brp                              ; dffpipe_dd9                              ; work         ;
;                                        |dffpipe_dd9:rs_bwp|                                                            ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|dffpipe_dd9:rs_bwp                              ; dffpipe_dd9                              ; work         ;
;                                        |mux_7k7:rdemp_eq_comp_lsb_mux|                                                 ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|mux_7k7:rdemp_eq_comp_lsb_mux                   ; mux_7k7                                  ; work         ;
;                                        |mux_7k7:rdemp_eq_comp_msb_mux|                                                 ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|mux_7k7:rdemp_eq_comp_msb_mux                   ; mux_7k7                                  ; work         ;
;                                        |mux_7k7:wrfull_eq_comp_lsb_mux|                                                ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|mux_7k7:wrfull_eq_comp_lsb_mux                  ; mux_7k7                                  ; work         ;
;                                        |mux_7k7:wrfull_eq_comp_msb_mux|                                                ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|mux_7k7:wrfull_eq_comp_msb_mux                  ; mux_7k7                                  ; work         ;
;                               |altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_phcomp_wren|                  ; 0.3 (0.0)            ; 0.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_phcomp_wren                                                                                                       ; altera_10gbaser_phy_bitsync2             ; phy          ;
;                                  |altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2|                                       ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_phcomp_wren|altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2                                                         ; altera_10gbaser_phy_bitsync              ; phy          ;
;                            |altera_10gbaser_phy_encode:encode|                                                         ; 332.2 (1.9)          ; 359.4 (1.9)                      ; 27.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 551 (0)             ; 332 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode                                                                                                                                                                                                          ; altera_10gbaser_phy_encode               ; phy          ;
;                               |altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|                                 ; 296.3 (296.3)        ; 320.8 (320.8)                    ; 24.5 (24.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 514 (514)           ; 258 (258)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE                                                                                                                                                   ; altera_10gbaser_phy_encode_type          ; phy          ;
;                               |altera_10gbaser_phy_tx_sm_datapath:ENCODE_PERLANE[0].DATAPATH|                          ; 32.2 (32.2)          ; 35.3 (35.3)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_tx_sm_datapath:ENCODE_PERLANE[0].DATAPATH                                                                                                                                            ; altera_10gbaser_phy_tx_sm_datapath       ; phy          ;
;                               |altera_10gbaser_phy_tx_sm_ns:tx_sm_ns_0|                                                ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_tx_sm_ns:tx_sm_ns_0                                                                                                                                                                  ; altera_10gbaser_phy_tx_sm_ns             ; phy          ;
;                            |altera_10gbaser_phy_gearbox_red:gearbox_red|                                               ; 275.1 (105.2)        ; 275.1 (107.7)                    ; 0.0 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 351 (76)            ; 250 (250)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red                                                                                                                                                                                                ; altera_10gbaser_phy_gearbox_red          ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[0].altera_10gbaser_phy_nto1mux|                    ; 77.2 (77.2)          ; 77.2 (77.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[0].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[10].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[10].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[11].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[11].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[12].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[12].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[13].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[13].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[14].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[14].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[15].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[15].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[16].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[16].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[17].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[17].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[18].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[18].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[19].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[19].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[1].altera_10gbaser_phy_nto1mux|                    ; 72.5 (72.5)          ; 72.5 (72.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (118)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[1].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[20].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[20].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[21].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[21].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[22].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[22].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[23].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[23].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[24].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[24].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[25].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[25].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[26].altera_10gbaser_phy_nto1mux|                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[26].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[27].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[27].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[28].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[28].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[29].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[29].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[2].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[2].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[30].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[30].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[31].altera_10gbaser_phy_nto1mux|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[31].altera_10gbaser_phy_nto1mux                                                                                                                           ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[3].altera_10gbaser_phy_nto1mux|                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[3].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[4].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[4].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[5].altera_10gbaser_phy_nto1mux|                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[5].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[6].altera_10gbaser_phy_nto1mux|                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[6].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[7].altera_10gbaser_phy_nto1mux|                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[7].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[8].altera_10gbaser_phy_nto1mux|                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[8].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                               |altera_10gbaser_phy_nto1mux:MUX_NTO1[9].altera_10gbaser_phy_nto1mux|                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[9].altera_10gbaser_phy_nto1mux                                                                                                                            ; altera_10gbaser_phy_nto1mux              ; phy          ;
;                            |altera_10gbaser_phy_scramble:scramble|                                                     ; 40.4 (40.4)          ; 59.1 (59.1)                      ; 18.7 (18.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble                                                                                                                                                                                                      ; altera_10gbaser_phy_scramble             ; phy          ;
;                |altera_xcvr_native_av:altera_xcvr_native_av_inst|                                                      ; 20.3 (0.0)           ; 22.2 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst                                                                                                                                                                                                                                                                                                                                                            ; altera_xcvr_native_av                    ; phy          ;
;                   |av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst| ; 12.9 (0.0)           ; 13.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst                                                                                                                                                                                                                                                         ; av_xcvr_native                           ; phy          ;
;                      |av_pcs:inst_av_pcs|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                                                                                                                                                      ; av_pcs                                   ; phy          ;
;                         |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                                                                                                                                                       ; av_pcs_ch                                ; phy          ;
;                            |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface                                                                                                                            ; av_hssi_common_pcs_pma_interface_rbc     ; phy          ;
;                            |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface                                                                                                                            ; av_hssi_common_pld_pcs_interface_rbc     ; phy          ;
;                            |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface                                                                                                                                    ; av_hssi_rx_pcs_pma_interface_rbc         ; phy          ;
;                            |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface                                                                                                                                    ; av_hssi_rx_pld_pcs_interface_rbc         ; phy          ;
;                      |av_pma:inst_av_pma|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                                                                                                                                                      ; av_pma                                   ; phy          ;
;                         |av_rx_pma:av_rx_pma|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma                                                                                                                                                                                                                  ; av_rx_pma                                ; phy          ;
;                         |av_tx_pma:av_tx_pma|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                                                                                                                                                  ; av_tx_pma                                ; phy          ;
;                            |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                                                                                                                                                   ; av_tx_pma_ch                             ; phy          ;
;                      |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                  ; 12.9 (1.9)           ; 13.2 (2.1)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (4)              ; 15 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                                                                                                                                                          ; av_xcvr_avmm                             ; phy          ;
;                         |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                               ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                                                                                                                           ; av_xcvr_avmm_csr                         ; phy          ;
;                   |av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|     ; 7.3 (1.3)            ; 9.0 (1.8)                        ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (2)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls                                                                                                                                                                                                                                                             ; av_xcvr_plls                             ; phy          ;
;                      |av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|                                              ; 6.0 (5.4)            ; 7.2 (6.3)                        ; 1.2 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst                                                                                                                                                                                                          ; av_xcvr_avmm_csr                         ; phy          ;
;                         |alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst|                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst                                                                                                                                                  ; alt_xcvr_resync                          ; phy          ;
;    |phy_reconfig:phy_reconfig_inst|                                                                                    ; 620.8 (0.0)          ; 647.7 (0.0)                      ; 30.8 (0.0)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 1033 (0)            ; 657 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; phy_reconfig                             ; phy_reconfig ;
;       |alt_xcvr_reconfig:phy_reconfig_inst|                                                                            ; 620.8 (12.4)         ; 647.7 (13.6)                     ; 30.8 (1.1)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 1033 (26)           ; 657 (4)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reconfig                        ; phy_reconfig ;
;          |alt_xcvr_arbiter:arbiter|                                                                                    ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; alt_xcvr_arbiter                         ; phy_reconfig ;
;          |alt_xcvr_reconfig_analog:analog.sc_analog|                                                                   ; 18.2 (0.0)           ; 18.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; alt_xcvr_reconfig_analog                 ; phy_reconfig ;
;             |alt_xcvr_reconfig_analog_av:reconfig_analog_av|                                                           ; 18.2 (0.0)           ; 18.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av                                                                                                                                                                                                                                                                                                                                                                                                    ; alt_xcvr_reconfig_analog_av              ; phy_reconfig ;
;                |alt_xreconf_cif:inst_xreconf_cif|                                                                      ; 18.2 (0.0)           ; 18.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif                                                                                                                                                                                                                                                                                                                                                                   ; alt_xreconf_cif                          ; phy_reconfig ;
;                   |alt_arbiter_acq:mutex_inst|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst                                                                                                                                                                                                                                                                                                                                        ; alt_arbiter_acq                          ; phy_reconfig ;
;                   |alt_xreconf_basic_acq:inst_basic_acq|                                                               ; 17.7 (17.7)          ; 17.7 (17.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                                                                                                                                                                                                                              ; alt_xreconf_basic_acq                    ; phy_reconfig ;
;          |alt_xcvr_reconfig_basic:basic|                                                                               ; 165.3 (0.0)          ; 168.4 (0.0)                      ; 7.1 (0.0)                                         ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 148 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reconfig_basic                  ; phy_reconfig ;
;             |av_xcvr_reconfig_basic:a5|                                                                                ; 165.3 (10.5)         ; 168.4 (10.7)                     ; 7.1 (0.2)                                         ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 280 (21)            ; 148 (16)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                                                                                                                                                                                                                                                                                                     ; av_xcvr_reconfig_basic                   ; phy_reconfig ;
;                |alt_xcvr_arbiter:pif[0].pif_arb|                                                                       ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                                                                                                                                                                                                                                                                     ; alt_xcvr_arbiter                         ; phy_reconfig ;
;                |alt_xcvr_arbiter:pif[1].pif_arb|                                                                       ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                                                                                                                                                                                                                                                                     ; alt_xcvr_arbiter                         ; phy_reconfig ;
;                |av_xrbasic_lif:lif[0].logical_if|                                                                      ; 154.8 (33.5)         ; 157.0 (34.3)                     ; 6.3 (1.1)                                         ; 4.0 (0.2)                        ; 0.0 (0.0)            ; 257 (72)            ; 130 (6)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                                                                                                                                                                                                                                                                                                    ; av_xrbasic_lif                           ; phy_reconfig ;
;                   |av_xrbasic_lif_csr:lif_csr|                                                                         ; 112.8 (106.6)        ; 112.9 (106.4)                    ; 3.9 (3.5)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 169 (159)           ; 124 (112)                 ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                                                                                                                                                                                                                                                                                         ; av_xrbasic_lif_csr                       ; phy_reconfig ;
;                      |av_xrbasic_l2p_addr:l2paddr|                                                                     ; 6.2 (6.2)            ; 6.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                                                                                                                                                                                                                                                                                             ; av_xrbasic_l2p_addr                      ; phy_reconfig ;
;                      |av_xrbasic_l2p_rom:l2pch|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                                                                                                                                                                                                                                                                                                ; av_xrbasic_l2p_rom                       ; phy_reconfig ;
;                         |altsyncram:rom_l2p_ch_rtl_0|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                                                                                                                                                                                                                                                                    ; altsyncram                               ; work         ;
;                            |altsyncram_6n22:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_6n22:auto_generated                                                                                                                                                                                                                                                                                     ; altsyncram_6n22                          ; work         ;
;                   |csr_mux:pif_tbus_mux|                                                                               ; 8.5 (8.5)            ; 9.8 (9.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                                                                                                                                                                                                                                                               ; csr_mux                                  ; phy_reconfig ;
;          |alt_xcvr_reconfig_cal_seq:cal_seq|                                                                           ; 1.8 (1.8)            ; 2.8 (2.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; alt_xcvr_reconfig_cal_seq                ; phy_reconfig ;
;          |alt_xcvr_reconfig_dcd:dcd.sc_dcd|                                                                            ; 141.4 (0.0)          ; 152.0 (0.0)                      ; 10.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 239 (0)             ; 186 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; alt_xcvr_reconfig_dcd                    ; phy_reconfig ;
;             |alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|                                                   ; 141.4 (0.0)          ; 152.0 (0.0)                      ; 10.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 239 (0)             ; 186 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av                                                                                                                                                                                                                                                                                                                                                                                                     ; alt_xcvr_reconfig_dcd_av                 ; phy_reconfig ;
;                |alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|                                           ; 81.6 (3.1)           ; 87.5 (3.8)                       ; 5.9 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 149 (4)             ; 111 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal                                                                                                                                                                                                                                                                                                                                         ; alt_xcvr_reconfig_dcd_cal_av             ; phy_reconfig ;
;                   |alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|                                ; 78.5 (78.5)          ; 83.7 (83.7)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (145)           ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control                                                                                                                                                                                                                                                                     ; alt_xcvr_reconfig_dcd_control_av         ; phy_reconfig ;
;                |alt_xreconf_cif:inst_alt_xreconf_cif|                                                                  ; 59.8 (0.0)           ; 64.5 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif                                                                                                                                                                                                                                                                                                                                                                ; alt_xreconf_cif                          ; phy_reconfig ;
;                   |alt_arbiter_acq:mutex_inst|                                                                         ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_arbiter_acq:mutex_inst                                                                                                                                                                                                                                                                                                                                     ; alt_arbiter_acq                          ; phy_reconfig ;
;                   |alt_xreconf_basic_acq:inst_basic_acq|                                                               ; 57.8 (57.8)          ; 62.6 (62.6)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                                                                                                                                                                                                                           ; alt_xreconf_basic_acq                    ; phy_reconfig ;
;          |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                                      ; 279.3 (0.0)          ; 289.9 (0.0)                      ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 447 (0)             ; 284 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reconfig_offset_cancellation    ; phy_reconfig ;
;             |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                                          ; 279.3 (116.6)        ; 289.9 (120.5)                    ; 10.7 (3.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 447 (178)           ; 284 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reconfig_offset_cancellation_av ; phy_reconfig ;
;                |alt_arbiter_acq:mutex_inst|                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                                                                                                                                                                                                                                                                                           ; alt_arbiter_acq                          ; phy_reconfig ;
;                |alt_cal_av:alt_cal_inst|                                                                               ; 161.7 (160.2)        ; 168.7 (163.1)                    ; 7.1 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 267 (255)           ; 173 (165)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                                                                                                                                                                                                                                                                                              ; alt_cal_av                               ; work         ;
;                   |alt_cal_edge_detect:pd0_det|                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                                                                                                                                                                                                                                                                                                  ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd180_det|                                                                      ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                                                                                                                                                                                                                                                                                                ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd270_det|                                                                      ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                                                                                                                                                                                                                                                                                                ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd90_det|                                                                       ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                                                                                                                                                                                                                                                                                                 ; alt_cal_edge_detect                      ; work         ;
;          |alt_xcvr_resync:inst_reconfig_reset_sync|                                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; alt_xcvr_resync                          ; phy_reconfig ;
;    |pll:pll_inst|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|pll:pll_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; pll                                      ; pll          ;
;       |pll_0002:pll_inst|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|pll:pll_inst|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; pll_0002                                 ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_pll                               ; work         ;
;    |sync_reset:sync_reset_156mhz_inst|                                                                                 ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|sync_reset:sync_reset_156mhz_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; sync_reset                               ; work         ;
;    |sync_reset:sync_reset_50mhz_inst|                                                                                  ; 0.8 (0.8)            ; 1.6 (1.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_sfp_b_udp|sync_reset:sync_reset_50mhz_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sync_reset                               ; work         ;
+------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; LED[0]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPB_TX_p       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPB_TXDISABLE  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPB_MOD1_SCL   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPB_MOD2_SDA   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sys_156p25_p    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sys_rst_n       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk_50mhz       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SFPB_RX_p       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SFPB_TX_p(n)    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sys_156p25_p(n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SFPB_RX_p(n)    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                             ;
+----------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                          ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------+-------------------+---------+
; SFPB_MOD1_SCL                                                                                ;                   ;         ;
; SFPB_MOD2_SDA                                                                                ;                   ;         ;
; sys_156p25_p                                                                                 ;                   ;         ;
; sys_rst_n                                                                                    ;                   ;         ;
;      - sync_reset:sync_reset_50mhz_inst|sync_reg[3]                                          ; 0                 ; 0       ;
;      - sync_reset:sync_reset_50mhz_inst|sync_reg[2]                                          ; 0                 ; 0       ;
;      - sync_reset:sync_reset_50mhz_inst|sync_reg[1]                                          ; 0                 ; 0       ;
;      - sync_reset:sync_reset_50mhz_inst|sync_reg[0]                                          ; 0                 ; 0       ;
;      - pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL ; 0                 ; 0       ;
; clk_50mhz                                                                                    ;                   ;         ;
; SFPB_RX_p                                                                                    ;                   ;         ;
; sys_156p25_p(n)                                                                              ;                   ;         ;
; SFPB_RX_p(n)                                                                                 ;                   ;         ;
+----------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location                    ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; clk_50mhz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_AL5                     ; 724     ; Clock                                   ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X123_Y58_N18       ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|axis_fifo:udp_payload_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y48_N45         ; 29      ; Sync. load, Write enable                ; no     ; --                   ; --               ; --                        ;
; network:network_inst|axis_fifo:udp_payload_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y45_N51         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|axis_fifo:udp_payload_fifo|read~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y45_N42         ; 29      ; Read enable, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|Selector11~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X64_Y50_N39        ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|Selector12~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X67_Y50_N9         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tdata_int[20]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X67_Y48_N30        ; 108     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|m_eth_payload_axis_tuser_reg~0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X67_Y48_N12        ; 77      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|shift_axis_extra_cycle_reg~2                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X67_Y50_N21        ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|store_eth_payload_int_to_output~0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X67_Y48_N15        ; 77      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|store_eth_payload_int_to_temp~0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y48_N12         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_rx_64:eth_axis_rx_inst|store_hdr_word_1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X64_Y50_N6         ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|Selector85~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X88_Y44_N54         ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|frame_ptr_reg[5]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X91_Y44_N30         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|m_axis_tdata_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X91_Y43_N9          ; 66      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|m_axis_tkeep_reg[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X95_Y44_N39         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|save_eth_payload_axis_tlast_reg~0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X87_Y44_N54         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|store_axis_int_to_output~0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X91_Y43_N39         ; 74      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|store_axis_int_to_temp~0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X94_Y44_N39         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_axis_tx_64:eth_axis_tx_inst|store_eth_hdr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X84_Y44_N45         ; 54      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|always10~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X70_Y50_N51        ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|rd_ptr_gray_reg[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X70_Y50_N42        ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|read~0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X71_Y50_N45         ; 23      ; Read enable, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|s_rst_sync3_reg                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X87_Y48_N29              ; 266     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_cur_gray_next~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X70_Y52_N21        ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_cur_gray_reg[9]~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X70_Y52_N18        ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_gray_reg[9]~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y51_N21         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_gray_sync1_reg[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X71_Y50_N39         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_reg[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X70_Y52_N42        ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_sync_gray_next[9]~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X71_Y51_N33         ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|wr_ptr_sync_gray_reg[2]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X71_Y51_N18         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|write~0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X70_Y52_N33        ; 13      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|always10~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X106_Y47_N27        ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|rd_ptr_gray_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X98_Y45_N45         ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|read~0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X98_Y44_N15         ; 23      ; Read enable, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_gray_next~2                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X95_Y45_N21         ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_cur_gray_reg[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X95_Y45_N48         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_gray_reg[8]~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X95_Y45_N54         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_gray_sync1_reg[6]~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X96_Y46_N3          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_reg[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X95_Y45_N33         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_sync_gray_next[9]~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X95_Y45_N9          ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|wr_ptr_sync_gray_reg[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X95_Y45_N36         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|write~0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X96_Y44_N36         ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|state_next.STATE_LAST~0                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X83_Y55_N57        ; 90      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|state_reg.STATE_LAST                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X84_Y52_N14              ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|state_reg.STATE_PAYLOAD                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X84_Y52_N44              ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_rx_64:axis_xgmii_rx_inst|xgmii_rxc_d0~1                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X78_Y57_N3          ; 82      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|WideOr38~0                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X112_Y38_N36        ; 78      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|always3~2                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X112_Y45_N6         ; 73      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|crc_state[1]~2                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X112_Y38_N0         ; 60      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[4]~2                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X113_Y46_N48        ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[4]~3                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X113_Y46_N36        ; 23      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|frame_ptr_reg[4]~4                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X115_Y46_N51        ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|ifg_count_reg[0]~5                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X112_Y46_N33        ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|eth_mac_10g:eth_mac_10g_inst|axis_xgmii_tx_64:axis_xgmii_tx_inst|state_reg~13                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X111_Y46_N48       ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|no_match_reg~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y46_N6          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y42_N45         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tkeep_reg[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X59_Y41_N57         ; 75      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|store_axis_int_to_output~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X59_Y41_N42         ; 75      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|store_axis_int_to_temp~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X59_Y41_N33         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|always0~29                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X81_Y44_N3          ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|always0~30                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X81_Y44_N33         ; 84      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X80_Y45_N50              ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|mem_write~0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y44_N27         ; 7       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[6]~1                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y44_N57         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|store_arp_hdr_word_0~0                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X64_Y46_N9         ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|store_arp_hdr_word_1~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X65_Y47_N54         ; 69      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|store_arp_hdr_word_2~1                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X65_Y47_N57         ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|store_arp_hdr_word_3~0                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X64_Y46_N6         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_rx_64:arp_eth_rx_inst|store_eth_hdr~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X71_Y47_N42         ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|m_eth_payload_axis_tdata_reg[24]~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X84_Y44_N54         ; 65      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|m_eth_payload_axis_tkeep_reg[0]~2                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X84_Y44_N12         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|store_eth_payload_int_to_output~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X84_Y44_N39         ; 67      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|store_eth_payload_int_to_temp~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X84_Y44_N0          ; 67      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_eth_tx_64:arp_eth_tx_inst|store_frame~0                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X78_Y44_N3          ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_ip_reg[31]~1                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X70_Y42_N21        ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_operation_reg                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X73_Y42_N5               ; 38      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_retry_cnt_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X70_Y43_N54        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_request_timer_reg[19]~1                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X70_Y43_N24        ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_response_mac_reg[44]~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X74_Y42_N36        ; 48      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_response_valid_next~2                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y42_N0          ; 49      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|cache_write_request_ip_reg[24]~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X71_Y46_N15         ; 84      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|outgoing_arp_oper_next~22                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X74_Y45_N21        ; 132     ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|outgoing_eth_dest_mac_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y46_N51         ; 131     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|always0~0                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y42_N42         ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                                                                                                                                                                                                                                                                                                                                                                                ; FF_X80_Y42_N5               ; 133     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]~0                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X74_Y42_N18        ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_payload_axis_tdata_reg[48]~0                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X84_Y42_N36         ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|store_axis_int_to_output~0                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X84_Y42_N51         ; 74      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|eth_arb_mux:eth_arb_mux_inst|store_axis_int_to_temp~0                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X84_Y43_N18         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|Selector21~1                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X60_Y49_N21        ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|Selector42~0                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X60_Y49_N54        ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|Selector64~1                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X62_Y48_N42        ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|m_ip_payload_axis_tkeep_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X59_Y49_N27         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|shift_eth_payload_extra_cycle_reg~1                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X62_Y48_N21        ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|state_reg.STATE_READ_HEADER                                                                                                                                                                                                                                                                                                                                                                          ; FF_X63_Y48_N26              ; 59      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|state_reg.STATE_READ_PAYLOAD                                                                                                                                                                                                                                                                                                                                                                         ; FF_X64_Y48_N44              ; 126     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|store_hdr_word_0~0                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X60_Y49_N45        ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|store_hdr_word_1~0                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X60_Y49_N0         ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|store_ip_payload_int_to_output~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X59_Y49_N54         ; 74      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|store_ip_payload_int_to_temp~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X59_Y49_N57         ; 77      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_rx_64:ip_eth_rx_64_inst|word_count_reg[5]~0                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y49_N45         ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|Selector142~0                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X64_Y41_N15        ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|Selector161~1                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y41_N39         ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|Selector164~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y40_N39         ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|m_eth_payload_axis_tdata_reg[49]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y40_N51         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|shift_ip_payload_extra_cycle_reg~1                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X62_Y40_N54        ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|state_reg.STATE_IDLE                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X64_Y41_N44              ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|state_reg.STATE_WRITE_HEADER                                                                                                                                                                                                                                                                                                                                                                         ; FF_X64_Y41_N5               ; 43      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|store_eth_payload_int_to_output~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y40_N21         ; 74      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|store_eth_payload_int_to_temp~0                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X68_Y41_N33         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|ip_eth_tx_64:ip_eth_tx_64_inst|word_count_reg[3]~1                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X62_Y41_N42        ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_64:ip_inst|outgoing_eth_dest_mac_reg[47]~1                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X73_Y42_N33         ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|ip_rx_eth_payload_axis_tvalid                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X62_Y48_N27        ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|s_select_none_reg~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X67_Y48_N54        ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|s_select_udp_reg~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X54_Y48_N36         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y45_N36         ; 39      ; Sync. load, Write enable                ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X56_Y41_N3          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|read~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y42_N30         ; 38      ; Read enable, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|checksum_reg[10]~0                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X49_Y45_N57        ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[3]~0                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y43_N42         ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|frame_ptr_reg[3]~1                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X49_Y45_N39        ; 57      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|header_fifo_read~0                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X57_Y45_N57         ; 9       ; Read enable                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|header_fifo_write~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X57_Y45_N45         ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|state_reg.STATE_IDLE                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X57_Y45_N41              ; 71      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|store_udp_hdr~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y45_N54         ; 67      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|m_udp_payload_axis_tkeep_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X54_Y48_N51         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|state_reg.STATE_READ_HEADER                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X51_Y48_N44              ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|state_reg.STATE_READ_PAYLOAD                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X51_Y48_N14              ; 152     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|store_hdr_word_0~0                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X54_Y49_N54         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|store_ip_hdr~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X59_Y46_N48         ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|store_udp_payload_int_to_output~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X54_Y48_N33         ; 74      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|store_udp_payload_int_to_temp~0                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y48_N54         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_rx_64:udp_ip_rx_64_inst|word_count_reg[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X54_Y49_N51         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|m_ip_payload_axis_tdata_reg[10]~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X57_Y41_N9          ; 81      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|state_reg.STATE_IDLE                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X58_Y44_N53              ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|state_reg.STATE_WRITE_PAYLOAD                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X56_Y41_N11              ; 94      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|store_ip_payload_int_to_output~0                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X57_Y41_N12         ; 81      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|store_ip_payload_int_to_temp~0                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X57_Y41_N15         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|store_udp_hdr~0                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X57_Y42_N57         ; 87      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_ip_tx_64:udp_ip_tx_64_inst|word_count_reg[7]~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X57_Y42_N54         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|Equal0~1                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X114_Y49_N24       ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset                                                                                                                                                                                                                                                                                                              ; FF_X130_Y59_N47             ; 5       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2                                                                                                                                                                                                                                                                                                         ; LABCELL_X130_Y59_N42        ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset                                                                                                                                                                                                                                                                                                              ; FF_X123_Y58_N14             ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|comb~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X130_Y59_N51        ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl|rx_pma_rstn                                                                                                                                                                                                   ; FF_X83_Y59_N11              ; 1363    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl|rx_usr_rstn                                                                                                                                                                                                   ; FF_X81_Y59_N8               ; 248     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl|tx_pma_rstn                                                                                                                                                                                                   ; FF_X128_Y50_N8              ; 898     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl|tx_usr_rstn                                                                                                                                                                                                   ; FF_X114_Y49_N50             ; 77      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_ber:ber|altera_10gbaser_phy_ber_sm:altera_10gbaser_phy_ber_sm|ber_cnt_cs[4]~0                                                                                                                       ; LABCELL_X94_Y58_N33         ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_ber:ber|altera_10gbaser_phy_ber_sm:altera_10gbaser_phy_ber_sm|ber_cnt_cs[6]~2                                                                                                                       ; LABCELL_X94_Y62_N42         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync|altera_10gbaser_phy_blksync_datapath:altera_10gbaser_phy_blksync_datapath|data_out_valid                                                                                            ; FF_X111_Y58_N2              ; 90      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync|altera_10gbaser_phy_lock_sm:altera_10gbaser_phy_lock_sm|block_lock~0                                                                                                                ; LABCELL_X113_Y58_N27        ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync|altera_10gbaser_phy_lock_sm:altera_10gbaser_phy_lock_sm|sh_cnt[1]~1                                                                                                                 ; LABCELL_X112_Y58_N45        ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync|altera_10gbaser_phy_lock_sm:altera_10gbaser_phy_lock_sm|sh_cnt[1]~3                                                                                                                 ; LABCELL_X112_Y58_N6         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_blksync:blksync|altera_10gbaser_phy_lock_sm:altera_10gbaser_phy_lock_sm|sh_invalid_cnt[4]~0                                                                                                         ; MLABCELL_X114_Y58_N45       ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE[0].DATAPATH|data_out[58]~1                                                                                                          ; LABCELL_X99_Y60_N15         ; 71      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|altera_10gbaser_phy_rx_sm_ns:altera_10gbaser_phy_rx_sm_ns_0|Mux4~3                                                                                                                    ; LABCELL_X99_Y60_N54         ; 67      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|data_out_valid                                                                                                                                                                        ; FF_X95_Y58_N29              ; 81      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_decode:decode|dec_data_out_valid                                                                                                                                                                    ; FF_X95_Y58_N20              ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_invr                                                                                                                                                                     ; FF_X104_Y59_N11             ; 140     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_descramble:descramble|data_out_valid                                                                                                                                                                ; FF_X94_Y62_N50              ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altera_10gbaser_phy_nto1mux:MUX_NTO1[1].altera_10gbaser_phy_nto1mux|LessThan0~1                                                                                             ; LABCELL_X119_Y58_N39        ; 66      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|cntr_dqg:cntr5|counter_reg_bit0~0                                                                              ; LABCELL_X119_Y56_N27        ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|dffe6                                                                                                          ; FF_X119_Y56_N46             ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|bitslip_d2                                                                                                                                                                  ; FF_X111_Y58_N10             ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|sel_cnt[0]~3                                                                                                                                                                ; MLABCELL_X114_Y59_N42       ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|signal_ok_out                                                                                                                                                               ; MLABCELL_X114_Y59_N12       ; 212     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|val                                                                                                                                                                         ; FF_X114_Y59_N53             ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|dffpipe_3dc:rdaclr|dffe7a[0]    ; FF_X88_Y57_N44              ; 47      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|dffpipe_3dc:wraclr|dffe7a[0]    ; FF_X88_Y57_N38              ; 57      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|valid_rdreq~0                   ; LABCELL_X87_Y57_N36         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|valid_wrreq~0                   ; LABCELL_X88_Y57_N36         ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo_aclr~0                                                                       ; MLABCELL_X83_Y59_N12        ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|rd_data[0]~0                                                                        ; MLABCELL_X83_Y57_N42        ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_block_lock|altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2|sync_regs[1]    ; FF_X84_Y59_N56              ; 77      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|control_out[7]~0                                                                                                                   ; LABCELL_X81_Y59_N24         ; 86      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|cur_data_in[73]                                                                                                                    ; FF_X90_Y59_N20              ; 121     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|d_out[28]~18                                                                                                                       ; LABCELL_X80_Y57_N54         ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|d_out[45]~14                                                                                                                       ; LABCELL_X80_Y57_N0          ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|d_out[45]~2                                                                                                                        ; LABCELL_X80_Y57_N6          ; 60      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|d_out[67]~1                                                                                                                        ; LABCELL_X80_Y57_N9          ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_valid_out                                                                                                                     ; FF_X87_Y57_N5               ; 8       ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|data_valid_out~0                                                                                                                   ; LABCELL_X87_Y57_N33         ; 82      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|insert_between~0                                                                                                                   ; LABCELL_X80_Y57_N21         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx0_data_valid_in                                                                                                                  ; FF_X91_Y59_N50              ; 100     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|nx1_data_valid_in                                                                                                                  ; FF_X99_Y60_N26              ; 97      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|store_lsc[0]~0                                                                                                                     ; LABCELL_X87_Y59_N24         ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|store_lsc[0]~3                                                                                                                     ; MLABCELL_X90_Y59_N24        ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|wr_data[30]~68                                                                                                                     ; LABCELL_X93_Y59_N42         ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|wr_data[33]~7                                                                                                                      ; LABCELL_X91_Y59_N9          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|dffpipe_3dc:rdaclr|dffe7a[0] ; FF_X114_Y51_N29             ; 48      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|dffpipe_3dc:wraclr|dffe7a[0] ; FF_X114_Y51_N32             ; 40      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|valid_rdreq~0                ; LABCELL_X113_Y51_N6         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|valid_wrreq~0                ; LABCELL_X112_Y51_N57        ; 17      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo_aclr~0                                                                    ; MLABCELL_X114_Y49_N54       ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|rd_empty                                                                         ; FF_X114_Y51_N44             ; 83      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|always6~0                                                                                                                                                ; MLABCELL_X114_Y51_N39       ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[1]~1                                                                                                                                         ; LABCELL_X115_Y52_N48        ; 91      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|first_read                                                                                                                                               ; FF_X115_Y52_N38             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|phcomp_rden_int~0                                                                                                                                        ; LABCELL_X115_Y52_N51        ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|rd_val~0                                                                                                                                                 ; LABCELL_X115_Y50_N6         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_tx_sm_datapath:ENCODE_PERLANE[0].DATAPATH|data_out[60]~0                                                                                                          ; LABCELL_X126_Y55_N3         ; 37      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_tx_sm_ns:tx_sm_ns_0|Mux3~0                                                                                                                                        ; LABCELL_X126_Y54_N36        ; 65      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|enc_data_out_valid                                                                                                                                                                    ; FF_X131_Y54_N17             ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|altera_10gbaser_phy_nto1mux:MUX_NTO1[0].altera_10gbaser_phy_nto1mux|LessThan0~0                                                                                             ; LABCELL_X129_Y49_N42        ; 62      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_valid_d0                                                                                                                                                          ; FF_X130_Y54_N17             ; 93      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[4]~5                                                                                                                                                                ; LABCELL_X130_Y51_N51        ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|sel_cnt[7]~7                                                                                                                                                                ; LABCELL_X130_Y51_N45        ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|data_invr                                                                                                                                                                         ; FF_X130_Y54_N59             ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|data_out_valid                                                                                                                                                                    ; FF_X130_Y54_N41             ; 86      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|clkdivrx[0]                                                                                                                                                                                   ; HSSIPMARXDESER_X132_Y38_N34 ; 1431    ; Clock                                   ; yes    ; Periphery Clock      ; PCLK105          ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|clkdivtx                                                                                                                                       ; HSSIPMATXSER_X132_Y35_N34   ; 949     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always5~0                                                                                                                              ; MLABCELL_X128_Y57_N42       ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|rx_usr_clk                                                                                                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y58_N1  ; 5480    ; Clock                                   ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|always0~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X128_Y65_N57       ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always0~0                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X125_Y64_N33       ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always1~0                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X128_Y64_N3        ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always6~2                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X125_Y64_N42       ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[21]~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X123_Y63_N24       ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[11]~1                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X128_Y62_N39       ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[5]~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X128_Y62_N15       ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[25]~2                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X128_Y61_N39       ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[25]~4                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X128_Y61_N42       ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X125_Y64_N12       ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X126_Y63_N6         ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X126_Y63_N18        ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X126_Y63_N12        ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X126_Y63_N54        ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[0]                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X125_Y63_N51       ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[1]                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X125_Y63_N57       ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[8]~0                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X128_Y65_N54       ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq|reconfig_busy_fe                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X124_Y64_N3         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|WideOr9                                                                                                                                                                                                                                          ; LABCELL_X121_Y68_N0         ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|always7~1                                                                                                                                                                                                                                        ; LABCELL_X126_Y69_N45        ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|cmp_wait_cnt~1                                                                                                                                                                                                                                   ; LABCELL_X126_Y69_N51        ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|count[8]~0                                                                                                                                                                                                                                       ; LABCELL_X126_Y69_N54        ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_chan[9]~2                                                                                                                                                                                                                                   ; LABCELL_X124_Y68_N6         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_dec[0]~1                                                                                                                                                                                                                                 ; MLABCELL_X125_Y66_N21       ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_inc[1]~0                                                                                                                                                                                                                                 ; MLABCELL_X125_Y66_N27       ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_prev[0]~2                                                                                                                                                                                                                                ; MLABCELL_X125_Y66_N45       ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[1]~3                                                                                                                                                                                                                               ; LABCELL_X124_Y67_N21        ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.000000                                                                                                                                                                                                                                     ; FF_X122_Y68_N26             ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_WR_RSER_CLKMON                                                                                                                                                                                                                       ; FF_X121_Y68_N35             ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|user_busy                                                                                                                                                                                                                                        ; FF_X122_Y68_N56             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|reset_ff[6]                                                                                                                                                                                                                                                                                                          ; FF_X124_Y67_N38             ; 59      ; Async. clear, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[15]~1                                                                                                                                                                                                                                                                                ; LABCELL_X122_Y67_N12        ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|Selector29~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X124_Y65_N12        ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_busy                                                                                                                                                                                                                                                                                                              ; FF_X121_Y62_N50             ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0                                                                                                                                                                                                                                                                                      ; LABCELL_X126_Y65_N42        ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0                                                                                                                                                                                                                                                                                    ; LABCELL_X122_Y63_N6         ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0                                                                                                                                                                                                                                                                                    ; LABCELL_X122_Y63_N33        ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0                                                                                                                                                                                                                                                                                     ; LABCELL_X122_Y63_N42        ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[3]~2                                                                                                                                                                                                                                                                                                            ; LABCELL_X122_Y66_N54        ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[1]~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X122_Y62_N18        ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[0]~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X117_Y63_N6         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[1]~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X122_Y61_N42        ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[7]~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X119_Y62_N42        ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[7]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X119_Y62_N36        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[2]~4                                                                                                                                                                                                                                                                                                              ; LABCELL_X121_Y64_N48        ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0[0]~1                                                                                                                                                                                                                                                                                                                 ; LABCELL_X119_Y62_N48        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0_p[0]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X119_Y62_N51        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X122_Y62_N57        ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_WRITE                                                                                                                                                                                                                                                                                                         ; FF_X117_Y65_N32             ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.SAMPLE_TB                                                                                                                                                                                                                                                                                                           ; FF_X119_Y62_N56             ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[6]~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X118_Y66_N0        ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[6]~1                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X118_Y66_N21       ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[13]~15                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X118_Y65_N24       ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[15]~16                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X118_Y65_N54       ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[7]~9                                                                                                                                                                                                                                                                                                                            ; LABCELL_X124_Y65_N18        ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[9]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X117_Y65_N42        ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X128_Y65_N59             ; 134     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|ifsel_notdone_resync                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X128_Y65_N38             ; 350     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FRACTIONALPLL_X132_Y56_N0   ; 45      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sync_reset:sync_reset_156mhz_inst|sync_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X107_Y46_N5              ; 447     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_C6                      ; 5       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                      ; Location                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------+----------------------+------------------+---------------------------+
; clk_50mhz                                                                                                                                                                                                                                                                                                                                                 ; PIN_AL5                      ; 724     ; Global Clock         ; GCLK10           ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|clkdivrx[0] ; HSSIPMARXDESER_X132_Y38_N34  ; 1431    ; Periphery Clock      ; PCLK105          ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|fboutclk1                                                                                                                                                                                              ; FRACTIONALPLL_X0_Y65_N0      ; 1       ; Global Clock         ; --               ; --                        ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|rx_usr_clk                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y58_N1   ; 5480    ; Global Clock         ; GCLK0            ; --                        ;
; pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X132_Y72_N1 ; 1       ; Global Clock         ; GCLK11           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl|rx_pma_rstn                                                             ; 1363    ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|clkdivtx ; 949     ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl|tx_pma_rstn                                                             ; 898     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                  ; Location                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; network:network_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_42q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 74           ; 1024         ; 74           ; yes                    ; no                      ; yes                    ; yes                     ; 75776  ; 1024                        ; 74                          ; 1024                        ; 74                          ; 75776               ; 8           ; 0     ; None                                                 ; M10K_X45_Y45_N0, M10K_X45_Y46_N0, M10K_X45_Y49_N0, M10K_X52_Y46_N0, M10K_X52_Y47_N0, M10K_X45_Y48_N0, M10K_X45_Y47_N0, M10K_X52_Y49_N0                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:rx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                 ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 74           ; 512          ; 74           ; yes                    ; no                      ; yes                    ; yes                     ; 37888  ; 512                         ; 74                          ; 512                         ; 74                          ; 37888               ; 4           ; 0     ; None                                                 ; M10K_X72_Y52_N0, M10K_X69_Y52_N0, M10K_X72_Y51_N0, M10K_X69_Y51_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; network:network_inst|eth_mac_10g_fifo:eth_mac_10g_fifo_inst|axis_async_fifo:tx_fifo|altsyncram:mem_rtl_0|altsyncram_msp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                 ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 74           ; 512          ; 74           ; yes                    ; no                      ; yes                    ; yes                     ; 37888  ; 512                         ; 74                          ; 512                         ; 74                          ; 37888               ; 4           ; 0     ; None                                                 ; M10K_X108_Y44_N0, M10K_X100_Y42_N0, M10K_X100_Y45_N0, M10K_X100_Y43_N0                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_6op1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; db/arria_v_sfp_b_udp.ram1_arp_cache_66ab044a.hdl.mif ; M10K_X79_Y41_N0, M10K_X79_Y42_N0                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_6ps1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 48           ; 512          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 24576  ; 512                         ; 48                          ; 512                         ; 48                          ; 24576               ; 3           ; 0     ; db/arria_v_sfp_b_udp.ram2_arp_cache_66ab044a.hdl.mif ; M10K_X79_Y45_N0, M10K_X79_Y47_N0, M10K_X79_Y46_N0                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|ip_complete_64:ip_complete_64_inst|arp_64:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0|altsyncram_tkp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 1            ; 512          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 512                         ; 1                           ; 512                         ; 1                           ; 512                 ; 1           ; 0     ; db/arria_v_sfp_b_udp.ram0_arp_cache_66ab044a.hdl.mif ; M10K_X79_Y41_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_dest_ip_mem_rtl_0|altsyncram_ulp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 2           ; 0     ; None                                                 ; M10K_X69_Y44_N0, M10K_X69_Y45_N0                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:ip_source_ip_mem_rtl_0|altsyncram_mlp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                 ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 10           ; 8            ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 80     ; 8                           ; 10                          ; 8                           ; 10                          ; 80                  ; 2           ; 0     ; None                                                 ; M10K_X69_Y44_N0, M10K_X69_Y45_N0                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_checksum_mem_rtl_0|altsyncram_2mp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                 ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                                                 ; M10K_X52_Y44_N0                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_dest_port_mem_rtl_0|altsyncram_2mp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 2           ; 0     ; None                                                 ; M10K_X52_Y43_N0, M10K_X52_Y44_N0                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_length_mem_rtl_0|altsyncram_2mp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                                                 ; M10K_X52_Y43_N0                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|altsyncram:udp_source_port_mem_rtl_0|altsyncram_2mp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                              ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 2           ; 0     ; None                                                 ; M10K_X52_Y43_N0, M10K_X52_Y44_N0                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; network:network_inst|udp_complete_64:udp_complete_inst|udp_64:udp_64_inst|udp_checksum_gen_64:udp_checksum_gen_64_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_k2q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 2048         ; 74           ; 2048         ; 74           ; yes                    ; no                      ; yes                    ; yes                     ; 151552 ; 2048                        ; 74                          ; 2048                        ; 74                          ; 151552              ; 15          ; 0     ; None                                                 ; M10K_X45_Y42_N0, M10K_X45_Y43_N0, M10K_X45_Y41_N0, M10K_X40_Y42_N0, M10K_X52_Y41_N0, M10K_X40_Y46_N0, M10K_X52_Y42_N0, M10K_X40_Y43_N0, M10K_X40_Y47_N0, M10K_X52_Y45_N0, M10K_X40_Y44_N0, M10K_X45_Y44_N0, M10K_X40_Y48_N0, M10K_X40_Y45_N0, M10K_X52_Y48_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ALTSYNCRAM                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 32           ; 3            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 96     ; 3                           ; 32                          ; 3                           ; 32                          ; 96                  ; 1           ; 0     ; None                                                 ; M10K_X127_Y59_N0                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_n242:auto_generated|altsyncram_4vc1:fifo_ram|ALTSYNCRAM    ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 32           ; 80           ; 32           ; 80           ; yes                    ; no                      ; yes                    ; yes                     ; 2560   ; 32                          ; 72                          ; 32                          ; 72                          ; 2304                ; 2           ; 0     ; None                                                 ; M10K_X85_Y59_N0, M10K_X85_Y58_N0                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|altsyncram_8vc1:fifo_ram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 32           ; 73           ; 32           ; 73           ; yes                    ; no                      ; yes                    ; yes                     ; 2336   ; 32                          ; 72                          ; 32                          ; 72                          ; 2304                ; 2           ; 0     ; None                                                 ; M10K_X108_Y52_N0, M10K_X108_Y51_N0                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_6n22:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; M10K block ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; db/reconfig_map_0.mif                                ; M10K_X127_Y63_N0, M10K_X127_Y64_N0                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 23,676 / 690,904 ( 3 % )  ;
; C12 interconnects            ; 245 / 28,736 ( < 1 % )    ;
; C2 interconnects             ; 8,374 / 278,344 ( 3 % )   ;
; C4 interconnects             ; 4,111 / 129,520 ( 3 % )   ;
; DQS bus muxes                ; 0 / 34 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 16 ( 0 % )            ;
; DQS-36 I/O buses             ; 0 / 4 ( 0 % )             ;
; DQS-9 I/O buses              ; 0 / 34 ( 0 % )            ;
; Direct links                 ; 2,178 / 690,904 ( < 1 % ) ;
; Global clocks                ; 3 / 16 ( 19 % )           ;
; Horizontal periphery clocks  ; 4 / 192 ( 2 % )           ;
; Local interconnects          ; 5,097 / 183,360 ( 3 % )   ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 387 / 28,588 ( 1 % )      ;
; R14/C12 interconnect drivers ; 599 / 49,608 ( 1 % )      ;
; R3 interconnects             ; 10,033 / 308,256 ( 3 % )  ;
; R6 interconnects             ; 15,341 / 582,400 ( 3 % )  ;
; Spine clocks                 ; 12 / 480 ( 3 % )          ;
; Vertical periphery clocks    ; 0 / 544 ( 0 % )           ;
; Wire stub REs                ; 0 / 37,866 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 19        ; 0            ; 19        ; 0            ; 0            ; 19        ; 19        ; 0            ; 19        ; 19        ; 0            ; 15           ; 0            ; 0            ; 0            ; 0            ; 15           ; 0            ; 0            ; 0            ; 2            ; 15           ; 0            ; 0            ; 0            ; 0            ; 0            ; 17           ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 19           ; 0         ; 19           ; 19           ; 0         ; 0         ; 19           ; 0         ; 0         ; 19           ; 4            ; 19           ; 19           ; 19           ; 19           ; 4            ; 19           ; 19           ; 19           ; 17           ; 4            ; 19           ; 19           ; 19           ; 19           ; 19           ; 2            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_TX_p          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_TXDISABLE     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_MOD1_SCL      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_MOD2_SDA      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sys_156p25_p       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_50mhz          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SFPB_RX_p          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_TX_p(n)       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sys_156p25_p(n)    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_RX_p(n)       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.15 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                                                                                               ; Destination Clock(s)                                                                                                                                                                                                                                                          ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; 1401.2            ;
; phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; 209.5             ;
; phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                                                                                                              ; phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                                                                                                              ; 77.2              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA7                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a3~porta_datain_reg0                                                     ; 1.889             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA6                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a2~porta_datain_reg0                                                     ; 1.874             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA4                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a0~porta_datain_reg0                                                     ; 1.859             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA24                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a16~porta_datain_reg0                                                    ; 1.845             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA27                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a19~porta_datain_reg0                                                    ; 1.842             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA18                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a12~porta_datain_reg0                                                    ; 1.841             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA16                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a10~porta_datain_reg0                                                    ; 1.837             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA14                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a8~porta_datain_reg0                                                     ; 1.836             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA26                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a18~porta_datain_reg0                                                    ; 1.830             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA25                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a17~porta_datain_reg0                                                    ; 1.825             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA35                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a25~porta_datain_reg0                                                    ; 1.821             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA15                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a9~porta_datain_reg0                                                     ; 1.818             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA17                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a11~porta_datain_reg0                                                    ; 1.817             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA34                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a24~porta_datain_reg0                                                    ; 1.817             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA39                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a29~porta_datain_reg0                                                    ; 1.816             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA20                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a14~porta_datain_reg0                                                    ; 1.810             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA31                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a23~porta_datain_reg0                                                    ; 1.810             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA21                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a15~porta_datain_reg0                                                    ; 1.806             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA37                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a27~porta_datain_reg0                                                    ; 1.805             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA40                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a30~porta_datain_reg0                                                    ; 1.793             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA29                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a21~porta_datain_reg0                                                    ; 1.791             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA38                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a28~porta_datain_reg0                                                    ; 1.775             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA41                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a31~porta_datain_reg0                                                    ; 1.759             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA5                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a1~porta_datain_reg0                                                     ; 1.755             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA28                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a20~porta_datain_reg0                                                    ; 1.750             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA9                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a5~porta_datain_reg0                                                     ; 1.736             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA30                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a22~porta_datain_reg0                                                    ; 1.734             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA19                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a13~porta_datain_reg0                                                    ; 1.728             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|rdptr_g[5] ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|dffpipe_dd9:rs_brp|dffe8a[0] ; 1.722             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|rdptr_g[4] ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|dffpipe_dd9:rs_brp|dffe8a[0] ; 1.702             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA11                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a7~porta_datain_reg0                                                     ; 1.702             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA8                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a4~porta_datain_reg0                                                     ; 1.688             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA10                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a6~porta_datain_reg0                                                     ; 1.680             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA36                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ram_block7a26~porta_datain_reg0                                                    ; 1.666             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA54                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[23]                                                                                                                                                              ; 1.630             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA51                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[24]                                                                                                                                                              ; 1.550             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA78                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[3]                                                                                                                                                               ; 1.545             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA60                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[17]                                                                                                                                                              ; 1.536             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA48                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[27]                                                                                                                                                              ; 1.509             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA57                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[20]                                                                                                                                                              ; 1.506             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA56                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[21]                                                                                                                                                              ; 1.494             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA55                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[22]                                                                                                                                                              ; 1.490             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA81                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[0]                                                                                                                                                               ; 1.487             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA49                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[26]                                                                                                                                                              ; 1.485             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA68                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[11]                                                                                                                                                              ; 1.454             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA67                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[12]                                                                                                                                                              ; 1.448             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA79                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[2]                                                                                                                                                               ; 1.443             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA46                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[29]                                                                                                                                                              ; 1.435             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA58                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[19]                                                                                                                                                              ; 1.430             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA47                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[28]                                                                                                                                                              ; 1.427             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA69                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[10]                                                                                                                                                              ; 1.409             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA76                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[5]                                                                                                                                                               ; 1.370             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA64                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[15]                                                                                                                                                              ; 1.369             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA59                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[18]                                                                                                                                                              ; 1.359             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[7]                                                                                                                                                               ; 1.357             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA50                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[25]                                                                                                                                                              ; 1.347             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA71                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[8]                                                                                                                                                               ; 1.332             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA75                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[6]                                                                                                                                                               ; 1.330             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[13]                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[13]                                                                                                                   ; 1.315             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA80                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[1]                                                                                                                                                               ; 1.311             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[45]                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[41]                                                                                                                   ; 1.307             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[14]                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[13]                                                                                                                   ; 1.301             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA65                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[14]                                                                                                                                                              ; 1.298             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[7]                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[6]                                                                                                                    ; 1.295             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[46]                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[41]                                                                                                                   ; 1.294             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[6]                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[0]                                                                                                             ; 1.294             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|rdptr_g[0] ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_r242:auto_generated|dffpipe_dd9:rs_brp|dffe8a[0] ; 1.287             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA45                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[30]                                                                                                                                                              ; 1.279             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_slip_d0[40]                                                                                                                                          ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_gearbox_red:gearbox_red|data_out_pregate[51]                                                                                                                                                        ; 1.279             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|data_inr[36]                                                                                                                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[27]                                                                                                                                                                    ; 1.277             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[38]                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[34]                                                                                                                   ; 1.276             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[9]                                                                                                                                                               ; 1.273             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[43]                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[35]                                                                                                                   ; 1.270             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA61                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[16]                                                                                                                                                              ; 1.268             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_TERM_c4                                                                                        ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_out[12]                                                                                                                   ; 1.260             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[7]                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_out[12]                                                                                                                   ; 1.259             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[5]                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[6]                                                                                                                    ; 1.254             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|data_inr[29]                                                                                                                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[34]                                                                                                                                                                    ; 1.253             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[7]                                                                                                                         ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0010                                                                                                               ; 1.252             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[39]                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[32]                                                                                                                   ; 1.249             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|data_inr[20]                                                                                                                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[4]                                                                                                                                                                     ; 1.241             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_invalid_err[6]                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_out[12]                                                                                                                   ; 1.239             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|data_inr[33]                                                                                                                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[30]                                                                                                                                                                    ; 1.238             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[6]                                                                                                                         ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0010                                                                                                               ; 1.236             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[36]                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|pcs_data[33]                                                                                                                   ; 1.232             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0110                                                                                             ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_out[12]                                                                                                                   ; 1.231             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[3]                                                                                                                            ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|data_in_XGMII_START_c0                                                                                                         ; 1.231             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|tx_sm_cs[2]                                                                                                                                                         ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_tx_sm_datapath:ENCODE_PERLANE[0].DATAPATH|data_out[6]                                                                                                             ; 1.227             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[5]                                                                                                                         ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_encode:encode|altera_10gbaser_phy_encode_type:ENCODE_PERLANE[0].TYPE|ctrl_in_enc.0010                                                                                                               ; 1.226             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA44                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[31]                                                                                                                                                              ; 1.223             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|rd_data[58]                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[58]                                                                                                                                             ; 1.218             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|rd_data[2]                                                     ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[2]                                                                                                                                              ; 1.217             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|rd_data[24]                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[24]                                                                                                                                             ; 1.217             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|rd_data[26]                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[26]                                                                                                                                             ; 1.215             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|rd_data[64]                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[0]                                                                                                                                           ; 1.214             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|rd_data[68]                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|control_out[4]                                                                                                                                           ; 1.214             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA77                                                                                                                           ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|data_in_d0[4]                                                                                                                                                               ; 1.214             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|data_inr[55]                                                                                                                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[8]                                                                                                                                                                     ; 1.214             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|rd_data[56]                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|data_out[56]                                                                                                                                             ; 1.213             ;
; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|data_inr[47]                                                                                                                                                    ; phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_scramble:scramble|scram_curr[16]                                                                                                                                                                    ; 1.212             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5AGTFC7H3F35I3 for design "arria_v_sfp_b_udp"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_6n22:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184025): 3 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "SFPB_TX_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "SFPB_TX_p(n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v Line: 19
    Info (184026): differential I/O pin "sys_156p25_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sys_156p25_p(n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v Line: 4
    Info (184026): differential I/O pin "SFPB_RX_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "SFPB_RX_p(n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v Line: 17
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y65_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~FRACTIONAL_PLL
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11178): Promoted 3 clocks (2 global, 1 periphery)
    Info (11162): phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|clkdivrx[0]~CLKENA0 with 1426 fanout uses periphery clock CLKCTRL_X132_Y51_N3
        Info (11177): Node drives Periphery Clock Region 6 from (67, 51) to (132, 77)
    Info (11162): pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G11
    Info (11162): phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|rx_usr_clk~CLKENA0 with 6080 fanout uses global clock CLKCTRL_G0
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk_50mhz~inputCLKENA0 with 677 fanout uses global clock CLKCTRL_G10
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal_av
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_av_edge_detect_clk -period 10 [get_registers *alt_cal_av*|*pd*_det|alt_edge_det_ff?]
        Info (332166): set_clock_groups -exclusive -group [get_clocks {alt_cal_av_edge_detect_clk}]
    Info (332165): Entity alt_xcvr_csr_common
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity csr_indexed_read_only_reg
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[1]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity csr_pcs10gbaser
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: 'rtl/arria_v_sfp_b_udp.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk} -multiply_by 8 -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 4 -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 4 -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 8 -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 16 -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 32 -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_clock -period 0.193 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffpllouttop} -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 8 -multiply_by 33 -duty_cycle 50.00 -name {pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~FRACTIONAL_PLL|refclkin} -divide_by 33 -multiply_by 16 -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk} {phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): set_max_delay -to [get_ports { phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
    Info (332110): set_min_delay -to [get_ports { phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -from [get_ports { phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -from [get_ports { phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_max_delay -from [get_ports { phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_false_path -from [get_pins { phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|clkdivrx[0]~CLKENA0|inclk}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'rtl/phy/phy/alt_10gbaser_phy.sdc'
Info (332104): Reading SDC File: 'rtl/phy_reconfig/phy_reconfig/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'rtl/phy_reconfig/phy_reconfig/altera_reset_controller.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA79
    Info (332098): From: phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[2]  to: phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst|avmmclk  to: phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
    Info (332098): From: phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~FRACTIONAL_PLL|refclkin  to: phy:phy_inst|altera_xcvr_10gbaser:phy_inst|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 alt_cal_av_edge_detect_clk
    Info (332111):   20.000    clk_50mhz
    Info (332111):    1.551 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.193 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes
    Info (332111):    6.176 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b
    Info (332111):    0.775 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.193 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    0.775 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    1.551 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    3.103 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    6.206 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    0.193 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr
    Info (332111):    3.200 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    6.400 phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    1.551 pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 sv_reconfig_pma_testbus_clk_0
    Info (332111):    6.400 sys_156p25_p
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 338 registers into blocks of type Block RAM
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:34
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X120_Y45 to location X132_Y55
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:59
Info (11888): Total time spent on timing analysis during the Fitter is 20.80 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:15
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SFPB_MOD1_SCL has a permanently disabled output enable File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v Line: 14
    Info (169065): Pin SFPB_MOD2_SDA has a permanently disabled output enable File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v Line: 15
Info (144001): Generated suppressed messages file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/output_files/arria_v_sfp_b_udp.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 8180 megabytes
    Info: Processing ended: Sun Jun 28 16:30:38 2020
    Info: Elapsed time: 00:03:33
    Info: Total CPU time (on all processors): 00:09:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/output_files/arria_v_sfp_b_udp.fit.smsg.


