;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Echo
Echo__0__DM__MASK EQU 0x07
Echo__0__DM__SHIFT EQU 0
Echo__0__DR EQU CYREG_PRT0_DR
Echo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Echo__0__HSIOM_MASK EQU 0x0000000F
Echo__0__HSIOM_SHIFT EQU 0
Echo__0__INTCFG EQU CYREG_PRT0_INTCFG
Echo__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Echo__0__MASK EQU 0x01
Echo__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__0__PC EQU CYREG_PRT0_PC
Echo__0__PC2 EQU CYREG_PRT0_PC2
Echo__0__PORT EQU 0
Echo__0__PS EQU CYREG_PRT0_PS
Echo__0__SHIFT EQU 0
Echo__1__DM__MASK EQU 0x38
Echo__1__DM__SHIFT EQU 3
Echo__1__DR EQU CYREG_PRT0_DR
Echo__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Echo__1__HSIOM_MASK EQU 0x000000F0
Echo__1__HSIOM_SHIFT EQU 4
Echo__1__INTCFG EQU CYREG_PRT0_INTCFG
Echo__1__INTSTAT EQU CYREG_PRT0_INTSTAT
Echo__1__MASK EQU 0x02
Echo__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__1__PC EQU CYREG_PRT0_PC
Echo__1__PC2 EQU CYREG_PRT0_PC2
Echo__1__PORT EQU 0
Echo__1__PS EQU CYREG_PRT0_PS
Echo__1__SHIFT EQU 1
Echo__2__DM__MASK EQU 0x1C0
Echo__2__DM__SHIFT EQU 6
Echo__2__DR EQU CYREG_PRT0_DR
Echo__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Echo__2__HSIOM_MASK EQU 0x00000F00
Echo__2__HSIOM_SHIFT EQU 8
Echo__2__INTCFG EQU CYREG_PRT0_INTCFG
Echo__2__INTSTAT EQU CYREG_PRT0_INTSTAT
Echo__2__MASK EQU 0x04
Echo__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__2__PC EQU CYREG_PRT0_PC
Echo__2__PC2 EQU CYREG_PRT0_PC2
Echo__2__PORT EQU 0
Echo__2__PS EQU CYREG_PRT0_PS
Echo__2__SHIFT EQU 2
Echo__DR EQU CYREG_PRT0_DR
Echo__INTCFG EQU CYREG_PRT0_INTCFG
Echo__INTSTAT EQU CYREG_PRT0_INTSTAT
Echo__MASK EQU 0x07
Echo__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__PC EQU CYREG_PRT0_PC
Echo__PC2 EQU CYREG_PRT0_PC2
Echo__PORT EQU 0
Echo__PS EQU CYREG_PRT0_PS
Echo__SHIFT EQU 0
Echo__SNAP EQU CYREG_PRT0_INTSTAT

; ISR
ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR__INTC_MASK EQU 0x10000
ISR__INTC_NUMBER EQU 16
ISR__INTC_PRIOR_MASK EQU 0xC0
ISR__INTC_PRIOR_NUM EQU 3
ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Timer
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Trigger
Trigger__0__DM__MASK EQU 0xE00
Trigger__0__DM__SHIFT EQU 9
Trigger__0__DR EQU CYREG_PRT0_DR
Trigger__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Trigger__0__HSIOM_MASK EQU 0x0000F000
Trigger__0__HSIOM_SHIFT EQU 12
Trigger__0__INTCFG EQU CYREG_PRT0_INTCFG
Trigger__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Trigger__0__MASK EQU 0x08
Trigger__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Trigger__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Trigger__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Trigger__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Trigger__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Trigger__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Trigger__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Trigger__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Trigger__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Trigger__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Trigger__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Trigger__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Trigger__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Trigger__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Trigger__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Trigger__0__PC EQU CYREG_PRT0_PC
Trigger__0__PC2 EQU CYREG_PRT0_PC2
Trigger__0__PORT EQU 0
Trigger__0__PS EQU CYREG_PRT0_PS
Trigger__0__SHIFT EQU 3
Trigger__DR EQU CYREG_PRT0_DR
Trigger__INTCFG EQU CYREG_PRT0_INTCFG
Trigger__INTSTAT EQU CYREG_PRT0_INTSTAT
Trigger__MASK EQU 0x08
Trigger__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Trigger__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Trigger__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Trigger__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Trigger__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Trigger__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Trigger__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Trigger__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Trigger__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Trigger__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Trigger__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Trigger__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Trigger__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Trigger__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Trigger__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Trigger__PC EQU CYREG_PRT0_PC
Trigger__PC2 EQU CYREG_PRT0_PC2
Trigger__PORT EQU 0
Trigger__PS EQU CYREG_PRT0_PS
Trigger__SHIFT EQU 3

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
