<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_interface_signal_groups" />
            <top_module name="cpu_tb" />
            <top_module name="glbl" />
            <top_module name="pkg_cpu" />
            <top_module name="pkg_pipeline" />
            <top_module name="test" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="5000001fs"></ZoomEndTime>
      <Cursor1Time time="1131745fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="176"></NameColumnWidth>
      <ValueColumnWidth column_width="65"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="71" />
   <wvobject fp_name="/cpu_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/T" type="other">
      <obj_property name="ElementShortName">T</obj_property>
      <obj_property name="ObjectShortName">T</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider329">
      <obj_property name="label">REGFILE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/register_file/reg_file" type="array">
      <obj_property name="ElementShortName">reg_file[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_file[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider105">
      <obj_property name="label">STAGES</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group104" type="group">
      <obj_property name="label">STAGE FETCH</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_fetch/program_counter" type="array">
         <obj_property name="ElementShortName">program_counter[31:0]</obj_property>
         <obj_property name="ObjectShortName">program_counter[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_fetch/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_fetch/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_fetch/program_counter_reg" type="array">
         <obj_property name="ElementShortName">program_counter_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">program_counter_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_fetch/program_counter_next" type="array">
         <obj_property name="ElementShortName">program_counter_next[31:0]</obj_property>
         <obj_property name="ObjectShortName">program_counter_next[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group106" type="group">
      <obj_property name="label">STAGE DECODE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_wr_data" type="array">
         <obj_property name="ElementShortName">reg_wr_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg_wr_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_1_data" type="array">
         <obj_property name="ElementShortName">reg_1_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg_1_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_2_data" type="array">
         <obj_property name="ElementShortName">reg_2_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg_2_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/immediate_data" type="array">
         <obj_property name="ElementShortName">immediate_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">immediate_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/instruction_bus" type="array">
         <obj_property name="ElementShortName">instruction_bus[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_bus[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_wr_addr_in" type="array">
         <obj_property name="ElementShortName">reg_wr_addr_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">reg_wr_addr_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_wr_en_in" type="logic">
         <obj_property name="ElementShortName">reg_wr_en_in</obj_property>
         <obj_property name="ObjectShortName">reg_wr_en_in</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_1_addr" type="array">
         <obj_property name="ElementShortName">reg_1_addr[4:0]</obj_property>
         <obj_property name="ObjectShortName">reg_1_addr[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_2_addr" type="array">
         <obj_property name="ElementShortName">reg_2_addr[4:0]</obj_property>
         <obj_property name="ObjectShortName">reg_2_addr[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_wr_addr" type="array">
         <obj_property name="ElementShortName">reg_wr_addr[4:0]</obj_property>
         <obj_property name="ObjectShortName">reg_wr_addr[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_1_used" type="logic">
         <obj_property name="ElementShortName">reg_1_used</obj_property>
         <obj_property name="ObjectShortName">reg_1_used</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_2_used" type="logic">
         <obj_property name="ElementShortName">reg_2_used</obj_property>
         <obj_property name="ObjectShortName">reg_2_used</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/reg_wr_en" type="logic">
         <obj_property name="ElementShortName">reg_wr_en</obj_property>
         <obj_property name="ObjectShortName">reg_wr_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/immediate_used" type="logic">
         <obj_property name="ElementShortName">immediate_used</obj_property>
         <obj_property name="ObjectShortName">immediate_used</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/execute_read" type="logic">
         <obj_property name="ElementShortName">execute_read</obj_property>
         <obj_property name="ObjectShortName">execute_read</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/execute_write" type="logic">
         <obj_property name="ElementShortName">execute_write</obj_property>
         <obj_property name="ObjectShortName">execute_write</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/alu_op_sel" type="array">
         <obj_property name="ElementShortName">alu_op_sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_op_sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_decode/prog_flow_cntrl" type="array">
         <obj_property name="ElementShortName">prog_flow_cntrl[1:0]</obj_property>
         <obj_property name="ObjectShortName">prog_flow_cntrl[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group107" type="group">
      <obj_property name="label">STAGE EXECUTE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/reg_1_data" type="array">
         <obj_property name="ElementShortName">reg_1_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg_1_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/reg_2_data" type="array">
         <obj_property name="ElementShortName">reg_2_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg_2_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/immediate_data" type="array">
         <obj_property name="ElementShortName">immediate_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">immediate_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/alu_result" type="array">
         <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/pc" type="array">
         <obj_property name="ElementShortName">pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">pc[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/alu_op_sel" type="array">
         <obj_property name="ElementShortName">alu_op_sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_op_sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/reg_1_used" type="logic">
         <obj_property name="ElementShortName">reg_1_used</obj_property>
         <obj_property name="ObjectShortName">reg_1_used</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/reg_2_used" type="logic">
         <obj_property name="ElementShortName">reg_2_used</obj_property>
         <obj_property name="ObjectShortName">reg_2_used</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/immediate_used" type="logic">
         <obj_property name="ElementShortName">immediate_used</obj_property>
         <obj_property name="ObjectShortName">immediate_used</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/pc_used" type="logic">
         <obj_property name="ElementShortName">pc_used</obj_property>
         <obj_property name="ObjectShortName">pc_used</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/alu_op_sel_i" type="array">
         <obj_property name="ElementShortName">alu_op_sel_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_op_sel_i[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/alu_oper_1" type="array">
         <obj_property name="ElementShortName">alu_oper_1[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_oper_1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/alu_oper_2" type="array">
         <obj_property name="ElementShortName">alu_oper_2[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_oper_2[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/mux_alu_oper_1_sel" type="array">
         <obj_property name="ElementShortName">mux_alu_oper_1_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">mux_alu_oper_1_sel[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/mux_alu_oper_2_sel" type="array">
         <obj_property name="ElementShortName">mux_alu_oper_2_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">mux_alu_oper_2_sel[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="group613" type="group">
         <obj_property name="label">BRANCHING UNIT</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/branching_unit/pc" type="array">
            <obj_property name="ElementShortName">pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">pc[31:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/branching_unit/immediate" type="array">
            <obj_property name="ElementShortName">immediate[31:0]</obj_property>
            <obj_property name="ObjectShortName">immediate[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/branching_unit/prog_flow_cntrl" type="array">
            <obj_property name="ElementShortName">prog_flow_cntrl[1:0]</obj_property>
            <obj_property name="ObjectShortName">prog_flow_cntrl[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/branching_unit/branch_target_addr" type="array">
            <obj_property name="ElementShortName">branch_target_addr[31:0]</obj_property>
            <obj_property name="ObjectShortName">branch_target_addr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/branching_unit/branch_taken" type="logic">
            <obj_property name="ElementShortName">branch_taken</obj_property>
            <obj_property name="ObjectShortName">branch_taken</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/stage_execute/branching_unit/base_addr_sel_i" type="logic">
            <obj_property name="ElementShortName">base_addr_sel_i</obj_property>
            <obj_property name="ObjectShortName">base_addr_sel_i</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group108" type="group">
      <obj_property name="label">STAGE MEMORY</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider330">
      <obj_property name="label">PIPELINE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/pipeline_fwd_cntrl" type="array">
      <obj_property name="ElementShortName">pipeline_fwd_cntrl</obj_property>
      <obj_property name="ObjectShortName">pipeline_fwd_cntrl</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/mem_wb_forward_data" type="array">
      <obj_property name="ElementShortName">mem_wb_forward_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wb_forward_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/ex_mem_forward_data" type="array">
      <obj_property name="ElementShortName">ex_mem_forward_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">ex_mem_forward_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/pipeline_regs_en" type="array">
      <obj_property name="ElementShortName">pipeline_regs_en</obj_property>
      <obj_property name="ObjectShortName">pipeline_regs_en</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="group343" type="group">
      <obj_property name="label">FET_DE REGISTER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/fet_de_register_next" type="array">
         <obj_property name="ElementShortName">fet_de_register_next</obj_property>
         <obj_property name="ObjectShortName">fet_de_register_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/fet_de_register" type="array">
         <obj_property name="ElementShortName">fet_de_register</obj_property>
         <obj_property name="ObjectShortName">fet_de_register</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group344" type="group">
      <obj_property name="label">DE_EX REGISTER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/de_ex_register_next" type="array">
         <obj_property name="ElementShortName">de_ex_register_next</obj_property>
         <obj_property name="ObjectShortName">de_ex_register_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/de_ex_register" type="array">
         <obj_property name="ElementShortName">de_ex_register</obj_property>
         <obj_property name="ObjectShortName">de_ex_register</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group345" type="group">
      <obj_property name="label">EX_MEM REGISTER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/ex_mem_register_next" type="array">
         <obj_property name="ElementShortName">ex_mem_register_next</obj_property>
         <obj_property name="ObjectShortName">ex_mem_register_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/ex_mem_register" type="array">
         <obj_property name="ElementShortName">ex_mem_register</obj_property>
         <obj_property name="ObjectShortName">ex_mem_register</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group346" type="group">
      <obj_property name="label">MEM_WB REGISTER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/mem_wb_register_next" type="array">
         <obj_property name="ElementShortName">mem_wb_register_next</obj_property>
         <obj_property name="ObjectShortName">mem_wb_register_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/mem_wb_register" type="array">
         <obj_property name="ElementShortName">mem_wb_register</obj_property>
         <obj_property name="ObjectShortName">mem_wb_register</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/mem_busy" type="logic">
      <obj_property name="ElementShortName">mem_busy</obj_property>
      <obj_property name="ObjectShortName">mem_busy</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider2862">
      <obj_property name="label">FORWARDING UNIT</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_1_addr" type="array">
      <obj_property name="ElementShortName">reg_1_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_1_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_2_addr" type="array">
      <obj_property name="ElementShortName">reg_2_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_2_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_wr_addr_em" type="array">
      <obj_property name="ElementShortName">reg_wr_addr_em[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_wr_addr_em[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_wr_addr_mw" type="array">
      <obj_property name="ElementShortName">reg_wr_addr_mw[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_wr_addr_mw[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_1_used" type="logic">
      <obj_property name="ElementShortName">reg_1_used</obj_property>
      <obj_property name="ObjectShortName">reg_1_used</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_2_used" type="logic">
      <obj_property name="ElementShortName">reg_2_used</obj_property>
      <obj_property name="ObjectShortName">reg_2_used</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_wr_used_em" type="logic">
      <obj_property name="ElementShortName">reg_wr_used_em</obj_property>
      <obj_property name="ObjectShortName">reg_wr_used_em</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_wr_used_mw" type="logic">
      <obj_property name="ElementShortName">reg_wr_used_mw</obj_property>
      <obj_property name="ObjectShortName">reg_wr_used_mw</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_1_fwd_em" type="logic">
      <obj_property name="ElementShortName">reg_1_fwd_em</obj_property>
      <obj_property name="ObjectShortName">reg_1_fwd_em</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_1_fwd_mw" type="logic">
      <obj_property name="ElementShortName">reg_1_fwd_mw</obj_property>
      <obj_property name="ObjectShortName">reg_1_fwd_mw</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_2_fwd_em" type="logic">
      <obj_property name="ElementShortName">reg_2_fwd_em</obj_property>
      <obj_property name="ObjectShortName">reg_2_fwd_em</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/core_pipeline/forwarding_unit/reg_2_fwd_mw" type="logic">
      <obj_property name="ElementShortName">reg_2_fwd_mw</obj_property>
      <obj_property name="ObjectShortName">reg_2_fwd_mw</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider350">
      <obj_property name="label">CORE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/instruction_debug" type="array">
      <obj_property name="ElementShortName">instruction_debug[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_debug[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/instruction_addr_debug" type="array">
      <obj_property name="ElementShortName">instruction_addr_debug[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_addr_debug[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/from_master" type="array">
      <obj_property name="ElementShortName">from_master</obj_property>
      <obj_property name="ObjectShortName">from_master</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/to_master" type="array">
      <obj_property name="ElementShortName">to_master</obj_property>
      <obj_property name="ObjectShortName">to_master</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider514">
      <obj_property name="label">AXI BUS</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/write_addr_bus_ch" type="array">
      <obj_property name="ElementShortName">write_addr_bus_ch</obj_property>
      <obj_property name="ObjectShortName">write_addr_bus_ch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/write_data_bus_ch" type="array">
      <obj_property name="ElementShortName">write_data_bus_ch</obj_property>
      <obj_property name="ObjectShortName">write_data_bus_ch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/write_resp_bus_ch" type="array">
      <obj_property name="ElementShortName">write_resp_bus_ch</obj_property>
      <obj_property name="ObjectShortName">write_resp_bus_ch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/read_addr_bus_ch" type="array">
      <obj_property name="ElementShortName">read_addr_bus_ch</obj_property>
      <obj_property name="ObjectShortName">read_addr_bus_ch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/read_data_bus_ch" type="array">
      <obj_property name="ElementShortName">read_data_bus_ch</obj_property>
      <obj_property name="ObjectShortName">read_data_bus_ch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/handshake_read_master" type="array">
      <obj_property name="ElementShortName">handshake_read_master</obj_property>
      <obj_property name="ObjectShortName">handshake_read_master</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/handshake_write_master" type="array">
      <obj_property name="ElementShortName">handshake_write_master</obj_property>
      <obj_property name="ObjectShortName">handshake_write_master</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/handshake_read_slave" type="array">
      <obj_property name="ElementShortName">handshake_read_slave</obj_property>
      <obj_property name="ObjectShortName">handshake_read_slave</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/handshake_write_slave" type="array">
      <obj_property name="ElementShortName">handshake_write_slave</obj_property>
      <obj_property name="ObjectShortName">handshake_write_slave</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider286">
      <obj_property name="label">AXI MASTERS</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group285" type="group">
      <obj_property name="label">AXI MASTER 1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/axi_write_addr_ch" type="array">
         <obj_property name="ElementShortName">axi_write_addr_ch</obj_property>
         <obj_property name="ObjectShortName">axi_write_addr_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/axi_read_addr_ch" type="array">
         <obj_property name="ElementShortName">axi_read_addr_ch</obj_property>
         <obj_property name="ObjectShortName">axi_read_addr_ch</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/axi_write_data_ch" type="array">
         <obj_property name="ElementShortName">axi_write_data_ch</obj_property>
         <obj_property name="ObjectShortName">axi_write_data_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/axi_read_data_ch" type="array">
         <obj_property name="ElementShortName">axi_read_data_ch</obj_property>
         <obj_property name="ObjectShortName">axi_read_data_ch</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/axi_write_resp_ch" type="array">
         <obj_property name="ElementShortName">axi_write_resp_ch</obj_property>
         <obj_property name="ObjectShortName">axi_write_resp_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/master_write_handshake" type="array">
         <obj_property name="ElementShortName">master_write_handshake</obj_property>
         <obj_property name="ObjectShortName">master_write_handshake</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/master_read_handshake" type="array">
         <obj_property name="ElementShortName">master_read_handshake</obj_property>
         <obj_property name="ObjectShortName">master_read_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/slave_write_handshake" type="array">
         <obj_property name="ElementShortName">slave_write_handshake</obj_property>
         <obj_property name="ObjectShortName">slave_write_handshake</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/slave_read_handshake" type="array">
         <obj_property name="ElementShortName">slave_read_handshake</obj_property>
         <obj_property name="ObjectShortName">slave_read_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/interface_to_master" type="array">
         <obj_property name="ElementShortName">interface_to_master</obj_property>
         <obj_property name="ObjectShortName">interface_to_master</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/master_to_interface" type="array">
         <obj_property name="ElementShortName">master_to_interface</obj_property>
         <obj_property name="ObjectShortName">master_to_interface</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/write_addr_reg" type="array">
         <obj_property name="ElementShortName">write_addr_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/write_data_reg" type="array">
         <obj_property name="ElementShortName">write_data_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_data_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/write_state_reg" type="other">
         <obj_property name="ElementShortName">write_state_reg</obj_property>
         <obj_property name="ObjectShortName">write_state_reg</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/write_state_next" type="other">
         <obj_property name="ElementShortName">write_state_next</obj_property>
         <obj_property name="ObjectShortName">write_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/write_burst_len_reg_zero" type="logic">
         <obj_property name="ElementShortName">write_burst_len_reg_zero</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_reg_zero</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/write_burst_len_reg" type="array">
         <obj_property name="ElementShortName">write_burst_len_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/write_burst_len_next" type="array">
         <obj_property name="ElementShortName">write_burst_len_next[7:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_next[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/write_burst_len_reg_en" type="logic">
         <obj_property name="ElementShortName">write_burst_len_reg_en</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/write_burst_len_mux_sel" type="logic">
         <obj_property name="ElementShortName">write_burst_len_mux_sel</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_mux_sel</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/read_data_reg" type="array">
         <obj_property name="ElementShortName">read_data_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/read_data_reg_en" type="logic">
         <obj_property name="ElementShortName">read_data_reg_en</obj_property>
         <obj_property name="ObjectShortName">read_data_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/read_state_reg" type="other">
         <obj_property name="ElementShortName">read_state_reg</obj_property>
         <obj_property name="ObjectShortName">read_state_reg</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_MASTER_CONTROLLERS(0)\/master_controller/read_state_next" type="other">
         <obj_property name="ElementShortName">read_state_next</obj_property>
         <obj_property name="ObjectShortName">read_state_next</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider284">
      <obj_property name="label">AXI SLAVES</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group287" type="group">
      <obj_property name="label">AXI SLAVE 1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/axi_write_addr_ch" type="array">
         <obj_property name="ElementShortName">axi_write_addr_ch</obj_property>
         <obj_property name="ObjectShortName">axi_write_addr_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/axi_read_addr_ch" type="array">
         <obj_property name="ElementShortName">axi_read_addr_ch</obj_property>
         <obj_property name="ObjectShortName">axi_read_addr_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/axi_write_data_ch" type="array">
         <obj_property name="ElementShortName">axi_write_data_ch</obj_property>
         <obj_property name="ObjectShortName">axi_write_data_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/axi_read_data_ch" type="array">
         <obj_property name="ElementShortName">axi_read_data_ch</obj_property>
         <obj_property name="ObjectShortName">axi_read_data_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/axi_write_resp_ch" type="array">
         <obj_property name="ElementShortName">axi_write_resp_ch</obj_property>
         <obj_property name="ObjectShortName">axi_write_resp_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/master_write_handshake" type="array">
         <obj_property name="ElementShortName">master_write_handshake</obj_property>
         <obj_property name="ObjectShortName">master_write_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/master_read_handshake" type="array">
         <obj_property name="ElementShortName">master_read_handshake</obj_property>
         <obj_property name="ObjectShortName">master_read_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/slave_write_handshake" type="array">
         <obj_property name="ElementShortName">slave_write_handshake</obj_property>
         <obj_property name="ObjectShortName">slave_write_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/slave_read_handshake" type="array">
         <obj_property name="ElementShortName">slave_read_handshake</obj_property>
         <obj_property name="ObjectShortName">slave_read_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/from_slave" type="array">
         <obj_property name="ElementShortName">from_slave</obj_property>
         <obj_property name="ObjectShortName">from_slave</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/to_slave" type="array">
         <obj_property name="ElementShortName">to_slave</obj_property>
         <obj_property name="ObjectShortName">to_slave</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_addr_reg" type="array">
         <obj_property name="ElementShortName">write_addr_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_addr_next" type="array">
         <obj_property name="ElementShortName">write_addr_next[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_next[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_addr_reg_en" type="logic">
         <obj_property name="ElementShortName">write_addr_reg_en</obj_property>
         <obj_property name="ObjectShortName">write_addr_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_addr_incr" type="array">
         <obj_property name="ElementShortName">write_addr_incr[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_incr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_wrap_addr_start_reg" type="array">
         <obj_property name="ElementShortName">write_wrap_addr_start_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_wrap_addr_start_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_wrap_addr_end_reg" type="array">
         <obj_property name="ElementShortName">write_wrap_addr_end_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_wrap_addr_end_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_wrap_addr_start_reg_en" type="logic">
         <obj_property name="ElementShortName">write_wrap_addr_start_reg_en</obj_property>
         <obj_property name="ObjectShortName">write_wrap_addr_start_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_wrap_addr_end_reg_en" type="logic">
         <obj_property name="ElementShortName">write_wrap_addr_end_reg_en</obj_property>
         <obj_property name="ObjectShortName">write_wrap_addr_end_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_burst_len_ext" type="array">
         <obj_property name="ElementShortName">write_burst_len_ext[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_ext[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_burst_len_shifted" type="array">
         <obj_property name="ElementShortName">write_burst_len_shifted[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_shifted[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_burst_size_ext" type="array">
         <obj_property name="ElementShortName">write_burst_size_ext[4:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_size_ext[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_burst_len_reg" type="array">
         <obj_property name="ElementShortName">write_burst_len_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_burst_size_reg" type="array">
         <obj_property name="ElementShortName">write_burst_size_reg[2:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_size_reg[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_burst_type_reg" type="array">
         <obj_property name="ElementShortName">write_burst_type_reg[1:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_type_reg[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_data_reg" type="array">
         <obj_property name="ElementShortName">write_data_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_data_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_state_reg" type="other">
         <obj_property name="ElementShortName">write_state_reg</obj_property>
         <obj_property name="ObjectShortName">write_state_reg</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_state_next" type="other">
         <obj_property name="ElementShortName">write_state_next</obj_property>
         <obj_property name="ObjectShortName">write_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_addr_reg" type="array">
         <obj_property name="ElementShortName">read_addr_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_addr_next" type="array">
         <obj_property name="ElementShortName">read_addr_next[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr_next[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_addr_reg_en" type="logic">
         <obj_property name="ElementShortName">read_addr_reg_en</obj_property>
         <obj_property name="ObjectShortName">read_addr_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_addr_incr" type="array">
         <obj_property name="ElementShortName">read_addr_incr[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr_incr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_wrap_addr_start_reg" type="array">
         <obj_property name="ElementShortName">read_wrap_addr_start_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_wrap_addr_start_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_wrap_addr_end_reg" type="array">
         <obj_property name="ElementShortName">read_wrap_addr_end_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_wrap_addr_end_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_wrap_addr_start_reg_en" type="logic">
         <obj_property name="ElementShortName">read_wrap_addr_start_reg_en</obj_property>
         <obj_property name="ObjectShortName">read_wrap_addr_start_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_wrap_addr_end_reg_en" type="logic">
         <obj_property name="ElementShortName">read_wrap_addr_end_reg_en</obj_property>
         <obj_property name="ObjectShortName">read_wrap_addr_end_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_len_ext" type="array">
         <obj_property name="ElementShortName">read_burst_len_ext[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_ext[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_len_shifted" type="array">
         <obj_property name="ElementShortName">read_burst_len_shifted[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_shifted[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_size_ext" type="array">
         <obj_property name="ElementShortName">read_burst_size_ext[4:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_size_ext[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_data_reg" type="array">
         <obj_property name="ElementShortName">read_data_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_len_reg" type="array">
         <obj_property name="ElementShortName">read_burst_len_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_len_reg_en" type="logic">
         <obj_property name="ElementShortName">read_burst_len_reg_en</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_len_next" type="array">
         <obj_property name="ElementShortName">read_burst_len_next[7:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_next[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_size_reg" type="array">
         <obj_property name="ElementShortName">read_burst_size_reg[2:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_size_reg[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_type_reg" type="array">
         <obj_property name="ElementShortName">read_burst_type_reg[1:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_type_reg[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_state_reg" type="other">
         <obj_property name="ElementShortName">read_state_reg</obj_property>
         <obj_property name="ObjectShortName">read_state_reg</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_state_next" type="other">
         <obj_property name="ElementShortName">read_state_next</obj_property>
         <obj_property name="ObjectShortName">read_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_len_mux_sel" type="logic">
         <obj_property name="ElementShortName">read_burst_len_mux_sel</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_mux_sel</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_burst_len_reg_zero" type="logic">
         <obj_property name="ElementShortName">read_burst_len_reg_zero</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_reg_zero</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/read_addr_next_sel" type="array">
         <obj_property name="ElementShortName">read_addr_next_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr_next_sel[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(0)\/master_controller/write_addr_next_sel" type="array">
         <obj_property name="ElementShortName">write_addr_next_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_next_sel[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group346" type="group">
      <obj_property name="label">AXI SLAVE 2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/axi_write_addr_ch" type="array">
         <obj_property name="ElementShortName">axi_write_addr_ch</obj_property>
         <obj_property name="ObjectShortName">axi_write_addr_ch</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/axi_read_addr_ch" type="array">
         <obj_property name="ElementShortName">axi_read_addr_ch</obj_property>
         <obj_property name="ObjectShortName">axi_read_addr_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/axi_write_data_ch" type="array">
         <obj_property name="ElementShortName">axi_write_data_ch</obj_property>
         <obj_property name="ObjectShortName">axi_write_data_ch</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/axi_read_data_ch" type="array">
         <obj_property name="ElementShortName">axi_read_data_ch</obj_property>
         <obj_property name="ObjectShortName">axi_read_data_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/axi_write_resp_ch" type="array">
         <obj_property name="ElementShortName">axi_write_resp_ch</obj_property>
         <obj_property name="ObjectShortName">axi_write_resp_ch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/master_write_handshake" type="array">
         <obj_property name="ElementShortName">master_write_handshake</obj_property>
         <obj_property name="ObjectShortName">master_write_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/master_read_handshake" type="array">
         <obj_property name="ElementShortName">master_read_handshake</obj_property>
         <obj_property name="ObjectShortName">master_read_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/slave_write_handshake" type="array">
         <obj_property name="ElementShortName">slave_write_handshake</obj_property>
         <obj_property name="ObjectShortName">slave_write_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/slave_read_handshake" type="array">
         <obj_property name="ElementShortName">slave_read_handshake</obj_property>
         <obj_property name="ObjectShortName">slave_read_handshake</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/from_slave" type="array">
         <obj_property name="ElementShortName">from_slave</obj_property>
         <obj_property name="ObjectShortName">from_slave</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/to_slave" type="array">
         <obj_property name="ElementShortName">to_slave</obj_property>
         <obj_property name="ObjectShortName">to_slave</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_addr_reg" type="array">
         <obj_property name="ElementShortName">write_addr_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_addr_next" type="array">
         <obj_property name="ElementShortName">write_addr_next[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_next[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_addr_reg_en" type="logic">
         <obj_property name="ElementShortName">write_addr_reg_en</obj_property>
         <obj_property name="ObjectShortName">write_addr_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_addr_incr" type="array">
         <obj_property name="ElementShortName">write_addr_incr[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_incr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_wrap_addr_start_reg" type="array">
         <obj_property name="ElementShortName">write_wrap_addr_start_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_wrap_addr_start_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_wrap_addr_end_reg" type="array">
         <obj_property name="ElementShortName">write_wrap_addr_end_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_wrap_addr_end_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_wrap_addr_start_reg_en" type="logic">
         <obj_property name="ElementShortName">write_wrap_addr_start_reg_en</obj_property>
         <obj_property name="ObjectShortName">write_wrap_addr_start_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_wrap_addr_end_reg_en" type="logic">
         <obj_property name="ElementShortName">write_wrap_addr_end_reg_en</obj_property>
         <obj_property name="ObjectShortName">write_wrap_addr_end_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_burst_len_ext" type="array">
         <obj_property name="ElementShortName">write_burst_len_ext[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_ext[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_burst_len_shifted" type="array">
         <obj_property name="ElementShortName">write_burst_len_shifted[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_shifted[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_burst_size_ext" type="array">
         <obj_property name="ElementShortName">write_burst_size_ext[4:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_size_ext[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_burst_len_reg" type="array">
         <obj_property name="ElementShortName">write_burst_len_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_len_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_burst_size_reg" type="array">
         <obj_property name="ElementShortName">write_burst_size_reg[2:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_size_reg[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_burst_type_reg" type="array">
         <obj_property name="ElementShortName">write_burst_type_reg[1:0]</obj_property>
         <obj_property name="ObjectShortName">write_burst_type_reg[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_data_reg" type="array">
         <obj_property name="ElementShortName">write_data_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_data_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_state_reg" type="other">
         <obj_property name="ElementShortName">write_state_reg</obj_property>
         <obj_property name="ObjectShortName">write_state_reg</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_state_next" type="other">
         <obj_property name="ElementShortName">write_state_next</obj_property>
         <obj_property name="ObjectShortName">write_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_addr_reg" type="array">
         <obj_property name="ElementShortName">read_addr_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_addr_next" type="array">
         <obj_property name="ElementShortName">read_addr_next[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr_next[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_addr_reg_en" type="logic">
         <obj_property name="ElementShortName">read_addr_reg_en</obj_property>
         <obj_property name="ObjectShortName">read_addr_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_addr_incr" type="array">
         <obj_property name="ElementShortName">read_addr_incr[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr_incr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_wrap_addr_start_reg" type="array">
         <obj_property name="ElementShortName">read_wrap_addr_start_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_wrap_addr_start_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_wrap_addr_end_reg" type="array">
         <obj_property name="ElementShortName">read_wrap_addr_end_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_wrap_addr_end_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_wrap_addr_start_reg_en" type="logic">
         <obj_property name="ElementShortName">read_wrap_addr_start_reg_en</obj_property>
         <obj_property name="ObjectShortName">read_wrap_addr_start_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_wrap_addr_end_reg_en" type="logic">
         <obj_property name="ElementShortName">read_wrap_addr_end_reg_en</obj_property>
         <obj_property name="ObjectShortName">read_wrap_addr_end_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_len_ext" type="array">
         <obj_property name="ElementShortName">read_burst_len_ext[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_ext[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_len_shifted" type="array">
         <obj_property name="ElementShortName">read_burst_len_shifted[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_shifted[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_size_ext" type="array">
         <obj_property name="ElementShortName">read_burst_size_ext[4:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_size_ext[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_data_reg" type="array">
         <obj_property name="ElementShortName">read_data_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_len_reg" type="array">
         <obj_property name="ElementShortName">read_burst_len_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_len_reg_en" type="logic">
         <obj_property name="ElementShortName">read_burst_len_reg_en</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_len_next" type="array">
         <obj_property name="ElementShortName">read_burst_len_next[7:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_next[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_size_reg" type="array">
         <obj_property name="ElementShortName">read_burst_size_reg[2:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_size_reg[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_type_reg" type="array">
         <obj_property name="ElementShortName">read_burst_type_reg[1:0]</obj_property>
         <obj_property name="ObjectShortName">read_burst_type_reg[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_state_reg" type="other">
         <obj_property name="ElementShortName">read_state_reg</obj_property>
         <obj_property name="ObjectShortName">read_state_reg</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_state_next" type="other">
         <obj_property name="ElementShortName">read_state_next</obj_property>
         <obj_property name="ObjectShortName">read_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_len_mux_sel" type="logic">
         <obj_property name="ElementShortName">read_burst_len_mux_sel</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_mux_sel</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_burst_len_reg_zero" type="logic">
         <obj_property name="ElementShortName">read_burst_len_reg_zero</obj_property>
         <obj_property name="ObjectShortName">read_burst_len_reg_zero</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/read_addr_next_sel" type="array">
         <obj_property name="ElementShortName">read_addr_next_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr_next_sel[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/\GEN_SLAVE_CONTROLLERS(1)\/master_controller/write_addr_next_sel" type="array">
         <obj_property name="ElementShortName">write_addr_next_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_next_sel[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider2365">
      <obj_property name="label">BUS CONTROLLER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/axi_bus_read_controller/bus_address" type="array">
      <obj_property name="ElementShortName">bus_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">bus_address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/write_bus_slave_sel" type="array">
      <obj_property name="ElementShortName">write_bus_slave_sel[3:0]</obj_property>
      <obj_property name="ObjectShortName">write_bus_slave_sel[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/write_bus_master_sel" type="array">
      <obj_property name="ElementShortName">write_bus_master_sel[3:0]</obj_property>
      <obj_property name="ObjectShortName">write_bus_master_sel[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/read_bus_slave_sel" type="array">
      <obj_property name="ElementShortName">read_bus_slave_sel[3:0]</obj_property>
      <obj_property name="ObjectShortName">read_bus_slave_sel[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/read_bus_master_sel" type="array">
      <obj_property name="ElementShortName">read_bus_master_sel[3:0]</obj_property>
      <obj_property name="ObjectShortName">read_bus_master_sel[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/master_read_bus_reqs" type="array">
      <obj_property name="ElementShortName">master_read_bus_reqs[3:0]</obj_property>
      <obj_property name="ObjectShortName">master_read_bus_reqs[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/master_write_bus_reqs" type="array">
      <obj_property name="ElementShortName">master_write_bus_reqs[3:0]</obj_property>
      <obj_property name="ObjectShortName">master_write_bus_reqs[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/axi_bus_read_controller/curr_master_counter_reg" type="array">
      <obj_property name="ElementShortName">curr_master_counter_reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">curr_master_counter_reg[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/axi_bus_read_controller/curr_master_counter_next" type="array">
      <obj_property name="ElementShortName">curr_master_counter_next[3:0]</obj_property>
      <obj_property name="ObjectShortName">curr_master_counter_next[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/axi_bus_read_controller/curr_master_counter_en" type="logic">
      <obj_property name="ElementShortName">curr_master_counter_en</obj_property>
      <obj_property name="ObjectShortName">curr_master_counter_en</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/axi_bus_read_controller/curr_master_counter_reg_reset" type="logic">
      <obj_property name="ElementShortName">curr_master_counter_reg_reset</obj_property>
      <obj_property name="ObjectShortName">curr_master_counter_reg_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/axi_bus_read_controller/slave_sel_reg" type="array">
      <obj_property name="ElementShortName">slave_sel_reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">slave_sel_reg[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/axi_bus_read_controller/slave_sel_next" type="array">
      <obj_property name="ElementShortName">slave_sel_next[3:0]</obj_property>
      <obj_property name="ObjectShortName">slave_sel_next[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/axi_bus_read_controller/slave_sel_en" type="logic">
      <obj_property name="ElementShortName">slave_sel_en</obj_property>
      <obj_property name="ObjectShortName">slave_sel_en</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/led_out_debug" type="array">
      <obj_property name="ElementShortName">led_out_debug[15:0]</obj_property>
      <obj_property name="ObjectShortName">led_out_debug[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/axi_interconnect/axi_bus_read_controller/bus_disable" type="logic">
      <obj_property name="ElementShortName">bus_disable</obj_property>
      <obj_property name="ObjectShortName">bus_disable</obj_property>
   </wvobject>
   <wvobject fp_name="group828" type="group">
      <obj_property name="label">UART</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/addr_read_bus" type="array">
         <obj_property name="ElementShortName">addr_read_bus[2:0]</obj_property>
         <obj_property name="ObjectShortName">addr_read_bus[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/addr_write_bus" type="array">
         <obj_property name="ElementShortName">addr_write_bus[2:0]</obj_property>
         <obj_property name="ObjectShortName">addr_write_bus[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/data_write_bus" type="array">
         <obj_property name="ElementShortName">data_write_bus[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_write_bus[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/data_read_bus" type="array">
         <obj_property name="ElementShortName">data_read_bus[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_read_bus[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx" type="logic">
         <obj_property name="ElementShortName">tx</obj_property>
         <obj_property name="ObjectShortName">tx</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx" type="logic">
         <obj_property name="ElementShortName">rx</obj_property>
         <obj_property name="ObjectShortName">rx</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rts" type="logic">
         <obj_property name="ElementShortName">rts</obj_property>
         <obj_property name="ObjectShortName">rts</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/cts" type="logic">
         <obj_property name="ElementShortName">cts</obj_property>
         <obj_property name="ObjectShortName">cts</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/dtr" type="logic">
         <obj_property name="ElementShortName">dtr</obj_property>
         <obj_property name="ObjectShortName">dtr</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/dsr" type="logic">
         <obj_property name="ElementShortName">dsr</obj_property>
         <obj_property name="ObjectShortName">dsr</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/cs" type="logic">
         <obj_property name="ElementShortName">cs</obj_property>
         <obj_property name="ObjectShortName">cs</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_data_reg" type="array">
         <obj_property name="ElementShortName">tx_data_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">tx_data_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_data_reg_en" type="logic">
         <obj_property name="ElementShortName">tx_data_reg_en</obj_property>
         <obj_property name="ObjectShortName">tx_data_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_data_reg_next" type="array">
         <obj_property name="ElementShortName">tx_data_reg_next[7:0]</obj_property>
         <obj_property name="ObjectShortName">tx_data_reg_next[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_data_shift_reg" type="array">
         <obj_property name="ElementShortName">tx_data_shift_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">tx_data_shift_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_data_shift_reg_shift_en" type="logic">
         <obj_property name="ElementShortName">tx_data_shift_reg_shift_en</obj_property>
         <obj_property name="ObjectShortName">tx_data_shift_reg_shift_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_data_shift_reg_write_en" type="logic">
         <obj_property name="ElementShortName">tx_data_shift_reg_write_en</obj_property>
         <obj_property name="ObjectShortName">tx_data_shift_reg_write_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_bits_transfered_counter" type="array">
         <obj_property name="ElementShortName">tx_bits_transfered_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">tx_bits_transfered_counter[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_bits_transfered_counter_en" type="logic">
         <obj_property name="ElementShortName">tx_bits_transfered_counter_en</obj_property>
         <obj_property name="ObjectShortName">tx_bits_transfered_counter_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_bits_transfered_counter_fill_en" type="logic">
         <obj_property name="ElementShortName">tx_bits_transfered_counter_fill_en</obj_property>
         <obj_property name="ObjectShortName">tx_bits_transfered_counter_fill_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_data_reg_state_set" type="logic">
         <obj_property name="ElementShortName">tx_data_reg_state_set</obj_property>
         <obj_property name="ObjectShortName">tx_data_reg_state_set</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx_data_reg_state_reset" type="logic">
         <obj_property name="ElementShortName">tx_data_reg_state_reset</obj_property>
         <obj_property name="ObjectShortName">tx_data_reg_state_reset</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_data_reg" type="array">
         <obj_property name="ElementShortName">rx_data_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">rx_data_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_data_reg_en" type="logic">
         <obj_property name="ElementShortName">rx_data_reg_en</obj_property>
         <obj_property name="ObjectShortName">rx_data_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_data_shift_reg" type="array">
         <obj_property name="ElementShortName">rx_data_shift_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">rx_data_shift_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_data_shift_reg_shift_en" type="logic">
         <obj_property name="ElementShortName">rx_data_shift_reg_shift_en</obj_property>
         <obj_property name="ObjectShortName">rx_data_shift_reg_shift_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_sampler_counter_reg" type="array">
         <obj_property name="ElementShortName">rx_sampler_counter_reg[3:0]</obj_property>
         <obj_property name="ObjectShortName">rx_sampler_counter_reg[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_sampler_counter_fill" type="array">
         <obj_property name="ElementShortName">rx_sampler_counter_fill[3:0]</obj_property>
         <obj_property name="ObjectShortName">rx_sampler_counter_fill[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_sampler_counter_reg_count_en" type="logic">
         <obj_property name="ElementShortName">rx_sampler_counter_reg_count_en</obj_property>
         <obj_property name="ObjectShortName">rx_sampler_counter_reg_count_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_sampler_counter_reg_fill_en" type="logic">
         <obj_property name="ElementShortName">rx_sampler_counter_reg_fill_en</obj_property>
         <obj_property name="ObjectShortName">rx_sampler_counter_reg_fill_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_bits_received_counter_reg" type="array">
         <obj_property name="ElementShortName">rx_bits_received_counter_reg[3:0]</obj_property>
         <obj_property name="ObjectShortName">rx_bits_received_counter_reg[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_bits_received_counter_fill" type="array">
         <obj_property name="ElementShortName">rx_bits_received_counter_fill[3:0]</obj_property>
         <obj_property name="ObjectShortName">rx_bits_received_counter_fill[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_bits_received_counter_reg_count_en" type="logic">
         <obj_property name="ElementShortName">rx_bits_received_counter_reg_count_en</obj_property>
         <obj_property name="ObjectShortName">rx_bits_received_counter_reg_count_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_bits_received_counter_reg_fill_en" type="logic">
         <obj_property name="ElementShortName">rx_bits_received_counter_reg_fill_en</obj_property>
         <obj_property name="ObjectShortName">rx_bits_received_counter_reg_fill_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/divisor_latch_ls" type="array">
         <obj_property name="ElementShortName">divisor_latch_ls[7:0]</obj_property>
         <obj_property name="ObjectShortName">divisor_latch_ls[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/divisor_latch_ms" type="array">
         <obj_property name="ElementShortName">divisor_latch_ms[7:0]</obj_property>
         <obj_property name="ObjectShortName">divisor_latch_ms[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/divisor_updated" type="logic">
         <obj_property name="ElementShortName">divisor_updated</obj_property>
         <obj_property name="ObjectShortName">divisor_updated</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/line_control_reg" type="array">
         <obj_property name="ElementShortName">line_control_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">line_control_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/line_status_reg" type="array">
         <obj_property name="ElementShortName">line_status_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">line_status_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/line_status_reg_en" type="logic">
         <obj_property name="ElementShortName">line_status_reg_en</obj_property>
         <obj_property name="ObjectShortName">line_status_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/modem_control_reg" type="array">
         <obj_property name="ElementShortName">modem_control_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">modem_control_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/modem_control_reg_en" type="logic">
         <obj_property name="ElementShortName">modem_control_reg_en</obj_property>
         <obj_property name="ObjectShortName">modem_control_reg_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_rate_gen_x16_counter_reg" type="array">
         <obj_property name="ElementShortName">baud_rate_gen_x16_counter_reg[15:0]</obj_property>
         <obj_property name="ObjectShortName">baud_rate_gen_x16_counter_reg[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_rate_x16_tick" type="logic">
         <obj_property name="ElementShortName">baud_rate_x16_tick</obj_property>
         <obj_property name="ObjectShortName">baud_rate_x16_tick</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_rate_gen_counter_reg" type="array">
         <obj_property name="ElementShortName">baud_rate_gen_counter_reg[3:0]</obj_property>
         <obj_property name="ObjectShortName">baud_rate_gen_counter_reg[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_rate_counter_zero" type="logic">
         <obj_property name="ElementShortName">baud_rate_counter_zero</obj_property>
         <obj_property name="ObjectShortName">baud_rate_counter_zero</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_rate_counter_zero_delay" type="logic">
         <obj_property name="ElementShortName">baud_rate_counter_zero_delay</obj_property>
         <obj_property name="ObjectShortName">baud_rate_counter_zero_delay</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_rate_tick" type="logic">
         <obj_property name="ElementShortName">baud_rate_tick</obj_property>
         <obj_property name="ObjectShortName">baud_rate_tick</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_rate_tick_happened" type="logic">
         <obj_property name="ElementShortName">baud_rate_tick_happened</obj_property>
         <obj_property name="ObjectShortName">baud_rate_tick_happened</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/divisor_latch_full" type="array">
         <obj_property name="ElementShortName">divisor_latch_full[15:0]</obj_property>
         <obj_property name="ObjectShortName">divisor_latch_full[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/transmitter_state" type="other">
         <obj_property name="ElementShortName">transmitter_state</obj_property>
         <obj_property name="ObjectShortName">transmitter_state</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/transmitter_state_next" type="other">
         <obj_property name="ElementShortName">transmitter_state_next</obj_property>
         <obj_property name="ObjectShortName">transmitter_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/receiver_state" type="other">
         <obj_property name="ElementShortName">receiver_state</obj_property>
         <obj_property name="ObjectShortName">receiver_state</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/receiver_state_next" type="other">
         <obj_property name="ElementShortName">receiver_state_next</obj_property>
         <obj_property name="ObjectShortName">receiver_state_next</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
