Command: vcs +incdir+./temp +incdir+../../../rtl/source/ ././temp/input_precision_selection.v \
./temp/bkm.v ./temp/multiply_by_d_csd.v ./temp/bkm_fixed.v ./temp/bkm_pre_processing.v \
./temp/add_subb.v ./temp/bkm_data_step.v ./temp/xfire_fpu_bkm.v ./temp/fadder.v ./temp/lut_decoder_monitor.v \
./temp/simlib_clk_osc.v ./temp/bkm_step.v ./temp/multiply_by_d.v ./temp/bkm_range_reduction.v \
./temp/div_by_2_n.v ./temp/bkm_fixed_control_logic.v ./temp/bkm_range_extension.v \
./temp/add_subb_csd.v ./temp/complex_add_subb.v ./temp/csd2bin.v ./temp/output_precision_selection.v \
./temp/bkm_pre_step.v ./temp/bkm_steps.v ./temp/tb_lut_decoder.v ./temp/complex_add_subb_csd.v \
./temp/get_d.v ./temp/lut_decoder.v ./temp/lut_decoder_checker.v ./temp/barrel_shifter.v \
./temp/div_by_2_n_csd.v ./temp/bkm_post_processing.v ./temp/bkm_control_step.v ./temp/bin2csd.v \
-l ./reports/lut_decoder.dir_test.vcs.log +define+RTL_DEBUG +vcs+lic+wait +warn=all \
+lint=PCWM -sverilog -debug
                         Chronologic VCS (TM)
            Version I-2014.03 -- Sat Sep  3 20:44:34 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '././temp/input_precision_selection.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file '././temp/input_precision_selection.v'.
Parsing design file './temp/bkm.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm.v'.
Parsing design file './temp/multiply_by_d_csd.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/multiply_by_d_csd.v'.
Parsing design file './temp/bkm_fixed.v'
Parsing included file './temp/bkm_fixed_defs.vh'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_fixed_defs.vh'.
Back to file './temp/bkm_fixed.v'.
Parsing design file './temp/bkm_pre_processing.v'
Parsing included file './temp/bkm_fixed_defs.vh'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_fixed_defs.vh'.
Back to file './temp/bkm_pre_processing.v'.
Parsing design file './temp/add_subb.v'
Parsing design file './temp/bkm_data_step.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_data_step.v'.
Parsing design file './temp/xfire_fpu_bkm.v'
Parsing included file './temp/xfire_fpu_bkm_defs.vh'.
Parsing included file './temp/bkm_fixed_defs.vh'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_fixed_defs.vh'.
Back to file './temp/xfire_fpu_bkm_defs.vh'.
Back to file './temp/xfire_fpu_bkm.v'.
Parsing design file './temp/fadder.v'
Parsing design file './temp/lut_decoder_monitor.v'
Parsing included file '/home/ilesser/simlib/simlib_defs.vh'.
Back to file './temp/lut_decoder_monitor.v'.
Parsing design file './temp/simlib_clk_osc.v'
Parsing included file './temp/simlib_defs.vh'.
Back to file './temp/simlib_clk_osc.v'.
Parsing design file './temp/bkm_step.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_step.v'.
Parsing design file './temp/multiply_by_d.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/multiply_by_d.v'.
Parsing design file './temp/bkm_range_reduction.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_range_reduction.v'.
Parsing design file './temp/div_by_2_n.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/div_by_2_n.v'.
Parsing design file './temp/bkm_fixed_control_logic.v'
Parsing included file './temp/bkm_fixed_defs.vh'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_fixed_defs.vh'.
Back to file './temp/bkm_fixed_control_logic.v'.
Parsing design file './temp/bkm_range_extension.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_range_extension.v'.
Parsing design file './temp/add_subb_csd.v'
Parsing design file './temp/complex_add_subb.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/complex_add_subb.v'.
Parsing design file './temp/csd2bin.v'
Parsing design file './temp/output_precision_selection.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/output_precision_selection.v'.
Parsing design file './temp/bkm_pre_step.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_pre_step.v'.
Parsing design file './temp/bkm_steps.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_steps.v'.
Parsing design file './temp/tb_lut_decoder.v'
Parsing included file '/home/ilesser/simlib/simlib_defs.vh'.
Back to file './temp/tb_lut_decoder.v'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/tb_lut_decoder.v'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/tb_lut_decoder.v'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/tb_lut_decoder.v'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/tb_lut_decoder.v'.
Parsing design file './temp/complex_add_subb_csd.v'
Parsing design file './temp/get_d.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/get_d.v'.
Parsing design file './temp/lut_decoder.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/lut_decoder.v'.
Parsing included file './temp/lut_constants.vh'.
Back to file './temp/lut_decoder.v'.
Parsing design file './temp/lut_decoder_checker.v'
Parsing included file '/home/ilesser/simlib/simlib_defs.vh'.
Back to file './temp/lut_decoder_checker.v'.
Parsing design file './temp/barrel_shifter.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/barrel_shifter.v'.
Parsing design file './temp/div_by_2_n_csd.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/div_by_2_n_csd.v'.
Parsing design file './temp/bkm_post_processing.v'
Parsing included file './temp/bkm_fixed_defs.vh'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_fixed_defs.vh'.
Back to file './temp/bkm_post_processing.v'.
Parsing design file './temp/bkm_control_step.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_control_step.v'.
Parsing design file './temp/bin2csd.v'
Top Level Modules:
       bkm_fixed
       xfire_fpu_bkm
       fadder
       tb_lut_decoder
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
15 modules and 0 UDP read.
recompiling module bkm_fixed
recompiling module add_subb
recompiling module xfire_fpu_bkm
recompiling module fadder
recompiling module bkm_step
recompiling module div_by_2_n
recompiling module add_subb_csd
recompiling module csd2bin
recompiling module tb_lut_decoder
recompiling module complex_add_subb_csd
recompiling module get_d
recompiling module lut_decoder
recompiling module div_by_2_n_csd
recompiling module bin2csd
All of 15 modules done
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a \
--no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o \

if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o           /usr/synopsys/vcs/linux/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs/linux/lib/libvirsim.so \
/usr/synopsys/vcs/linux/lib/librterrorinf.so /usr/synopsys/vcs/linux/lib/libsnpsmalloc.so \
/usr/synopsys/vcs/linux/lib/libvcsnew.so /usr/synopsys/vcs/linux/lib/libuclinative.so \
-Wl,-whole-archive /usr/synopsys/vcs/linux/lib/libvcsucli.so -Wl,-no-whole-archive \
/usr/synopsys/vcs/linux/lib/vcs_save_restore_new.o /usr/synopsys/vcs/linux/lib/ctype-stubs_32.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: 4.271 seconds to compile + .801 seconds to elab + .166 seconds to link
