/// Auto-generated bit field definitions for DSU
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21g18a::dsu {

using namespace alloy::hal::bitfields;

// ============================================================================
// DSU Bit Field Definitions
// ============================================================================

/// CTRL - Control
namespace ctrl {
    /// Software Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// 32-bit Cyclic Redundancy Check
    /// Position: 2, Width: 1
    /// Access: write-only
    using CRC = BitField<2, 1>;
    constexpr uint32_t CRC_Pos = 2;
    constexpr uint32_t CRC_Msk = CRC::mask;

    /// Memory Built-In Self-Test
    /// Position: 3, Width: 1
    /// Access: write-only
    using MBIST = BitField<3, 1>;
    constexpr uint32_t MBIST_Pos = 3;
    constexpr uint32_t MBIST_Msk = MBIST::mask;

    /// Chip Erase
    /// Position: 4, Width: 1
    /// Access: write-only
    using CE = BitField<4, 1>;
    constexpr uint32_t CE_Pos = 4;
    constexpr uint32_t CE_Msk = CE::mask;

}  // namespace ctrl

/// STATUSA - Status A
namespace statusa {
    /// Done
    /// Position: 0, Width: 1
    using DONE = BitField<0, 1>;
    constexpr uint32_t DONE_Pos = 0;
    constexpr uint32_t DONE_Msk = DONE::mask;

    /// CPU Reset Phase Extension
    /// Position: 1, Width: 1
    using CRSTEXT = BitField<1, 1>;
    constexpr uint32_t CRSTEXT_Pos = 1;
    constexpr uint32_t CRSTEXT_Msk = CRSTEXT::mask;

    /// Bus Error
    /// Position: 2, Width: 1
    using BERR = BitField<2, 1>;
    constexpr uint32_t BERR_Pos = 2;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// Failure
    /// Position: 3, Width: 1
    using FAIL = BitField<3, 1>;
    constexpr uint32_t FAIL_Pos = 3;
    constexpr uint32_t FAIL_Msk = FAIL::mask;

    /// Protection Error
    /// Position: 4, Width: 1
    using PERR = BitField<4, 1>;
    constexpr uint32_t PERR_Pos = 4;
    constexpr uint32_t PERR_Msk = PERR::mask;

}  // namespace statusa

/// STATUSB - Status B
namespace statusb {
    /// Protected
    /// Position: 0, Width: 1
    using PROT = BitField<0, 1>;
    constexpr uint32_t PROT_Pos = 0;
    constexpr uint32_t PROT_Msk = PROT::mask;

    /// Debugger Present
    /// Position: 1, Width: 1
    using DBGPRES = BitField<1, 1>;
    constexpr uint32_t DBGPRES_Pos = 1;
    constexpr uint32_t DBGPRES_Msk = DBGPRES::mask;

    /// Debug Communication Channel 0 Dirty
    /// Position: 2, Width: 1
    using DCCD0 = BitField<2, 1>;
    constexpr uint32_t DCCD0_Pos = 2;
    constexpr uint32_t DCCD0_Msk = DCCD0::mask;

    /// Debug Communication Channel 1 Dirty
    /// Position: 3, Width: 1
    using DCCD1 = BitField<3, 1>;
    constexpr uint32_t DCCD1_Pos = 3;
    constexpr uint32_t DCCD1_Msk = DCCD1::mask;

    /// Hot-Plugging Enable
    /// Position: 4, Width: 1
    using HPE = BitField<4, 1>;
    constexpr uint32_t HPE_Pos = 4;
    constexpr uint32_t HPE_Msk = HPE::mask;

}  // namespace statusb

/// ADDR - Address
namespace addr {
    /// Address
    /// Position: 2, Width: 30
    using ADDR = BitField<2, 30>;
    constexpr uint32_t ADDR_Pos = 2;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace addr

/// LENGTH - Length
namespace length {
    /// Length
    /// Position: 2, Width: 30
    using LENGTH = BitField<2, 30>;
    constexpr uint32_t LENGTH_Pos = 2;
    constexpr uint32_t LENGTH_Msk = LENGTH::mask;

}  // namespace length

/// DATA - Data
namespace data {
    /// Data
    /// Position: 0, Width: 32
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace data

/// DCC[2] - Debug Communication Channel n
namespace dcc[2] {
    /// Data
    /// Position: 0, Width: 32
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace dcc[2]

/// DID - Device Identification
namespace did {
    /// Device Select
    /// Position: 0, Width: 8
    /// Access: read-only
    using DEVSEL = BitField<0, 8>;
    constexpr uint32_t DEVSEL_Pos = 0;
    constexpr uint32_t DEVSEL_Msk = DEVSEL::mask;

    /// Revision
    /// Position: 8, Width: 4
    /// Access: read-only
    using REVISION = BitField<8, 4>;
    constexpr uint32_t REVISION_Pos = 8;
    constexpr uint32_t REVISION_Msk = REVISION::mask;

    /// Die Identification
    /// Position: 12, Width: 4
    /// Access: read-only
    using DIE = BitField<12, 4>;
    constexpr uint32_t DIE_Pos = 12;
    constexpr uint32_t DIE_Msk = DIE::mask;

    /// Product Series
    /// Position: 16, Width: 6
    /// Access: read-only
    using SERIES = BitField<16, 6>;
    constexpr uint32_t SERIES_Pos = 16;
    constexpr uint32_t SERIES_Msk = SERIES::mask;

    /// Product Family
    /// Position: 23, Width: 5
    /// Access: read-only
    using FAMILY = BitField<23, 5>;
    constexpr uint32_t FAMILY_Pos = 23;
    constexpr uint32_t FAMILY_Msk = FAMILY::mask;

    /// Processor
    /// Position: 28, Width: 4
    /// Access: read-only
    using PROCESSOR = BitField<28, 4>;
    constexpr uint32_t PROCESSOR_Pos = 28;
    constexpr uint32_t PROCESSOR_Msk = PROCESSOR::mask;

}  // namespace did

/// ENTRY - CoreSight ROM Table Entry 0
namespace entry {
    /// Entry Present
    /// Position: 0, Width: 1
    using EPRES = BitField<0, 1>;
    constexpr uint32_t EPRES_Pos = 0;
    constexpr uint32_t EPRES_Msk = EPRES::mask;

    /// Format
    /// Position: 1, Width: 1
    /// Access: read-only
    using FMT = BitField<1, 1>;
    constexpr uint32_t FMT_Pos = 1;
    constexpr uint32_t FMT_Msk = FMT::mask;

    /// Address Offset
    /// Position: 12, Width: 20
    /// Access: read-only
    using ADDOFF = BitField<12, 20>;
    constexpr uint32_t ADDOFF_Pos = 12;
    constexpr uint32_t ADDOFF_Msk = ADDOFF::mask;

}  // namespace entry

/// END - CoreSight ROM Table End
namespace end {
    /// End Marker
    /// Position: 0, Width: 32
    using END = BitField<0, 32>;
    constexpr uint32_t END_Pos = 0;
    constexpr uint32_t END_Msk = END::mask;

}  // namespace end

/// MEMTYPE - CoreSight ROM Table Memory Type
namespace memtype {
    /// System Memory Present
    /// Position: 0, Width: 1
    using SMEMP = BitField<0, 1>;
    constexpr uint32_t SMEMP_Pos = 0;
    constexpr uint32_t SMEMP_Msk = SMEMP::mask;

}  // namespace memtype

/// PID4 - Peripheral Identification 4
namespace pid4 {
    /// JEP-106 Continuation Code
    /// Position: 0, Width: 4
    using JEPCC = BitField<0, 4>;
    constexpr uint32_t JEPCC_Pos = 0;
    constexpr uint32_t JEPCC_Msk = JEPCC::mask;

    /// 4KB Count
    /// Position: 4, Width: 4
    /// Access: read-only
    using FKBC = BitField<4, 4>;
    constexpr uint32_t FKBC_Pos = 4;
    constexpr uint32_t FKBC_Msk = FKBC::mask;

}  // namespace pid4

/// PID0 - Peripheral Identification 0
namespace pid0 {
    /// Part Number Low
    /// Position: 0, Width: 8
    using PARTNBL = BitField<0, 8>;
    constexpr uint32_t PARTNBL_Pos = 0;
    constexpr uint32_t PARTNBL_Msk = PARTNBL::mask;

}  // namespace pid0

/// PID1 - Peripheral Identification 1
namespace pid1 {
    /// Part Number High
    /// Position: 0, Width: 4
    using PARTNBH = BitField<0, 4>;
    constexpr uint32_t PARTNBH_Pos = 0;
    constexpr uint32_t PARTNBH_Msk = PARTNBH::mask;

    /// Low part of the JEP-106 Identity Code
    /// Position: 4, Width: 4
    /// Access: read-only
    using JEPIDCL = BitField<4, 4>;
    constexpr uint32_t JEPIDCL_Pos = 4;
    constexpr uint32_t JEPIDCL_Msk = JEPIDCL::mask;

}  // namespace pid1

/// PID2 - Peripheral Identification 2
namespace pid2 {
    /// JEP-106 Identity Code High
    /// Position: 0, Width: 3
    using JEPIDCH = BitField<0, 3>;
    constexpr uint32_t JEPIDCH_Pos = 0;
    constexpr uint32_t JEPIDCH_Msk = JEPIDCH::mask;

    /// JEP-106 Identity Code is used
    /// Position: 3, Width: 1
    /// Access: read-only
    using JEPU = BitField<3, 1>;
    constexpr uint32_t JEPU_Pos = 3;
    constexpr uint32_t JEPU_Msk = JEPU::mask;

    /// Revision Number
    /// Position: 4, Width: 4
    /// Access: read-only
    using REVISION = BitField<4, 4>;
    constexpr uint32_t REVISION_Pos = 4;
    constexpr uint32_t REVISION_Msk = REVISION::mask;

}  // namespace pid2

/// PID3 - Peripheral Identification 3
namespace pid3 {
    /// ARM CUSMOD
    /// Position: 0, Width: 4
    using CUSMOD = BitField<0, 4>;
    constexpr uint32_t CUSMOD_Pos = 0;
    constexpr uint32_t CUSMOD_Msk = CUSMOD::mask;

    /// Revision Number
    /// Position: 4, Width: 4
    /// Access: read-only
    using REVAND = BitField<4, 4>;
    constexpr uint32_t REVAND_Pos = 4;
    constexpr uint32_t REVAND_Msk = REVAND::mask;

}  // namespace pid3

/// CID0 - Component Identification 0
namespace cid0 {
    /// Preamble Byte 0
    /// Position: 0, Width: 8
    /// Access: read-only
    using PREAMBLEB0 = BitField<0, 8>;
    constexpr uint32_t PREAMBLEB0_Pos = 0;
    constexpr uint32_t PREAMBLEB0_Msk = PREAMBLEB0::mask;

}  // namespace cid0

/// CID1 - Component Identification 1
namespace cid1 {
    /// Preamble
    /// Position: 0, Width: 4
    /// Access: read-only
    using PREAMBLE = BitField<0, 4>;
    constexpr uint32_t PREAMBLE_Pos = 0;
    constexpr uint32_t PREAMBLE_Msk = PREAMBLE::mask;

    /// Component Class
    /// Position: 4, Width: 4
    /// Access: read-only
    using CCLASS = BitField<4, 4>;
    constexpr uint32_t CCLASS_Pos = 4;
    constexpr uint32_t CCLASS_Msk = CCLASS::mask;

}  // namespace cid1

/// CID2 - Component Identification 2
namespace cid2 {
    /// Preamble Byte 2
    /// Position: 0, Width: 8
    /// Access: read-only
    using PREAMBLEB2 = BitField<0, 8>;
    constexpr uint32_t PREAMBLEB2_Pos = 0;
    constexpr uint32_t PREAMBLEB2_Msk = PREAMBLEB2::mask;

}  // namespace cid2

/// CID3 - Component Identification 3
namespace cid3 {
    /// Preamble Byte 3
    /// Position: 0, Width: 8
    using PREAMBLEB3 = BitField<0, 8>;
    constexpr uint32_t PREAMBLEB3_Pos = 0;
    constexpr uint32_t PREAMBLEB3_Msk = PREAMBLEB3::mask;

}  // namespace cid3

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::dsu
