

================================================================
== Vitis HLS Report for 'os_sift_down'
================================================================
* Date:           Thu May  8 23:13:31 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.302 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|      102|  90.000 ns|  1.020 us|    9|  102|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SIFT_DOWN_COPY_LOOP  |        2|       32|         2|          -|          -|  1 ~ 16|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 70 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 70 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 70 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 70 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 70 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 70 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 70 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 70 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 70 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 70 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 70 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 70 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 70 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 70 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 70 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 70 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 71 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%moves_node_f_score_V = alloca i64 1" [assessment/toplevel.cpp:147]   --->   Operation 73 'alloca' 'moves_node_f_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%moves_node_g_score_V = alloca i64 1" [assessment/toplevel.cpp:147]   --->   Operation 74 'alloca' 'moves_node_g_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%moves_node_x_V = alloca i64 1" [assessment/toplevel.cpp:147]   --->   Operation 75 'alloca' 'moves_node_x_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%moves_node_y_V = alloca i64 1" [assessment/toplevel.cpp:147]   --->   Operation 76 'alloca' 'moves_node_y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%moves_target = alloca i64 1" [assessment/toplevel.cpp:147]   --->   Operation 77 'alloca' 'moves_target' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr = getelementptr i11 %moves_node_f_score_V, i64 0, i64 0" [assessment/toplevel.cpp:151]   --->   Operation 78 'getelementptr' 'moves_node_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:151]   --->   Operation 79 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr = getelementptr i11 %moves_node_g_score_V, i64 0, i64 0" [assessment/toplevel.cpp:152]   --->   Operation 80 'getelementptr' 'moves_node_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:152]   --->   Operation 81 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr = getelementptr i9 %moves_node_x_V, i64 0, i64 0" [assessment/toplevel.cpp:153]   --->   Operation 82 'getelementptr' 'moves_node_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:153]   --->   Operation 83 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr = getelementptr i9 %moves_node_y_V, i64 0, i64 0" [assessment/toplevel.cpp:154]   --->   Operation 84 'getelementptr' 'moves_node_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:154]   --->   Operation 85 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%moves_target_addr = getelementptr i11 %moves_target, i64 0, i64 0" [assessment/toplevel.cpp:155]   --->   Operation 86 'getelementptr' 'moves_target_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr" [assessment/toplevel.cpp:155]   --->   Operation 87 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_1 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 1" [assessment/toplevel.cpp:151]   --->   Operation 88 'getelementptr' 'moves_node_f_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:151]   --->   Operation 89 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_1 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 1" [assessment/toplevel.cpp:152]   --->   Operation 90 'getelementptr' 'moves_node_g_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:152]   --->   Operation 91 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_1 = getelementptr i9 %moves_node_x_V, i64 0, i64 1" [assessment/toplevel.cpp:153]   --->   Operation 92 'getelementptr' 'moves_node_x_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:153]   --->   Operation 93 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_1 = getelementptr i9 %moves_node_y_V, i64 0, i64 1" [assessment/toplevel.cpp:154]   --->   Operation 94 'getelementptr' 'moves_node_y_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:154]   --->   Operation 95 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%moves_target_addr_1 = getelementptr i11 %moves_target, i64 0, i64 1" [assessment/toplevel.cpp:155]   --->   Operation 96 'getelementptr' 'moves_target_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_1" [assessment/toplevel.cpp:155]   --->   Operation 97 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_2 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 2" [assessment/toplevel.cpp:151]   --->   Operation 98 'getelementptr' 'moves_node_f_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:151]   --->   Operation 99 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_2 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 2" [assessment/toplevel.cpp:152]   --->   Operation 100 'getelementptr' 'moves_node_g_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:152]   --->   Operation 101 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_2 = getelementptr i9 %moves_node_x_V, i64 0, i64 2" [assessment/toplevel.cpp:153]   --->   Operation 102 'getelementptr' 'moves_node_x_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:153]   --->   Operation 103 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_2 = getelementptr i9 %moves_node_y_V, i64 0, i64 2" [assessment/toplevel.cpp:154]   --->   Operation 104 'getelementptr' 'moves_node_y_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:154]   --->   Operation 105 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%moves_target_addr_2 = getelementptr i11 %moves_target, i64 0, i64 2" [assessment/toplevel.cpp:155]   --->   Operation 106 'getelementptr' 'moves_target_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_2" [assessment/toplevel.cpp:155]   --->   Operation 107 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_17 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 3" [assessment/toplevel.cpp:151]   --->   Operation 108 'getelementptr' 'moves_node_f_score_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_17" [assessment/toplevel.cpp:151]   --->   Operation 109 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_17 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 3" [assessment/toplevel.cpp:152]   --->   Operation 110 'getelementptr' 'moves_node_g_score_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_17" [assessment/toplevel.cpp:152]   --->   Operation 111 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_17 = getelementptr i9 %moves_node_x_V, i64 0, i64 3" [assessment/toplevel.cpp:153]   --->   Operation 112 'getelementptr' 'moves_node_x_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_17" [assessment/toplevel.cpp:153]   --->   Operation 113 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_17 = getelementptr i9 %moves_node_y_V, i64 0, i64 3" [assessment/toplevel.cpp:154]   --->   Operation 114 'getelementptr' 'moves_node_y_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_17" [assessment/toplevel.cpp:154]   --->   Operation 115 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%moves_target_addr_17 = getelementptr i11 %moves_target, i64 0, i64 3" [assessment/toplevel.cpp:155]   --->   Operation 116 'getelementptr' 'moves_target_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_17" [assessment/toplevel.cpp:155]   --->   Operation 117 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_18 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 4" [assessment/toplevel.cpp:151]   --->   Operation 118 'getelementptr' 'moves_node_f_score_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_18" [assessment/toplevel.cpp:151]   --->   Operation 119 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_18 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 4" [assessment/toplevel.cpp:152]   --->   Operation 120 'getelementptr' 'moves_node_g_score_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_18" [assessment/toplevel.cpp:152]   --->   Operation 121 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_18 = getelementptr i9 %moves_node_x_V, i64 0, i64 4" [assessment/toplevel.cpp:153]   --->   Operation 122 'getelementptr' 'moves_node_x_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_18" [assessment/toplevel.cpp:153]   --->   Operation 123 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_18 = getelementptr i9 %moves_node_y_V, i64 0, i64 4" [assessment/toplevel.cpp:154]   --->   Operation 124 'getelementptr' 'moves_node_y_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_18" [assessment/toplevel.cpp:154]   --->   Operation 125 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%moves_target_addr_18 = getelementptr i11 %moves_target, i64 0, i64 4" [assessment/toplevel.cpp:155]   --->   Operation 126 'getelementptr' 'moves_target_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_18" [assessment/toplevel.cpp:155]   --->   Operation 127 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_5 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 5" [assessment/toplevel.cpp:151]   --->   Operation 128 'getelementptr' 'moves_node_f_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:151]   --->   Operation 129 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_5 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 5" [assessment/toplevel.cpp:152]   --->   Operation 130 'getelementptr' 'moves_node_g_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:152]   --->   Operation 131 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_5 = getelementptr i9 %moves_node_x_V, i64 0, i64 5" [assessment/toplevel.cpp:153]   --->   Operation 132 'getelementptr' 'moves_node_x_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:153]   --->   Operation 133 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_5 = getelementptr i9 %moves_node_y_V, i64 0, i64 5" [assessment/toplevel.cpp:154]   --->   Operation 134 'getelementptr' 'moves_node_y_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:154]   --->   Operation 135 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%moves_target_addr_5 = getelementptr i11 %moves_target, i64 0, i64 5" [assessment/toplevel.cpp:155]   --->   Operation 136 'getelementptr' 'moves_target_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_5" [assessment/toplevel.cpp:155]   --->   Operation 137 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 138 [2/2] (2.32ns)   --->   "%node_f_score_V = load i11 0" [assessment/toplevel.cpp:146]   --->   Operation 138 'load' 'node_f_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_6 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 6" [assessment/toplevel.cpp:151]   --->   Operation 139 'getelementptr' 'moves_node_f_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:151]   --->   Operation 140 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_6 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 6" [assessment/toplevel.cpp:152]   --->   Operation 141 'getelementptr' 'moves_node_g_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:152]   --->   Operation 142 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_6 = getelementptr i9 %moves_node_x_V, i64 0, i64 6" [assessment/toplevel.cpp:153]   --->   Operation 143 'getelementptr' 'moves_node_x_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:153]   --->   Operation 144 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_6 = getelementptr i9 %moves_node_y_V, i64 0, i64 6" [assessment/toplevel.cpp:154]   --->   Operation 145 'getelementptr' 'moves_node_y_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:154]   --->   Operation 146 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%moves_target_addr_6 = getelementptr i11 %moves_target, i64 0, i64 6" [assessment/toplevel.cpp:155]   --->   Operation 147 'getelementptr' 'moves_target_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_6" [assessment/toplevel.cpp:155]   --->   Operation 148 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_7 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 7" [assessment/toplevel.cpp:151]   --->   Operation 149 'getelementptr' 'moves_node_f_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:151]   --->   Operation 150 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_7 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 7" [assessment/toplevel.cpp:152]   --->   Operation 151 'getelementptr' 'moves_node_g_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:152]   --->   Operation 152 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_7 = getelementptr i9 %moves_node_x_V, i64 0, i64 7" [assessment/toplevel.cpp:153]   --->   Operation 153 'getelementptr' 'moves_node_x_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:153]   --->   Operation 154 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_7 = getelementptr i9 %moves_node_y_V, i64 0, i64 7" [assessment/toplevel.cpp:154]   --->   Operation 155 'getelementptr' 'moves_node_y_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:154]   --->   Operation 156 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%moves_target_addr_7 = getelementptr i11 %moves_target, i64 0, i64 7" [assessment/toplevel.cpp:155]   --->   Operation 157 'getelementptr' 'moves_target_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_7" [assessment/toplevel.cpp:155]   --->   Operation 158 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 159 [1/2] (2.32ns)   --->   "%node_f_score_V = load i11 0" [assessment/toplevel.cpp:146]   --->   Operation 159 'load' 'node_f_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_8 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 8" [assessment/toplevel.cpp:151]   --->   Operation 160 'getelementptr' 'moves_node_f_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:151]   --->   Operation 161 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_8 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 8" [assessment/toplevel.cpp:152]   --->   Operation 162 'getelementptr' 'moves_node_g_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:152]   --->   Operation 163 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_8 = getelementptr i9 %moves_node_x_V, i64 0, i64 8" [assessment/toplevel.cpp:153]   --->   Operation 164 'getelementptr' 'moves_node_x_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:153]   --->   Operation 165 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_8 = getelementptr i9 %moves_node_y_V, i64 0, i64 8" [assessment/toplevel.cpp:154]   --->   Operation 166 'getelementptr' 'moves_node_y_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:154]   --->   Operation 167 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%moves_target_addr_8 = getelementptr i11 %moves_target, i64 0, i64 8" [assessment/toplevel.cpp:155]   --->   Operation 168 'getelementptr' 'moves_target_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_8" [assessment/toplevel.cpp:155]   --->   Operation 169 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_9 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 9" [assessment/toplevel.cpp:151]   --->   Operation 170 'getelementptr' 'moves_node_f_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:151]   --->   Operation 171 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_9 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 9" [assessment/toplevel.cpp:152]   --->   Operation 172 'getelementptr' 'moves_node_g_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:152]   --->   Operation 173 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_9 = getelementptr i9 %moves_node_x_V, i64 0, i64 9" [assessment/toplevel.cpp:153]   --->   Operation 174 'getelementptr' 'moves_node_x_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:153]   --->   Operation 175 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_9 = getelementptr i9 %moves_node_y_V, i64 0, i64 9" [assessment/toplevel.cpp:154]   --->   Operation 176 'getelementptr' 'moves_node_y_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:154]   --->   Operation 177 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%moves_target_addr_9 = getelementptr i11 %moves_target, i64 0, i64 9" [assessment/toplevel.cpp:155]   --->   Operation 178 'getelementptr' 'moves_target_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_9" [assessment/toplevel.cpp:155]   --->   Operation 179 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 180 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:168]   --->   Operation 180 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_10 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 10" [assessment/toplevel.cpp:151]   --->   Operation 181 'getelementptr' 'moves_node_f_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:151]   --->   Operation 182 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_10 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 10" [assessment/toplevel.cpp:152]   --->   Operation 183 'getelementptr' 'moves_node_g_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:152]   --->   Operation 184 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_10 = getelementptr i9 %moves_node_x_V, i64 0, i64 10" [assessment/toplevel.cpp:153]   --->   Operation 185 'getelementptr' 'moves_node_x_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:153]   --->   Operation 186 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_10 = getelementptr i9 %moves_node_y_V, i64 0, i64 10" [assessment/toplevel.cpp:154]   --->   Operation 187 'getelementptr' 'moves_node_y_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:154]   --->   Operation 188 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%moves_target_addr_10 = getelementptr i11 %moves_target, i64 0, i64 10" [assessment/toplevel.cpp:155]   --->   Operation 189 'getelementptr' 'moves_target_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_10" [assessment/toplevel.cpp:155]   --->   Operation 190 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_11 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 11" [assessment/toplevel.cpp:151]   --->   Operation 191 'getelementptr' 'moves_node_f_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:151]   --->   Operation 192 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_11 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 11" [assessment/toplevel.cpp:152]   --->   Operation 193 'getelementptr' 'moves_node_g_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:152]   --->   Operation 194 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_11 = getelementptr i9 %moves_node_x_V, i64 0, i64 11" [assessment/toplevel.cpp:153]   --->   Operation 195 'getelementptr' 'moves_node_x_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:153]   --->   Operation 196 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_11 = getelementptr i9 %moves_node_y_V, i64 0, i64 11" [assessment/toplevel.cpp:154]   --->   Operation 197 'getelementptr' 'moves_node_y_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:154]   --->   Operation 198 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%moves_target_addr_11 = getelementptr i11 %moves_target, i64 0, i64 11" [assessment/toplevel.cpp:155]   --->   Operation 199 'getelementptr' 'moves_target_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_11" [assessment/toplevel.cpp:155]   --->   Operation 200 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 201 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:168]   --->   Operation 201 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_6 : Operation 202 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_16 = load i11 2" [assessment/toplevel.cpp:169]   --->   Operation 202 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 7 <SV = 6> <Delay = 2.42>
ST_7 : Operation 203 [2/2] (2.32ns)   --->   "%node_g_score_V = load i11 0" [assessment/toplevel.cpp:146]   --->   Operation 203 'load' 'node_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_7 : Operation 204 [2/2] (2.32ns)   --->   "%node_x_V = load i9 0" [assessment/toplevel.cpp:146]   --->   Operation 204 'load' 'node_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_7 : Operation 205 [2/2] (2.32ns)   --->   "%node_y_V = load i9 0" [assessment/toplevel.cpp:146]   --->   Operation 205 'load' 'node_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_12 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 12" [assessment/toplevel.cpp:151]   --->   Operation 206 'getelementptr' 'moves_node_f_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:151]   --->   Operation 207 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_12 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 12" [assessment/toplevel.cpp:152]   --->   Operation 208 'getelementptr' 'moves_node_g_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:152]   --->   Operation 209 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_12 = getelementptr i9 %moves_node_x_V, i64 0, i64 12" [assessment/toplevel.cpp:153]   --->   Operation 210 'getelementptr' 'moves_node_x_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:153]   --->   Operation 211 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_12 = getelementptr i9 %moves_node_y_V, i64 0, i64 12" [assessment/toplevel.cpp:154]   --->   Operation 212 'getelementptr' 'moves_node_y_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:154]   --->   Operation 213 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%moves_target_addr_12 = getelementptr i11 %moves_target, i64 0, i64 12" [assessment/toplevel.cpp:155]   --->   Operation 214 'getelementptr' 'moves_target_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_12" [assessment/toplevel.cpp:155]   --->   Operation 215 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_13 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 13" [assessment/toplevel.cpp:151]   --->   Operation 216 'getelementptr' 'moves_node_f_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:151]   --->   Operation 217 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_13 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 13" [assessment/toplevel.cpp:152]   --->   Operation 218 'getelementptr' 'moves_node_g_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:152]   --->   Operation 219 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_13 = getelementptr i9 %moves_node_x_V, i64 0, i64 13" [assessment/toplevel.cpp:153]   --->   Operation 220 'getelementptr' 'moves_node_x_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:153]   --->   Operation 221 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_13 = getelementptr i9 %moves_node_y_V, i64 0, i64 13" [assessment/toplevel.cpp:154]   --->   Operation 222 'getelementptr' 'moves_node_y_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:154]   --->   Operation 223 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%moves_target_addr_13 = getelementptr i11 %moves_target, i64 0, i64 13" [assessment/toplevel.cpp:155]   --->   Operation 224 'getelementptr' 'moves_target_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_13" [assessment/toplevel.cpp:155]   --->   Operation 225 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%open_set_size_load = load i16 %open_set_size"   --->   Operation 226 'load' 'open_set_size_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_load, i32 1, i32 15" [assessment/toplevel.cpp:168]   --->   Operation 227 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (2.31ns)   --->   "%icmp_ln168 = icmp_ne  i15 %tmp, i15 0" [assessment/toplevel.cpp:168]   --->   Operation 228 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (2.42ns)   --->   "%icmp_ln169 = icmp_ugt  i16 %open_set_size_load, i16 2" [assessment/toplevel.cpp:169]   --->   Operation 229 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_16 = load i11 2" [assessment/toplevel.cpp:169]   --->   Operation 230 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_y_V, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 231 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_x_V, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 232 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_g_score_V, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 233 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_f_score_V, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 234 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/2] (2.32ns)   --->   "%node_g_score_V = load i11 0" [assessment/toplevel.cpp:146]   --->   Operation 235 'load' 'node_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_8 : Operation 236 [1/2] (2.32ns)   --->   "%node_x_V = load i9 0" [assessment/toplevel.cpp:146]   --->   Operation 236 'load' 'node_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_8 : Operation 237 [1/2] (2.32ns)   --->   "%node_y_V = load i9 0" [assessment/toplevel.cpp:146]   --->   Operation 237 'load' 'node_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_14 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 14" [assessment/toplevel.cpp:151]   --->   Operation 238 'getelementptr' 'moves_node_f_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:151]   --->   Operation 239 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_14 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 14" [assessment/toplevel.cpp:152]   --->   Operation 240 'getelementptr' 'moves_node_g_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:152]   --->   Operation 241 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_14 = getelementptr i9 %moves_node_x_V, i64 0, i64 14" [assessment/toplevel.cpp:153]   --->   Operation 242 'getelementptr' 'moves_node_x_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:153]   --->   Operation 243 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_14 = getelementptr i9 %moves_node_y_V, i64 0, i64 14" [assessment/toplevel.cpp:154]   --->   Operation 244 'getelementptr' 'moves_node_y_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:154]   --->   Operation 245 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%moves_target_addr_14 = getelementptr i11 %moves_target, i64 0, i64 14" [assessment/toplevel.cpp:155]   --->   Operation 246 'getelementptr' 'moves_target_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_14" [assessment/toplevel.cpp:155]   --->   Operation 247 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_15 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 15" [assessment/toplevel.cpp:151]   --->   Operation 248 'getelementptr' 'moves_node_f_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (2.32ns)   --->   "%store_ln151 = store i11 0, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:151]   --->   Operation 249 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_15 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 15" [assessment/toplevel.cpp:152]   --->   Operation 250 'getelementptr' 'moves_node_g_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (2.32ns)   --->   "%store_ln152 = store i11 0, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:152]   --->   Operation 251 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_15 = getelementptr i9 %moves_node_x_V, i64 0, i64 15" [assessment/toplevel.cpp:153]   --->   Operation 252 'getelementptr' 'moves_node_x_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (2.32ns)   --->   "%store_ln153 = store i9 0, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:153]   --->   Operation 253 'store' 'store_ln153' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_15 = getelementptr i9 %moves_node_y_V, i64 0, i64 15" [assessment/toplevel.cpp:154]   --->   Operation 254 'getelementptr' 'moves_node_y_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (2.32ns)   --->   "%store_ln154 = store i9 0, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:154]   --->   Operation 255 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%moves_target_addr_15 = getelementptr i11 %moves_target, i64 0, i64 15" [assessment/toplevel.cpp:155]   --->   Operation 256 'getelementptr' 'moves_target_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (2.32ns)   --->   "%store_ln155 = store i11 0, i4 %moves_target_addr_15" [assessment/toplevel.cpp:155]   --->   Operation 257 'store' 'store_ln155' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 258 [1/1] (0.69ns)   --->   "%select_ln168 = select i1 %icmp_ln168, i11 %open_set_heap_f_score_V_load, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 258 'select' 'select_ln168' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.69ns)   --->   "%select_ln169 = select i1 %icmp_ln169, i11 %open_set_heap_f_score_V_load_16, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 259 'select' 'select_ln169' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 260 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168"   --->   Operation 260 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (1.88ns)   --->   "%icmp_ln878_16 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169"   --->   Operation 261 'icmp' 'icmp_ln878_16' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.97ns)   --->   "%and_ln172 = and i1 %icmp_ln878, i1 %icmp_ln878_16" [assessment/toplevel.cpp:172]   --->   Operation 262 'and' 'and_ln172' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 263 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_8 : Operation 264 [1/1] (1.88ns)   --->   "%icmp_ln878_17 = icmp_ult  i11 %select_ln168, i11 %select_ln169"   --->   Operation 264 'icmp' 'icmp_ln878_17' <Predicate = (!and_ln172)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_17, void, void" [assessment/toplevel.cpp:177]   --->   Operation 265 'br' 'br_ln177' <Predicate = (!and_ln172)> <Delay = 0.00>
ST_8 : Operation 266 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_16 = load i11 2" [assessment/toplevel.cpp:137]   --->   Operation 266 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (!and_ln172 & !icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_8 : Operation 267 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_16 = load i9 2" [assessment/toplevel.cpp:138]   --->   Operation 267 'load' 'open_set_heap_x_V_load_16' <Predicate = (!and_ln172 & !icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_8 : Operation 268 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_16 = load i9 2" [assessment/toplevel.cpp:139]   --->   Operation 268 'load' 'open_set_heap_y_V_load_16' <Predicate = (!and_ln172 & !icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_8 : Operation 269 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:137]   --->   Operation 269 'load' 'open_set_heap_g_score_V_load' <Predicate = (!and_ln172 & icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_8 : Operation 270 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:138]   --->   Operation 270 'load' 'open_set_heap_x_V_load' <Predicate = (!and_ln172 & icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_8 : Operation 271 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:139]   --->   Operation 271 'load' 'open_set_heap_y_V_load' <Predicate = (!and_ln172 & icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 272 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_16, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:136]   --->   Operation 272 'store' 'store_ln136' <Predicate = (!icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 273 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_16 = load i11 2" [assessment/toplevel.cpp:137]   --->   Operation 273 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (!icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_9 : Operation 274 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_16, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:137]   --->   Operation 274 'store' 'store_ln137' <Predicate = (!icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 275 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_16 = load i9 2" [assessment/toplevel.cpp:138]   --->   Operation 275 'load' 'open_set_heap_x_V_load_16' <Predicate = (!icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_9 : Operation 276 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_16, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:138]   --->   Operation 276 'store' 'store_ln138' <Predicate = (!icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_9 : Operation 277 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_16 = load i9 2" [assessment/toplevel.cpp:139]   --->   Operation 277 'load' 'open_set_heap_y_V_load_16' <Predicate = (!icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_9 : Operation 278 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.1_ifconv"   --->   Operation 278 'br' 'br_ln0' <Predicate = (!icmp_ln878_17)> <Delay = 1.58>
ST_9 : Operation 279 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:136]   --->   Operation 279 'store' 'store_ln136' <Predicate = (icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 280 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:137]   --->   Operation 280 'load' 'open_set_heap_g_score_V_load' <Predicate = (icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_9 : Operation 281 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:137]   --->   Operation 281 'store' 'store_ln137' <Predicate = (icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 282 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:138]   --->   Operation 282 'load' 'open_set_heap_x_V_load' <Predicate = (icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_9 : Operation 283 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:138]   --->   Operation 283 'store' 'store_ln138' <Predicate = (icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_9 : Operation 284 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:139]   --->   Operation 284 'load' 'open_set_heap_y_V_load' <Predicate = (icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_9 : Operation 285 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.1_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 285 'br' 'br_ln183' <Predicate = (icmp_ln878_17)> <Delay = 1.58>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%current_1_0 = phi i2 1, void, i2 2, void"   --->   Operation 286 'phi' 'current_1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 0, i4 %moves_target_addr" [assessment/toplevel.cpp:180]   --->   Operation 287 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %current_1_0, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 288 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln163 = or i3 %shl_ln, i3 1" [assessment/toplevel.cpp:163]   --->   Operation 289 'or' 'or_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i3 %or_ln163" [assessment/toplevel.cpp:168]   --->   Operation 290 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_1 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168" [assessment/toplevel.cpp:168]   --->   Operation 291 'getelementptr' 'open_set_heap_f_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_18 = load i11 %open_set_heap_f_score_V_addr_1" [assessment/toplevel.cpp:168]   --->   Operation 292 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 10 <SV = 9> <Delay = 3.97>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%storemerge_0 = phi i9 %open_set_heap_y_V_load, void, i9 %open_set_heap_y_V_load_16, void" [assessment/toplevel.cpp:139]   --->   Operation 293 'phi' 'storemerge_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:139]   --->   Operation 294 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_10 : Operation 295 [1/1] (1.65ns)   --->   "%add_ln164 = add i3 %shl_ln, i3 2" [assessment/toplevel.cpp:164]   --->   Operation 295 'add' 'add_ln164' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_18 = load i11 %open_set_heap_f_score_V_addr_1" [assessment/toplevel.cpp:168]   --->   Operation 296 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %add_ln164" [assessment/toplevel.cpp:169]   --->   Operation 297 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169" [assessment/toplevel.cpp:169]   --->   Operation 298 'getelementptr' 'open_set_heap_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_19 = load i11 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:169]   --->   Operation 299 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 11 <SV = 10> <Delay = 2.42>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i3 %or_ln163" [assessment/toplevel.cpp:164]   --->   Operation 300 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln168_15 = zext i3 %add_ln164" [assessment/toplevel.cpp:168]   --->   Operation 301 'zext' 'zext_ln168_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (2.42ns)   --->   "%icmp_ln168_1 = icmp_ult  i16 %zext_ln164, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 302 'icmp' 'icmp_ln168_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (2.42ns)   --->   "%icmp_ln169_1 = icmp_ult  i16 %zext_ln168_15, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 303 'icmp' 'icmp_ln169_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_19 = load i11 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:169]   --->   Operation 304 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i2 %current_1_0" [assessment/toplevel.cpp:139]   --->   Operation 305 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.69ns)   --->   "%select_ln168_1 = select i1 %icmp_ln168_1, i11 %open_set_heap_f_score_V_load_18, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 306 'select' 'select_ln168_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.69ns)   --->   "%select_ln169_1 = select i1 %icmp_ln169_1, i11 %open_set_heap_f_score_V_load_19, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 307 'select' 'select_ln169_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (1.88ns)   --->   "%icmp_ln878_1 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_1"   --->   Operation 308 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (1.88ns)   --->   "%icmp_ln878_18 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_1"   --->   Operation 309 'icmp' 'icmp_ln878_18' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.97ns)   --->   "%and_ln172_1 = and i1 %icmp_ln878_1, i1 %icmp_ln878_18" [assessment/toplevel.cpp:172]   --->   Operation 310 'and' 'and_ln172_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_1, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 311 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_12 : Operation 312 [1/1] (1.88ns)   --->   "%icmp_ln878_19 = icmp_ult  i11 %select_ln168_1, i11 %select_ln169_1"   --->   Operation 312 'icmp' 'icmp_ln878_19' <Predicate = (!and_ln172_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_19, void, void" [assessment/toplevel.cpp:177]   --->   Operation 313 'br' 'br_ln177' <Predicate = (!and_ln172_1)> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_19, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:136]   --->   Operation 314 'store' 'store_ln136' <Predicate = (!and_ln172_1 & !icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169" [assessment/toplevel.cpp:137]   --->   Operation 315 'getelementptr' 'open_set_heap_g_score_V_addr' <Predicate = (!and_ln172_1 & !icmp_ln878_19)> <Delay = 0.00>
ST_12 : Operation 316 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_18 = load i11 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:137]   --->   Operation 316 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!and_ln172_1 & !icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169" [assessment/toplevel.cpp:138]   --->   Operation 317 'getelementptr' 'open_set_heap_x_V_addr' <Predicate = (!and_ln172_1 & !icmp_ln878_19)> <Delay = 0.00>
ST_12 : Operation 318 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_17 = load i11 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:138]   --->   Operation 318 'load' 'open_set_heap_x_V_load_17' <Predicate = (!and_ln172_1 & !icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169" [assessment/toplevel.cpp:139]   --->   Operation 319 'getelementptr' 'open_set_heap_y_V_addr' <Predicate = (!and_ln172_1 & !icmp_ln878_19)> <Delay = 0.00>
ST_12 : Operation 320 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_17 = load i11 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:139]   --->   Operation 320 'load' 'open_set_heap_y_V_load_17' <Predicate = (!and_ln172_1 & !icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_12 : Operation 321 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_18, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:136]   --->   Operation 321 'store' 'store_ln136' <Predicate = (!and_ln172_1 & icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_1 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168" [assessment/toplevel.cpp:137]   --->   Operation 322 'getelementptr' 'open_set_heap_g_score_V_addr_1' <Predicate = (!and_ln172_1 & icmp_ln878_19)> <Delay = 0.00>
ST_12 : Operation 323 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_17 = load i11 %open_set_heap_g_score_V_addr_1" [assessment/toplevel.cpp:137]   --->   Operation 323 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (!and_ln172_1 & icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_1 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168" [assessment/toplevel.cpp:138]   --->   Operation 324 'getelementptr' 'open_set_heap_x_V_addr_1' <Predicate = (!and_ln172_1 & icmp_ln878_19)> <Delay = 0.00>
ST_12 : Operation 325 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i11 %open_set_heap_x_V_addr_1" [assessment/toplevel.cpp:138]   --->   Operation 325 'load' 'open_set_heap_x_V_load_1' <Predicate = (!and_ln172_1 & icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_1 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168" [assessment/toplevel.cpp:139]   --->   Operation 326 'getelementptr' 'open_set_heap_y_V_addr_1' <Predicate = (!and_ln172_1 & icmp_ln878_19)> <Delay = 0.00>
ST_12 : Operation 327 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i11 %open_set_heap_y_V_addr_1" [assessment/toplevel.cpp:139]   --->   Operation 327 'load' 'open_set_heap_y_V_load_1' <Predicate = (!and_ln172_1 & icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 13 <SV = 12> <Delay = 4.64>
ST_13 : Operation 328 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_18 = load i11 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:137]   --->   Operation 328 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_13 : Operation 329 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_18, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:137]   --->   Operation 329 'store' 'store_ln137' <Predicate = (!icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_13 : Operation 330 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_17 = load i11 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:138]   --->   Operation 330 'load' 'open_set_heap_x_V_load_17' <Predicate = (!icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_13 : Operation 331 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_17, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:138]   --->   Operation 331 'store' 'store_ln138' <Predicate = (!icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_13 : Operation 332 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_17 = load i11 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:139]   --->   Operation 332 'load' 'open_set_heap_y_V_load_17' <Predicate = (!icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_13 : Operation 333 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.2_ifconv"   --->   Operation 333 'br' 'br_ln0' <Predicate = (!icmp_ln878_19)> <Delay = 1.58>
ST_13 : Operation 334 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_17 = load i11 %open_set_heap_g_score_V_addr_1" [assessment/toplevel.cpp:137]   --->   Operation 334 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_13 : Operation 335 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_17, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:137]   --->   Operation 335 'store' 'store_ln137' <Predicate = (icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_13 : Operation 336 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i11 %open_set_heap_x_V_addr_1" [assessment/toplevel.cpp:138]   --->   Operation 336 'load' 'open_set_heap_x_V_load_1' <Predicate = (icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_13 : Operation 337 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_1, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:138]   --->   Operation 337 'store' 'store_ln138' <Predicate = (icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_13 : Operation 338 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i11 %open_set_heap_y_V_addr_1" [assessment/toplevel.cpp:139]   --->   Operation 338 'load' 'open_set_heap_y_V_load_1' <Predicate = (icmp_ln878_19)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_13 : Operation 339 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.2_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 339 'br' 'br_ln183' <Predicate = (icmp_ln878_19)> <Delay = 1.58>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%current_1_1 = phi i3 %or_ln163, void, i3 %add_ln164, void" [assessment/toplevel.cpp:163]   --->   Operation 340 'phi' 'current_1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %zext_ln139, i4 %moves_target_addr_1" [assessment/toplevel.cpp:180]   --->   Operation 341 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln163_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %current_1_1, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 342 'bitconcatenate' 'shl_ln163_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln163_1 = or i4 %shl_ln163_1, i4 1" [assessment/toplevel.cpp:163]   --->   Operation 343 'or' 'or_ln163_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i4 %or_ln163_1" [assessment/toplevel.cpp:168]   --->   Operation 344 'zext' 'zext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_2 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_1" [assessment/toplevel.cpp:168]   --->   Operation 345 'getelementptr' 'open_set_heap_f_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_20 = load i11 %open_set_heap_f_score_V_addr_2" [assessment/toplevel.cpp:168]   --->   Operation 346 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 14 <SV = 13> <Delay = 4.05>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%storemerge_1 = phi i9 %open_set_heap_y_V_load_1, void, i9 %open_set_heap_y_V_load_17, void" [assessment/toplevel.cpp:139]   --->   Operation 347 'phi' 'storemerge_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_1, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:139]   --->   Operation 348 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %shl_ln163_1" [assessment/toplevel.cpp:163]   --->   Operation 349 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (1.73ns)   --->   "%add_ln164_1 = add i5 %zext_ln163, i5 2" [assessment/toplevel.cpp:164]   --->   Operation 350 'add' 'add_ln164_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_20 = load i11 %open_set_heap_f_score_V_addr_2" [assessment/toplevel.cpp:168]   --->   Operation 351 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i5 %add_ln164_1" [assessment/toplevel.cpp:169]   --->   Operation 352 'zext' 'zext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_31 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_1" [assessment/toplevel.cpp:169]   --->   Operation 353 'getelementptr' 'open_set_heap_f_score_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_21 = load i11 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:169]   --->   Operation 354 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 15 <SV = 14> <Delay = 2.42>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i4 %or_ln163_1" [assessment/toplevel.cpp:164]   --->   Operation 355 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln168_16 = zext i5 %add_ln164_1" [assessment/toplevel.cpp:168]   --->   Operation 356 'zext' 'zext_ln168_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (2.42ns)   --->   "%icmp_ln168_2 = icmp_ult  i16 %zext_ln164_1, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 357 'icmp' 'icmp_ln168_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/1] (2.42ns)   --->   "%icmp_ln169_2 = icmp_ult  i16 %zext_ln168_16, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 358 'icmp' 'icmp_ln169_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 359 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_21 = load i11 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:169]   --->   Operation 359 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i3 %current_1_1" [assessment/toplevel.cpp:139]   --->   Operation 360 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln164_2 = zext i4 %or_ln163_1" [assessment/toplevel.cpp:164]   --->   Operation 361 'zext' 'zext_ln164_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.69ns)   --->   "%select_ln168_2 = select i1 %icmp_ln168_2, i11 %open_set_heap_f_score_V_load_20, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 362 'select' 'select_ln168_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 363 [1/1] (0.69ns)   --->   "%select_ln169_2 = select i1 %icmp_ln169_2, i11 %open_set_heap_f_score_V_load_21, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 363 'select' 'select_ln169_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 364 [1/1] (1.88ns)   --->   "%icmp_ln878_2 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_2"   --->   Operation 364 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (1.88ns)   --->   "%icmp_ln878_20 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_2"   --->   Operation 365 'icmp' 'icmp_ln878_20' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [1/1] (0.97ns)   --->   "%and_ln172_2 = and i1 %icmp_ln878_2, i1 %icmp_ln878_20" [assessment/toplevel.cpp:172]   --->   Operation 366 'and' 'and_ln172_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_2, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 367 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_16 : Operation 368 [1/1] (1.88ns)   --->   "%icmp_ln878_21 = icmp_ult  i11 %select_ln168_2, i11 %select_ln169_2"   --->   Operation 368 'icmp' 'icmp_ln878_21' <Predicate = (!and_ln172_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_21, void, void" [assessment/toplevel.cpp:177]   --->   Operation 369 'br' 'br_ln177' <Predicate = (!and_ln172_2)> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_21, i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:136]   --->   Operation 370 'store' 'store_ln136' <Predicate = (!and_ln172_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_31 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_1" [assessment/toplevel.cpp:137]   --->   Operation 371 'getelementptr' 'open_set_heap_g_score_V_addr_31' <Predicate = (!and_ln172_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_16 : Operation 372 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_19 = load i11 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:137]   --->   Operation 372 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (!and_ln172_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_31 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_1" [assessment/toplevel.cpp:138]   --->   Operation 373 'getelementptr' 'open_set_heap_x_V_addr_31' <Predicate = (!and_ln172_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_16 : Operation 374 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_18 = load i11 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:138]   --->   Operation 374 'load' 'open_set_heap_x_V_load_18' <Predicate = (!and_ln172_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_31 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_1" [assessment/toplevel.cpp:139]   --->   Operation 375 'getelementptr' 'open_set_heap_y_V_addr_31' <Predicate = (!and_ln172_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_16 : Operation 376 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_18 = load i11 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:139]   --->   Operation 376 'load' 'open_set_heap_y_V_load_18' <Predicate = (!and_ln172_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_16 : Operation 377 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_20, i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:136]   --->   Operation 377 'store' 'store_ln136' <Predicate = (!and_ln172_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_16 : Operation 378 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_2 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_1" [assessment/toplevel.cpp:137]   --->   Operation 378 'getelementptr' 'open_set_heap_g_score_V_addr_2' <Predicate = (!and_ln172_2 & icmp_ln878_21)> <Delay = 0.00>
ST_16 : Operation 379 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_2 = load i11 %open_set_heap_g_score_V_addr_2" [assessment/toplevel.cpp:137]   --->   Operation 379 'load' 'open_set_heap_g_score_V_load_2' <Predicate = (!and_ln172_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_2 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_1" [assessment/toplevel.cpp:138]   --->   Operation 380 'getelementptr' 'open_set_heap_x_V_addr_2' <Predicate = (!and_ln172_2 & icmp_ln878_21)> <Delay = 0.00>
ST_16 : Operation 381 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i11 %open_set_heap_x_V_addr_2" [assessment/toplevel.cpp:138]   --->   Operation 381 'load' 'open_set_heap_x_V_load_2' <Predicate = (!and_ln172_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_16 : Operation 382 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_2 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_1" [assessment/toplevel.cpp:139]   --->   Operation 382 'getelementptr' 'open_set_heap_y_V_addr_2' <Predicate = (!and_ln172_2 & icmp_ln878_21)> <Delay = 0.00>
ST_16 : Operation 383 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i11 %open_set_heap_y_V_addr_2" [assessment/toplevel.cpp:139]   --->   Operation 383 'load' 'open_set_heap_y_V_load_2' <Predicate = (!and_ln172_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 17 <SV = 16> <Delay = 4.64>
ST_17 : Operation 384 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_19 = load i11 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:137]   --->   Operation 384 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_17 : Operation 385 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_19, i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:137]   --->   Operation 385 'store' 'store_ln137' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_17 : Operation 386 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_18 = load i11 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:138]   --->   Operation 386 'load' 'open_set_heap_x_V_load_18' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_17 : Operation 387 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_18, i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:138]   --->   Operation 387 'store' 'store_ln138' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_17 : Operation 388 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_18 = load i11 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:139]   --->   Operation 388 'load' 'open_set_heap_y_V_load_18' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_17 : Operation 389 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.3_ifconv"   --->   Operation 389 'br' 'br_ln0' <Predicate = (!icmp_ln878_21)> <Delay = 1.58>
ST_17 : Operation 390 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_2 = load i11 %open_set_heap_g_score_V_addr_2" [assessment/toplevel.cpp:137]   --->   Operation 390 'load' 'open_set_heap_g_score_V_load_2' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_17 : Operation 391 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_2, i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:137]   --->   Operation 391 'store' 'store_ln137' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_17 : Operation 392 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i11 %open_set_heap_x_V_addr_2" [assessment/toplevel.cpp:138]   --->   Operation 392 'load' 'open_set_heap_x_V_load_2' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_17 : Operation 393 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_2, i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:138]   --->   Operation 393 'store' 'store_ln138' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_17 : Operation 394 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i11 %open_set_heap_y_V_addr_2" [assessment/toplevel.cpp:139]   --->   Operation 394 'load' 'open_set_heap_y_V_load_2' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_17 : Operation 395 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.3_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 395 'br' 'br_ln183' <Predicate = (icmp_ln878_21)> <Delay = 1.58>
ST_17 : Operation 396 [1/1] (0.00ns)   --->   "%current_1_2 = phi i5 %zext_ln164_2, void, i5 %add_ln164_1, void" [assessment/toplevel.cpp:164]   --->   Operation 396 'phi' 'current_1_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 397 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %zext_ln139_1, i4 %moves_target_addr_2" [assessment/toplevel.cpp:180]   --->   Operation 397 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_17 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln163_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %current_1_2, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 398 'bitconcatenate' 'shl_ln163_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%or_ln163_2 = or i6 %shl_ln163_2, i6 1" [assessment/toplevel.cpp:163]   --->   Operation 399 'or' 'or_ln163_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (1.82ns)   --->   "%add_ln164_2 = add i6 %shl_ln163_2, i6 2" [assessment/toplevel.cpp:164]   --->   Operation 400 'add' 'add_ln164_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i6 %or_ln163_2" [assessment/toplevel.cpp:168]   --->   Operation 401 'zext' 'zext_ln168_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_3 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_2" [assessment/toplevel.cpp:168]   --->   Operation 402 'getelementptr' 'open_set_heap_f_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 403 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_22 = load i11 %open_set_heap_f_score_V_addr_3" [assessment/toplevel.cpp:168]   --->   Operation 403 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 404 [1/1] (0.00ns)   --->   "%storemerge_2 = phi i9 %open_set_heap_y_V_load_2, void, i9 %open_set_heap_y_V_load_18, void" [assessment/toplevel.cpp:139]   --->   Operation 404 'phi' 'storemerge_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 405 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_2, i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:139]   --->   Operation 405 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_18 : Operation 406 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_22 = load i11 %open_set_heap_f_score_V_addr_3" [assessment/toplevel.cpp:168]   --->   Operation 406 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_18 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i6 %add_ln164_2" [assessment/toplevel.cpp:169]   --->   Operation 407 'zext' 'zext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 408 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_32 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_2" [assessment/toplevel.cpp:169]   --->   Operation 408 'getelementptr' 'open_set_heap_f_score_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 409 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_23 = load i11 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:169]   --->   Operation 409 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 19 <SV = 18> <Delay = 2.42>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln164_3 = zext i6 %or_ln163_2" [assessment/toplevel.cpp:164]   --->   Operation 410 'zext' 'zext_ln164_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln168_17 = zext i6 %add_ln164_2" [assessment/toplevel.cpp:168]   --->   Operation 411 'zext' 'zext_ln168_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 412 [1/1] (2.42ns)   --->   "%icmp_ln168_3 = icmp_ult  i16 %zext_ln164_3, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 412 'icmp' 'icmp_ln168_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 413 [1/1] (2.42ns)   --->   "%icmp_ln169_3 = icmp_ult  i16 %zext_ln168_17, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 413 'icmp' 'icmp_ln169_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 414 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_23 = load i11 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:169]   --->   Operation 414 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 20 <SV = 19> <Delay = 6.30>
ST_20 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i5 %current_1_2" [assessment/toplevel.cpp:139]   --->   Operation 415 'zext' 'zext_ln139_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 416 [1/1] (0.69ns)   --->   "%select_ln168_3 = select i1 %icmp_ln168_3, i11 %open_set_heap_f_score_V_load_22, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 416 'select' 'select_ln168_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 417 [1/1] (0.69ns)   --->   "%select_ln169_3 = select i1 %icmp_ln169_3, i11 %open_set_heap_f_score_V_load_23, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 417 'select' 'select_ln169_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 418 [1/1] (1.88ns)   --->   "%icmp_ln878_3 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_3"   --->   Operation 418 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 419 [1/1] (1.88ns)   --->   "%icmp_ln878_22 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_3"   --->   Operation 419 'icmp' 'icmp_ln878_22' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 420 [1/1] (0.97ns)   --->   "%and_ln172_3 = and i1 %icmp_ln878_3, i1 %icmp_ln878_22" [assessment/toplevel.cpp:172]   --->   Operation 420 'and' 'and_ln172_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 421 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_3, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 421 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_20 : Operation 422 [1/1] (1.88ns)   --->   "%icmp_ln878_23 = icmp_ult  i11 %select_ln168_3, i11 %select_ln169_3"   --->   Operation 422 'icmp' 'icmp_ln878_23' <Predicate = (!and_ln172_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_23, void, void" [assessment/toplevel.cpp:177]   --->   Operation 423 'br' 'br_ln177' <Predicate = (!and_ln172_3)> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_23, i4 %moves_node_f_score_V_addr_17" [assessment/toplevel.cpp:136]   --->   Operation 424 'store' 'store_ln136' <Predicate = (!and_ln172_3 & !icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_32 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_2" [assessment/toplevel.cpp:137]   --->   Operation 425 'getelementptr' 'open_set_heap_g_score_V_addr_32' <Predicate = (!and_ln172_3 & !icmp_ln878_23)> <Delay = 0.00>
ST_20 : Operation 426 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_20 = load i11 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:137]   --->   Operation 426 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!and_ln172_3 & !icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_32 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_2" [assessment/toplevel.cpp:138]   --->   Operation 427 'getelementptr' 'open_set_heap_x_V_addr_32' <Predicate = (!and_ln172_3 & !icmp_ln878_23)> <Delay = 0.00>
ST_20 : Operation 428 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_19 = load i11 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:138]   --->   Operation 428 'load' 'open_set_heap_x_V_load_19' <Predicate = (!and_ln172_3 & !icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_20 : Operation 429 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_32 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_2" [assessment/toplevel.cpp:139]   --->   Operation 429 'getelementptr' 'open_set_heap_y_V_addr_32' <Predicate = (!and_ln172_3 & !icmp_ln878_23)> <Delay = 0.00>
ST_20 : Operation 430 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_19 = load i11 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:139]   --->   Operation 430 'load' 'open_set_heap_y_V_load_19' <Predicate = (!and_ln172_3 & !icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_20 : Operation 431 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_22, i4 %moves_node_f_score_V_addr_17" [assessment/toplevel.cpp:136]   --->   Operation 431 'store' 'store_ln136' <Predicate = (!and_ln172_3 & icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_3 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_2" [assessment/toplevel.cpp:137]   --->   Operation 432 'getelementptr' 'open_set_heap_g_score_V_addr_3' <Predicate = (!and_ln172_3 & icmp_ln878_23)> <Delay = 0.00>
ST_20 : Operation 433 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_3 = load i11 %open_set_heap_g_score_V_addr_3" [assessment/toplevel.cpp:137]   --->   Operation 433 'load' 'open_set_heap_g_score_V_load_3' <Predicate = (!and_ln172_3 & icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_3 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_2" [assessment/toplevel.cpp:138]   --->   Operation 434 'getelementptr' 'open_set_heap_x_V_addr_3' <Predicate = (!and_ln172_3 & icmp_ln878_23)> <Delay = 0.00>
ST_20 : Operation 435 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i11 %open_set_heap_x_V_addr_3" [assessment/toplevel.cpp:138]   --->   Operation 435 'load' 'open_set_heap_x_V_load_3' <Predicate = (!and_ln172_3 & icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_3 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_2" [assessment/toplevel.cpp:139]   --->   Operation 436 'getelementptr' 'open_set_heap_y_V_addr_3' <Predicate = (!and_ln172_3 & icmp_ln878_23)> <Delay = 0.00>
ST_20 : Operation 437 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i11 %open_set_heap_y_V_addr_3" [assessment/toplevel.cpp:139]   --->   Operation 437 'load' 'open_set_heap_y_V_load_3' <Predicate = (!and_ln172_3 & icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 21 <SV = 20> <Delay = 4.64>
ST_21 : Operation 438 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_20 = load i11 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:137]   --->   Operation 438 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_21 : Operation 439 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_20, i4 %moves_node_g_score_V_addr_17" [assessment/toplevel.cpp:137]   --->   Operation 439 'store' 'store_ln137' <Predicate = (!icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_21 : Operation 440 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_19 = load i11 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:138]   --->   Operation 440 'load' 'open_set_heap_x_V_load_19' <Predicate = (!icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_21 : Operation 441 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_19, i4 %moves_node_x_V_addr_17" [assessment/toplevel.cpp:138]   --->   Operation 441 'store' 'store_ln138' <Predicate = (!icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 442 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_19 = load i11 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:139]   --->   Operation 442 'load' 'open_set_heap_y_V_load_19' <Predicate = (!icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_21 : Operation 443 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.4_ifconv"   --->   Operation 443 'br' 'br_ln0' <Predicate = (!icmp_ln878_23)> <Delay = 1.58>
ST_21 : Operation 444 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_3 = load i11 %open_set_heap_g_score_V_addr_3" [assessment/toplevel.cpp:137]   --->   Operation 444 'load' 'open_set_heap_g_score_V_load_3' <Predicate = (icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_21 : Operation 445 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_3, i4 %moves_node_g_score_V_addr_17" [assessment/toplevel.cpp:137]   --->   Operation 445 'store' 'store_ln137' <Predicate = (icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_21 : Operation 446 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i11 %open_set_heap_x_V_addr_3" [assessment/toplevel.cpp:138]   --->   Operation 446 'load' 'open_set_heap_x_V_load_3' <Predicate = (icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_21 : Operation 447 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_3, i4 %moves_node_x_V_addr_17" [assessment/toplevel.cpp:138]   --->   Operation 447 'store' 'store_ln138' <Predicate = (icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 448 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i11 %open_set_heap_y_V_addr_3" [assessment/toplevel.cpp:139]   --->   Operation 448 'load' 'open_set_heap_y_V_load_3' <Predicate = (icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_21 : Operation 449 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.4_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 449 'br' 'br_ln183' <Predicate = (icmp_ln878_23)> <Delay = 1.58>
ST_21 : Operation 450 [1/1] (0.00ns)   --->   "%current_1_3 = phi i6 %or_ln163_2, void, i6 %add_ln164_2, void" [assessment/toplevel.cpp:163]   --->   Operation 450 'phi' 'current_1_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 451 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %zext_ln139_2, i4 %moves_target_addr_17" [assessment/toplevel.cpp:180]   --->   Operation 451 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_21 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln163_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %current_1_3, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 452 'bitconcatenate' 'shl_ln163_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 453 [1/1] (0.00ns)   --->   "%or_ln163_3 = or i7 %shl_ln163_3, i7 1" [assessment/toplevel.cpp:163]   --->   Operation 453 'or' 'or_ln163_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln168_3 = zext i7 %or_ln163_3" [assessment/toplevel.cpp:168]   --->   Operation 454 'zext' 'zext_ln168_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 455 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_4 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_3" [assessment/toplevel.cpp:168]   --->   Operation 455 'getelementptr' 'open_set_heap_f_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 456 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_24 = load i11 %open_set_heap_f_score_V_addr_4" [assessment/toplevel.cpp:168]   --->   Operation 456 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 22 <SV = 21> <Delay = 4.19>
ST_22 : Operation 457 [1/1] (0.00ns)   --->   "%storemerge_3 = phi i9 %open_set_heap_y_V_load_3, void, i9 %open_set_heap_y_V_load_19, void" [assessment/toplevel.cpp:139]   --->   Operation 457 'phi' 'storemerge_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 458 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_3, i4 %moves_node_y_V_addr_17" [assessment/toplevel.cpp:139]   --->   Operation 458 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i7 %shl_ln163_3" [assessment/toplevel.cpp:163]   --->   Operation 459 'zext' 'zext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 460 [1/1] (1.87ns)   --->   "%add_ln164_3 = add i8 %zext_ln163_1, i8 2" [assessment/toplevel.cpp:164]   --->   Operation 460 'add' 'add_ln164_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 461 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_24 = load i11 %open_set_heap_f_score_V_addr_4" [assessment/toplevel.cpp:168]   --->   Operation 461 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln169_3 = zext i8 %add_ln164_3" [assessment/toplevel.cpp:169]   --->   Operation 462 'zext' 'zext_ln169_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 463 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_33 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_3" [assessment/toplevel.cpp:169]   --->   Operation 463 'getelementptr' 'open_set_heap_f_score_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 464 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_25 = load i11 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:169]   --->   Operation 464 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 23 <SV = 22> <Delay = 2.42>
ST_23 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln164_4 = zext i7 %or_ln163_3" [assessment/toplevel.cpp:164]   --->   Operation 465 'zext' 'zext_ln164_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln168_18 = zext i8 %add_ln164_3" [assessment/toplevel.cpp:168]   --->   Operation 466 'zext' 'zext_ln168_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 467 [1/1] (2.42ns)   --->   "%icmp_ln168_4 = icmp_ult  i16 %zext_ln164_4, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 467 'icmp' 'icmp_ln168_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 468 [1/1] (2.42ns)   --->   "%icmp_ln169_4 = icmp_ult  i16 %zext_ln168_18, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 468 'icmp' 'icmp_ln169_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 469 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_25 = load i11 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:169]   --->   Operation 469 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 24 <SV = 23> <Delay = 6.30>
ST_24 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i6 %current_1_3" [assessment/toplevel.cpp:139]   --->   Operation 470 'zext' 'zext_ln139_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln164_5 = zext i7 %or_ln163_3" [assessment/toplevel.cpp:164]   --->   Operation 471 'zext' 'zext_ln164_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 472 [1/1] (0.69ns)   --->   "%select_ln168_4 = select i1 %icmp_ln168_4, i11 %open_set_heap_f_score_V_load_24, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 472 'select' 'select_ln168_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 473 [1/1] (0.69ns)   --->   "%select_ln169_4 = select i1 %icmp_ln169_4, i11 %open_set_heap_f_score_V_load_25, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 473 'select' 'select_ln169_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 474 [1/1] (1.88ns)   --->   "%icmp_ln878_24 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_4"   --->   Operation 474 'icmp' 'icmp_ln878_24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 475 [1/1] (1.88ns)   --->   "%icmp_ln878_25 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_4"   --->   Operation 475 'icmp' 'icmp_ln878_25' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 476 [1/1] (0.97ns)   --->   "%and_ln172_4 = and i1 %icmp_ln878_24, i1 %icmp_ln878_25" [assessment/toplevel.cpp:172]   --->   Operation 476 'and' 'and_ln172_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 477 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_4, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 477 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_24 : Operation 478 [1/1] (1.88ns)   --->   "%icmp_ln878_26 = icmp_ult  i11 %select_ln168_4, i11 %select_ln169_4"   --->   Operation 478 'icmp' 'icmp_ln878_26' <Predicate = (!and_ln172_4)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_26, void, void" [assessment/toplevel.cpp:177]   --->   Operation 479 'br' 'br_ln177' <Predicate = (!and_ln172_4)> <Delay = 0.00>
ST_24 : Operation 480 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_25, i4 %moves_node_f_score_V_addr_18" [assessment/toplevel.cpp:136]   --->   Operation 480 'store' 'store_ln136' <Predicate = (!and_ln172_4 & !icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_24 : Operation 481 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_33 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_3" [assessment/toplevel.cpp:137]   --->   Operation 481 'getelementptr' 'open_set_heap_g_score_V_addr_33' <Predicate = (!and_ln172_4 & !icmp_ln878_26)> <Delay = 0.00>
ST_24 : Operation 482 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_21 = load i11 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:137]   --->   Operation 482 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (!and_ln172_4 & !icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_33 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_3" [assessment/toplevel.cpp:138]   --->   Operation 483 'getelementptr' 'open_set_heap_x_V_addr_33' <Predicate = (!and_ln172_4 & !icmp_ln878_26)> <Delay = 0.00>
ST_24 : Operation 484 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_20 = load i11 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:138]   --->   Operation 484 'load' 'open_set_heap_x_V_load_20' <Predicate = (!and_ln172_4 & !icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_33 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_3" [assessment/toplevel.cpp:139]   --->   Operation 485 'getelementptr' 'open_set_heap_y_V_addr_33' <Predicate = (!and_ln172_4 & !icmp_ln878_26)> <Delay = 0.00>
ST_24 : Operation 486 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_20 = load i11 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:139]   --->   Operation 486 'load' 'open_set_heap_y_V_load_20' <Predicate = (!and_ln172_4 & !icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_24 : Operation 487 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_24, i4 %moves_node_f_score_V_addr_18" [assessment/toplevel.cpp:136]   --->   Operation 487 'store' 'store_ln136' <Predicate = (!and_ln172_4 & icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_24 : Operation 488 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_4 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_3" [assessment/toplevel.cpp:137]   --->   Operation 488 'getelementptr' 'open_set_heap_g_score_V_addr_4' <Predicate = (!and_ln172_4 & icmp_ln878_26)> <Delay = 0.00>
ST_24 : Operation 489 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_4 = load i11 %open_set_heap_g_score_V_addr_4" [assessment/toplevel.cpp:137]   --->   Operation 489 'load' 'open_set_heap_g_score_V_load_4' <Predicate = (!and_ln172_4 & icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_24 : Operation 490 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_4 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_3" [assessment/toplevel.cpp:138]   --->   Operation 490 'getelementptr' 'open_set_heap_x_V_addr_4' <Predicate = (!and_ln172_4 & icmp_ln878_26)> <Delay = 0.00>
ST_24 : Operation 491 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i11 %open_set_heap_x_V_addr_4" [assessment/toplevel.cpp:138]   --->   Operation 491 'load' 'open_set_heap_x_V_load_4' <Predicate = (!and_ln172_4 & icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_24 : Operation 492 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_4 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_3" [assessment/toplevel.cpp:139]   --->   Operation 492 'getelementptr' 'open_set_heap_y_V_addr_4' <Predicate = (!and_ln172_4 & icmp_ln878_26)> <Delay = 0.00>
ST_24 : Operation 493 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i11 %open_set_heap_y_V_addr_4" [assessment/toplevel.cpp:139]   --->   Operation 493 'load' 'open_set_heap_y_V_load_4' <Predicate = (!and_ln172_4 & icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 25 <SV = 24> <Delay = 4.64>
ST_25 : Operation 494 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_21 = load i11 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:137]   --->   Operation 494 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (!icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_25 : Operation 495 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_21, i4 %moves_node_g_score_V_addr_18" [assessment/toplevel.cpp:137]   --->   Operation 495 'store' 'store_ln137' <Predicate = (!icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_25 : Operation 496 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_20 = load i11 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:138]   --->   Operation 496 'load' 'open_set_heap_x_V_load_20' <Predicate = (!icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_25 : Operation 497 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_20, i4 %moves_node_x_V_addr_18" [assessment/toplevel.cpp:138]   --->   Operation 497 'store' 'store_ln138' <Predicate = (!icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_25 : Operation 498 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_20 = load i11 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:139]   --->   Operation 498 'load' 'open_set_heap_y_V_load_20' <Predicate = (!icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_25 : Operation 499 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.5_ifconv"   --->   Operation 499 'br' 'br_ln0' <Predicate = (!icmp_ln878_26)> <Delay = 1.58>
ST_25 : Operation 500 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_4 = load i11 %open_set_heap_g_score_V_addr_4" [assessment/toplevel.cpp:137]   --->   Operation 500 'load' 'open_set_heap_g_score_V_load_4' <Predicate = (icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_25 : Operation 501 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_4, i4 %moves_node_g_score_V_addr_18" [assessment/toplevel.cpp:137]   --->   Operation 501 'store' 'store_ln137' <Predicate = (icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_25 : Operation 502 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i11 %open_set_heap_x_V_addr_4" [assessment/toplevel.cpp:138]   --->   Operation 502 'load' 'open_set_heap_x_V_load_4' <Predicate = (icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_25 : Operation 503 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_4, i4 %moves_node_x_V_addr_18" [assessment/toplevel.cpp:138]   --->   Operation 503 'store' 'store_ln138' <Predicate = (icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_25 : Operation 504 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i11 %open_set_heap_y_V_addr_4" [assessment/toplevel.cpp:139]   --->   Operation 504 'load' 'open_set_heap_y_V_load_4' <Predicate = (icmp_ln878_26)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_25 : Operation 505 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.5_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 505 'br' 'br_ln183' <Predicate = (icmp_ln878_26)> <Delay = 1.58>
ST_25 : Operation 506 [1/1] (0.00ns)   --->   "%current_1_4 = phi i8 %zext_ln164_5, void, i8 %add_ln164_3, void" [assessment/toplevel.cpp:164]   --->   Operation 506 'phi' 'current_1_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 507 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %zext_ln139_3, i4 %moves_target_addr_18" [assessment/toplevel.cpp:180]   --->   Operation 507 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_25 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln163_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %current_1_4, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 508 'bitconcatenate' 'shl_ln163_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 509 [1/1] (0.00ns)   --->   "%or_ln163_4 = or i9 %shl_ln163_4, i9 1" [assessment/toplevel.cpp:163]   --->   Operation 509 'or' 'or_ln163_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln168_4 = zext i9 %or_ln163_4" [assessment/toplevel.cpp:168]   --->   Operation 510 'zext' 'zext_ln168_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 511 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_5 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_4" [assessment/toplevel.cpp:168]   --->   Operation 511 'getelementptr' 'open_set_heap_f_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 512 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_26 = load i11 %open_set_heap_f_score_V_addr_5" [assessment/toplevel.cpp:168]   --->   Operation 512 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 26 <SV = 25> <Delay = 4.14>
ST_26 : Operation 513 [1/1] (0.00ns)   --->   "%storemerge_4 = phi i9 %open_set_heap_y_V_load_4, void, i9 %open_set_heap_y_V_load_20, void" [assessment/toplevel.cpp:139]   --->   Operation 513 'phi' 'storemerge_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 514 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_4, i4 %moves_node_y_V_addr_18" [assessment/toplevel.cpp:139]   --->   Operation 514 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_26 : Operation 515 [1/1] (1.82ns)   --->   "%add_ln164_4 = add i9 %shl_ln163_4, i9 2" [assessment/toplevel.cpp:164]   --->   Operation 515 'add' 'add_ln164_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 516 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_26 = load i11 %open_set_heap_f_score_V_addr_5" [assessment/toplevel.cpp:168]   --->   Operation 516 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_26 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln169_4 = zext i9 %add_ln164_4" [assessment/toplevel.cpp:169]   --->   Operation 517 'zext' 'zext_ln169_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 518 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_34 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_4" [assessment/toplevel.cpp:169]   --->   Operation 518 'getelementptr' 'open_set_heap_f_score_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 519 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_27 = load i11 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:169]   --->   Operation 519 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 27 <SV = 26> <Delay = 2.42>
ST_27 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln164_6 = zext i9 %or_ln163_4" [assessment/toplevel.cpp:164]   --->   Operation 520 'zext' 'zext_ln164_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln168_19 = zext i9 %add_ln164_4" [assessment/toplevel.cpp:168]   --->   Operation 521 'zext' 'zext_ln168_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 522 [1/1] (2.42ns)   --->   "%icmp_ln168_5 = icmp_ult  i16 %zext_ln164_6, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 522 'icmp' 'icmp_ln168_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 523 [1/1] (2.42ns)   --->   "%icmp_ln169_5 = icmp_ult  i16 %zext_ln168_19, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 523 'icmp' 'icmp_ln169_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 524 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_27 = load i11 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:169]   --->   Operation 524 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 28 <SV = 27> <Delay = 6.30>
ST_28 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln139_4 = zext i8 %current_1_4" [assessment/toplevel.cpp:139]   --->   Operation 525 'zext' 'zext_ln139_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 526 [1/1] (0.69ns)   --->   "%select_ln168_5 = select i1 %icmp_ln168_5, i11 %open_set_heap_f_score_V_load_26, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 526 'select' 'select_ln168_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 527 [1/1] (0.69ns)   --->   "%select_ln169_5 = select i1 %icmp_ln169_5, i11 %open_set_heap_f_score_V_load_27, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 527 'select' 'select_ln169_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 528 [1/1] (1.88ns)   --->   "%icmp_ln878_27 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_5"   --->   Operation 528 'icmp' 'icmp_ln878_27' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 529 [1/1] (1.88ns)   --->   "%icmp_ln878_28 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_5"   --->   Operation 529 'icmp' 'icmp_ln878_28' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 530 [1/1] (0.97ns)   --->   "%and_ln172_5 = and i1 %icmp_ln878_27, i1 %icmp_ln878_28" [assessment/toplevel.cpp:172]   --->   Operation 530 'and' 'and_ln172_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 531 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_5, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 531 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_28 : Operation 532 [1/1] (1.88ns)   --->   "%icmp_ln878_29 = icmp_ult  i11 %select_ln168_5, i11 %select_ln169_5"   --->   Operation 532 'icmp' 'icmp_ln878_29' <Predicate = (!and_ln172_5)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_29, void, void" [assessment/toplevel.cpp:177]   --->   Operation 533 'br' 'br_ln177' <Predicate = (!and_ln172_5)> <Delay = 0.00>
ST_28 : Operation 534 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_27, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:136]   --->   Operation 534 'store' 'store_ln136' <Predicate = (!and_ln172_5 & !icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_28 : Operation 535 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_34 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_4" [assessment/toplevel.cpp:137]   --->   Operation 535 'getelementptr' 'open_set_heap_g_score_V_addr_34' <Predicate = (!and_ln172_5 & !icmp_ln878_29)> <Delay = 0.00>
ST_28 : Operation 536 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_22 = load i11 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:137]   --->   Operation 536 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!and_ln172_5 & !icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_28 : Operation 537 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_34 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_4" [assessment/toplevel.cpp:138]   --->   Operation 537 'getelementptr' 'open_set_heap_x_V_addr_34' <Predicate = (!and_ln172_5 & !icmp_ln878_29)> <Delay = 0.00>
ST_28 : Operation 538 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_22 = load i11 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:138]   --->   Operation 538 'load' 'open_set_heap_x_V_load_22' <Predicate = (!and_ln172_5 & !icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_34 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_4" [assessment/toplevel.cpp:139]   --->   Operation 539 'getelementptr' 'open_set_heap_y_V_addr_34' <Predicate = (!and_ln172_5 & !icmp_ln878_29)> <Delay = 0.00>
ST_28 : Operation 540 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_22 = load i11 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:139]   --->   Operation 540 'load' 'open_set_heap_y_V_load_22' <Predicate = (!and_ln172_5 & !icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_28 : Operation 541 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_26, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:136]   --->   Operation 541 'store' 'store_ln136' <Predicate = (!and_ln172_5 & icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_28 : Operation 542 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_5 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_4" [assessment/toplevel.cpp:137]   --->   Operation 542 'getelementptr' 'open_set_heap_g_score_V_addr_5' <Predicate = (!and_ln172_5 & icmp_ln878_29)> <Delay = 0.00>
ST_28 : Operation 543 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_5 = load i11 %open_set_heap_g_score_V_addr_5" [assessment/toplevel.cpp:137]   --->   Operation 543 'load' 'open_set_heap_g_score_V_load_5' <Predicate = (!and_ln172_5 & icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_28 : Operation 544 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_5 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_4" [assessment/toplevel.cpp:138]   --->   Operation 544 'getelementptr' 'open_set_heap_x_V_addr_5' <Predicate = (!and_ln172_5 & icmp_ln878_29)> <Delay = 0.00>
ST_28 : Operation 545 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_21 = load i11 %open_set_heap_x_V_addr_5" [assessment/toplevel.cpp:138]   --->   Operation 545 'load' 'open_set_heap_x_V_load_21' <Predicate = (!and_ln172_5 & icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_28 : Operation 546 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_5 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_4" [assessment/toplevel.cpp:139]   --->   Operation 546 'getelementptr' 'open_set_heap_y_V_addr_5' <Predicate = (!and_ln172_5 & icmp_ln878_29)> <Delay = 0.00>
ST_28 : Operation 547 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_21 = load i11 %open_set_heap_y_V_addr_5" [assessment/toplevel.cpp:139]   --->   Operation 547 'load' 'open_set_heap_y_V_load_21' <Predicate = (!and_ln172_5 & icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 29 <SV = 28> <Delay = 4.64>
ST_29 : Operation 548 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_22 = load i11 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:137]   --->   Operation 548 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_29 : Operation 549 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_22, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:137]   --->   Operation 549 'store' 'store_ln137' <Predicate = (!icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 550 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_22 = load i11 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:138]   --->   Operation 550 'load' 'open_set_heap_x_V_load_22' <Predicate = (!icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_29 : Operation 551 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_22, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:138]   --->   Operation 551 'store' 'store_ln138' <Predicate = (!icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_29 : Operation 552 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_22 = load i11 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:139]   --->   Operation 552 'load' 'open_set_heap_y_V_load_22' <Predicate = (!icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_29 : Operation 553 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.6_ifconv"   --->   Operation 553 'br' 'br_ln0' <Predicate = (!icmp_ln878_29)> <Delay = 1.58>
ST_29 : Operation 554 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_5 = load i11 %open_set_heap_g_score_V_addr_5" [assessment/toplevel.cpp:137]   --->   Operation 554 'load' 'open_set_heap_g_score_V_load_5' <Predicate = (icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_29 : Operation 555 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_5, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:137]   --->   Operation 555 'store' 'store_ln137' <Predicate = (icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 556 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_21 = load i11 %open_set_heap_x_V_addr_5" [assessment/toplevel.cpp:138]   --->   Operation 556 'load' 'open_set_heap_x_V_load_21' <Predicate = (icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_29 : Operation 557 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_21, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:138]   --->   Operation 557 'store' 'store_ln138' <Predicate = (icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_29 : Operation 558 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_21 = load i11 %open_set_heap_y_V_addr_5" [assessment/toplevel.cpp:139]   --->   Operation 558 'load' 'open_set_heap_y_V_load_21' <Predicate = (icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_29 : Operation 559 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.6_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 559 'br' 'br_ln183' <Predicate = (icmp_ln878_29)> <Delay = 1.58>
ST_29 : Operation 560 [1/1] (0.00ns)   --->   "%current_1_5 = phi i9 %or_ln163_4, void, i9 %add_ln164_4, void" [assessment/toplevel.cpp:163]   --->   Operation 560 'phi' 'current_1_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 561 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %zext_ln139_4, i4 %moves_target_addr_5" [assessment/toplevel.cpp:180]   --->   Operation 561 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 562 [1/1] (0.00ns)   --->   "%shl_ln163_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %current_1_5, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 562 'bitconcatenate' 'shl_ln163_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 563 [1/1] (0.00ns)   --->   "%or_ln163_5 = or i10 %shl_ln163_5, i10 1" [assessment/toplevel.cpp:163]   --->   Operation 563 'or' 'or_ln163_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln168_5 = zext i10 %or_ln163_5" [assessment/toplevel.cpp:168]   --->   Operation 564 'zext' 'zext_ln168_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 565 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_6 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_5" [assessment/toplevel.cpp:168]   --->   Operation 565 'getelementptr' 'open_set_heap_f_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 566 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_28 = load i11 %open_set_heap_f_score_V_addr_6" [assessment/toplevel.cpp:168]   --->   Operation 566 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 30 <SV = 29> <Delay = 4.05>
ST_30 : Operation 567 [1/1] (0.00ns)   --->   "%storemerge_5 = phi i9 %open_set_heap_y_V_load_21, void, i9 %open_set_heap_y_V_load_22, void" [assessment/toplevel.cpp:139]   --->   Operation 567 'phi' 'storemerge_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 568 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_5, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:139]   --->   Operation 568 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i10 %shl_ln163_5" [assessment/toplevel.cpp:163]   --->   Operation 569 'zext' 'zext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 570 [1/1] (1.73ns)   --->   "%add_ln164_5 = add i11 %zext_ln163_2, i11 2" [assessment/toplevel.cpp:164]   --->   Operation 570 'add' 'add_ln164_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 571 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_28 = load i11 %open_set_heap_f_score_V_addr_6" [assessment/toplevel.cpp:168]   --->   Operation 571 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_30 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln169_5 = zext i11 %add_ln164_5" [assessment/toplevel.cpp:169]   --->   Operation 572 'zext' 'zext_ln169_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 573 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_35 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_5" [assessment/toplevel.cpp:169]   --->   Operation 573 'getelementptr' 'open_set_heap_f_score_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 574 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_29 = load i11 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:169]   --->   Operation 574 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 31 <SV = 30> <Delay = 2.42>
ST_31 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln164_7 = zext i10 %or_ln163_5" [assessment/toplevel.cpp:164]   --->   Operation 575 'zext' 'zext_ln164_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln168_20 = zext i11 %add_ln164_5" [assessment/toplevel.cpp:168]   --->   Operation 576 'zext' 'zext_ln168_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 577 [1/1] (2.42ns)   --->   "%icmp_ln168_6 = icmp_ult  i16 %zext_ln164_7, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 577 'icmp' 'icmp_ln168_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 578 [1/1] (2.42ns)   --->   "%icmp_ln169_6 = icmp_ult  i16 %zext_ln168_20, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 578 'icmp' 'icmp_ln169_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 579 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_29 = load i11 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:169]   --->   Operation 579 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 32 <SV = 31> <Delay = 6.30>
ST_32 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln139_5 = zext i9 %current_1_5" [assessment/toplevel.cpp:139]   --->   Operation 580 'zext' 'zext_ln139_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln164_8 = zext i10 %or_ln163_5" [assessment/toplevel.cpp:164]   --->   Operation 581 'zext' 'zext_ln164_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 582 [1/1] (0.69ns)   --->   "%select_ln168_6 = select i1 %icmp_ln168_6, i11 %open_set_heap_f_score_V_load_28, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 582 'select' 'select_ln168_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 583 [1/1] (0.69ns)   --->   "%select_ln169_6 = select i1 %icmp_ln169_6, i11 %open_set_heap_f_score_V_load_29, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 583 'select' 'select_ln169_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 584 [1/1] (1.88ns)   --->   "%icmp_ln878_6 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_6"   --->   Operation 584 'icmp' 'icmp_ln878_6' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 585 [1/1] (1.88ns)   --->   "%icmp_ln878_30 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_6"   --->   Operation 585 'icmp' 'icmp_ln878_30' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 586 [1/1] (0.97ns)   --->   "%and_ln172_6 = and i1 %icmp_ln878_6, i1 %icmp_ln878_30" [assessment/toplevel.cpp:172]   --->   Operation 586 'and' 'and_ln172_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 587 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_6, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 587 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_32 : Operation 588 [1/1] (1.88ns)   --->   "%icmp_ln878_31 = icmp_ult  i11 %select_ln168_6, i11 %select_ln169_6"   --->   Operation 588 'icmp' 'icmp_ln878_31' <Predicate = (!and_ln172_6)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_31, void, void" [assessment/toplevel.cpp:177]   --->   Operation 589 'br' 'br_ln177' <Predicate = (!and_ln172_6)> <Delay = 0.00>
ST_32 : Operation 590 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_29, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:136]   --->   Operation 590 'store' 'store_ln136' <Predicate = (!and_ln172_6 & !icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_32 : Operation 591 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_35 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_5" [assessment/toplevel.cpp:137]   --->   Operation 591 'getelementptr' 'open_set_heap_g_score_V_addr_35' <Predicate = (!and_ln172_6 & !icmp_ln878_31)> <Delay = 0.00>
ST_32 : Operation 592 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_23 = load i11 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:137]   --->   Operation 592 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (!and_ln172_6 & !icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_32 : Operation 593 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_35 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_5" [assessment/toplevel.cpp:138]   --->   Operation 593 'getelementptr' 'open_set_heap_x_V_addr_35' <Predicate = (!and_ln172_6 & !icmp_ln878_31)> <Delay = 0.00>
ST_32 : Operation 594 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_23 = load i11 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:138]   --->   Operation 594 'load' 'open_set_heap_x_V_load_23' <Predicate = (!and_ln172_6 & !icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_32 : Operation 595 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_35 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_5" [assessment/toplevel.cpp:139]   --->   Operation 595 'getelementptr' 'open_set_heap_y_V_addr_35' <Predicate = (!and_ln172_6 & !icmp_ln878_31)> <Delay = 0.00>
ST_32 : Operation 596 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_23 = load i11 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:139]   --->   Operation 596 'load' 'open_set_heap_y_V_load_23' <Predicate = (!and_ln172_6 & !icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_32 : Operation 597 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_28, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:136]   --->   Operation 597 'store' 'store_ln136' <Predicate = (!and_ln172_6 & icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_32 : Operation 598 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_6 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_5" [assessment/toplevel.cpp:137]   --->   Operation 598 'getelementptr' 'open_set_heap_g_score_V_addr_6' <Predicate = (!and_ln172_6 & icmp_ln878_31)> <Delay = 0.00>
ST_32 : Operation 599 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_6 = load i11 %open_set_heap_g_score_V_addr_6" [assessment/toplevel.cpp:137]   --->   Operation 599 'load' 'open_set_heap_g_score_V_load_6' <Predicate = (!and_ln172_6 & icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_32 : Operation 600 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_6 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_5" [assessment/toplevel.cpp:138]   --->   Operation 600 'getelementptr' 'open_set_heap_x_V_addr_6' <Predicate = (!and_ln172_6 & icmp_ln878_31)> <Delay = 0.00>
ST_32 : Operation 601 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_6 = load i11 %open_set_heap_x_V_addr_6" [assessment/toplevel.cpp:138]   --->   Operation 601 'load' 'open_set_heap_x_V_load_6' <Predicate = (!and_ln172_6 & icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_32 : Operation 602 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_6 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_5" [assessment/toplevel.cpp:139]   --->   Operation 602 'getelementptr' 'open_set_heap_y_V_addr_6' <Predicate = (!and_ln172_6 & icmp_ln878_31)> <Delay = 0.00>
ST_32 : Operation 603 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_6 = load i11 %open_set_heap_y_V_addr_6" [assessment/toplevel.cpp:139]   --->   Operation 603 'load' 'open_set_heap_y_V_load_6' <Predicate = (!and_ln172_6 & icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 33 <SV = 32> <Delay = 4.64>
ST_33 : Operation 604 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_23 = load i11 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:137]   --->   Operation 604 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (!icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_33 : Operation 605 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_23, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:137]   --->   Operation 605 'store' 'store_ln137' <Predicate = (!icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 606 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_23 = load i11 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:138]   --->   Operation 606 'load' 'open_set_heap_x_V_load_23' <Predicate = (!icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_33 : Operation 607 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_23, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:138]   --->   Operation 607 'store' 'store_ln138' <Predicate = (!icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_33 : Operation 608 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_23 = load i11 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:139]   --->   Operation 608 'load' 'open_set_heap_y_V_load_23' <Predicate = (!icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_33 : Operation 609 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.7_ifconv"   --->   Operation 609 'br' 'br_ln0' <Predicate = (!icmp_ln878_31)> <Delay = 1.58>
ST_33 : Operation 610 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_6 = load i11 %open_set_heap_g_score_V_addr_6" [assessment/toplevel.cpp:137]   --->   Operation 610 'load' 'open_set_heap_g_score_V_load_6' <Predicate = (icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_33 : Operation 611 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_6, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:137]   --->   Operation 611 'store' 'store_ln137' <Predicate = (icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 612 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_6 = load i11 %open_set_heap_x_V_addr_6" [assessment/toplevel.cpp:138]   --->   Operation 612 'load' 'open_set_heap_x_V_load_6' <Predicate = (icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_33 : Operation 613 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_6, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:138]   --->   Operation 613 'store' 'store_ln138' <Predicate = (icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_33 : Operation 614 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_6 = load i11 %open_set_heap_y_V_addr_6" [assessment/toplevel.cpp:139]   --->   Operation 614 'load' 'open_set_heap_y_V_load_6' <Predicate = (icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_33 : Operation 615 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.7_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 615 'br' 'br_ln183' <Predicate = (icmp_ln878_31)> <Delay = 1.58>
ST_33 : Operation 616 [1/1] (0.00ns)   --->   "%current_1_6 = phi i11 %zext_ln164_8, void, i11 %add_ln164_5, void" [assessment/toplevel.cpp:164]   --->   Operation 616 'phi' 'current_1_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 617 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %zext_ln139_5, i4 %moves_target_addr_6" [assessment/toplevel.cpp:180]   --->   Operation 617 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln163_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %current_1_6, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 618 'bitconcatenate' 'shl_ln163_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 619 [1/1] (0.00ns)   --->   "%or_ln163_6 = or i12 %shl_ln163_6, i12 1" [assessment/toplevel.cpp:163]   --->   Operation 619 'or' 'or_ln163_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln168_6 = zext i12 %or_ln163_6" [assessment/toplevel.cpp:168]   --->   Operation 620 'zext' 'zext_ln168_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 621 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_7 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_6" [assessment/toplevel.cpp:168]   --->   Operation 621 'getelementptr' 'open_set_heap_f_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 622 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_30 = load i11 %open_set_heap_f_score_V_addr_7" [assessment/toplevel.cpp:168]   --->   Operation 622 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 34 <SV = 33> <Delay = 3.86>
ST_34 : Operation 623 [1/1] (0.00ns)   --->   "%storemerge_6 = phi i9 %open_set_heap_y_V_load_6, void, i9 %open_set_heap_y_V_load_23, void" [assessment/toplevel.cpp:139]   --->   Operation 623 'phi' 'storemerge_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 624 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_6, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:139]   --->   Operation 624 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_34 : Operation 625 [1/1] (1.54ns)   --->   "%add_ln164_6 = add i12 %shl_ln163_6, i12 2" [assessment/toplevel.cpp:164]   --->   Operation 625 'add' 'add_ln164_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 626 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_30 = load i11 %open_set_heap_f_score_V_addr_7" [assessment/toplevel.cpp:168]   --->   Operation 626 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_34 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln169_6 = zext i12 %add_ln164_6" [assessment/toplevel.cpp:169]   --->   Operation 627 'zext' 'zext_ln169_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 628 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_36 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_6" [assessment/toplevel.cpp:169]   --->   Operation 628 'getelementptr' 'open_set_heap_f_score_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 629 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_31 = load i11 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:169]   --->   Operation 629 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 35 <SV = 34> <Delay = 2.42>
ST_35 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln164_9 = zext i12 %or_ln163_6" [assessment/toplevel.cpp:164]   --->   Operation 630 'zext' 'zext_ln164_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln168_21 = zext i12 %add_ln164_6" [assessment/toplevel.cpp:168]   --->   Operation 631 'zext' 'zext_ln168_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 632 [1/1] (2.42ns)   --->   "%icmp_ln168_7 = icmp_ult  i16 %zext_ln164_9, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 632 'icmp' 'icmp_ln168_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 633 [1/1] (2.42ns)   --->   "%icmp_ln169_7 = icmp_ult  i16 %zext_ln168_21, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 633 'icmp' 'icmp_ln169_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 634 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_31 = load i11 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:169]   --->   Operation 634 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 36 <SV = 35> <Delay = 6.30>
ST_36 : Operation 635 [1/1] (0.69ns)   --->   "%select_ln168_7 = select i1 %icmp_ln168_7, i11 %open_set_heap_f_score_V_load_30, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 635 'select' 'select_ln168_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 636 [1/1] (0.69ns)   --->   "%select_ln169_7 = select i1 %icmp_ln169_7, i11 %open_set_heap_f_score_V_load_31, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 636 'select' 'select_ln169_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 637 [1/1] (1.88ns)   --->   "%icmp_ln878_7 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_7"   --->   Operation 637 'icmp' 'icmp_ln878_7' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 638 [1/1] (1.88ns)   --->   "%icmp_ln878_32 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_7"   --->   Operation 638 'icmp' 'icmp_ln878_32' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 639 [1/1] (0.97ns)   --->   "%and_ln172_7 = and i1 %icmp_ln878_7, i1 %icmp_ln878_32" [assessment/toplevel.cpp:172]   --->   Operation 639 'and' 'and_ln172_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 640 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_7, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 640 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_36 : Operation 641 [1/1] (1.88ns)   --->   "%icmp_ln878_33 = icmp_ult  i11 %select_ln168_7, i11 %select_ln169_7"   --->   Operation 641 'icmp' 'icmp_ln878_33' <Predicate = (!and_ln172_7)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_33, void, void" [assessment/toplevel.cpp:177]   --->   Operation 642 'br' 'br_ln177' <Predicate = (!and_ln172_7)> <Delay = 0.00>
ST_36 : Operation 643 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_31, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:136]   --->   Operation 643 'store' 'store_ln136' <Predicate = (!and_ln172_7 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_36 : Operation 644 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_36 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_6" [assessment/toplevel.cpp:137]   --->   Operation 644 'getelementptr' 'open_set_heap_g_score_V_addr_36' <Predicate = (!and_ln172_7 & !icmp_ln878_33)> <Delay = 0.00>
ST_36 : Operation 645 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_24 = load i11 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:137]   --->   Operation 645 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!and_ln172_7 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_36 : Operation 646 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_36 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_6" [assessment/toplevel.cpp:138]   --->   Operation 646 'getelementptr' 'open_set_heap_x_V_addr_36' <Predicate = (!and_ln172_7 & !icmp_ln878_33)> <Delay = 0.00>
ST_36 : Operation 647 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_24 = load i11 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:138]   --->   Operation 647 'load' 'open_set_heap_x_V_load_24' <Predicate = (!and_ln172_7 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_36 : Operation 648 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_36 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_6" [assessment/toplevel.cpp:139]   --->   Operation 648 'getelementptr' 'open_set_heap_y_V_addr_36' <Predicate = (!and_ln172_7 & !icmp_ln878_33)> <Delay = 0.00>
ST_36 : Operation 649 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_24 = load i11 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:139]   --->   Operation 649 'load' 'open_set_heap_y_V_load_24' <Predicate = (!and_ln172_7 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_36 : Operation 650 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_30, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:136]   --->   Operation 650 'store' 'store_ln136' <Predicate = (!and_ln172_7 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_36 : Operation 651 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_7 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_6" [assessment/toplevel.cpp:137]   --->   Operation 651 'getelementptr' 'open_set_heap_g_score_V_addr_7' <Predicate = (!and_ln172_7 & icmp_ln878_33)> <Delay = 0.00>
ST_36 : Operation 652 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_7 = load i11 %open_set_heap_g_score_V_addr_7" [assessment/toplevel.cpp:137]   --->   Operation 652 'load' 'open_set_heap_g_score_V_load_7' <Predicate = (!and_ln172_7 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_36 : Operation 653 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_7 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_6" [assessment/toplevel.cpp:138]   --->   Operation 653 'getelementptr' 'open_set_heap_x_V_addr_7' <Predicate = (!and_ln172_7 & icmp_ln878_33)> <Delay = 0.00>
ST_36 : Operation 654 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_7 = load i11 %open_set_heap_x_V_addr_7" [assessment/toplevel.cpp:138]   --->   Operation 654 'load' 'open_set_heap_x_V_load_7' <Predicate = (!and_ln172_7 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_36 : Operation 655 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_7 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_6" [assessment/toplevel.cpp:139]   --->   Operation 655 'getelementptr' 'open_set_heap_y_V_addr_7' <Predicate = (!and_ln172_7 & icmp_ln878_33)> <Delay = 0.00>
ST_36 : Operation 656 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_7 = load i11 %open_set_heap_y_V_addr_7" [assessment/toplevel.cpp:139]   --->   Operation 656 'load' 'open_set_heap_y_V_load_7' <Predicate = (!and_ln172_7 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 37 <SV = 36> <Delay = 4.64>
ST_37 : Operation 657 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_24 = load i11 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:137]   --->   Operation 657 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_37 : Operation 658 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_24, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:137]   --->   Operation 658 'store' 'store_ln137' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_37 : Operation 659 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_24 = load i11 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:138]   --->   Operation 659 'load' 'open_set_heap_x_V_load_24' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_37 : Operation 660 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_24, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:138]   --->   Operation 660 'store' 'store_ln138' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_37 : Operation 661 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_24 = load i11 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:139]   --->   Operation 661 'load' 'open_set_heap_y_V_load_24' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_37 : Operation 662 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.8_ifconv"   --->   Operation 662 'br' 'br_ln0' <Predicate = (!icmp_ln878_33)> <Delay = 1.58>
ST_37 : Operation 663 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_7 = load i11 %open_set_heap_g_score_V_addr_7" [assessment/toplevel.cpp:137]   --->   Operation 663 'load' 'open_set_heap_g_score_V_load_7' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_37 : Operation 664 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_7, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:137]   --->   Operation 664 'store' 'store_ln137' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_37 : Operation 665 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_7 = load i11 %open_set_heap_x_V_addr_7" [assessment/toplevel.cpp:138]   --->   Operation 665 'load' 'open_set_heap_x_V_load_7' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_37 : Operation 666 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_7, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:138]   --->   Operation 666 'store' 'store_ln138' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_37 : Operation 667 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_7 = load i11 %open_set_heap_y_V_addr_7" [assessment/toplevel.cpp:139]   --->   Operation 667 'load' 'open_set_heap_y_V_load_7' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_37 : Operation 668 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.8_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 668 'br' 'br_ln183' <Predicate = (icmp_ln878_33)> <Delay = 1.58>
ST_37 : Operation 669 [1/1] (0.00ns)   --->   "%current_1_7 = phi i12 %or_ln163_6, void, i12 %add_ln164_6, void" [assessment/toplevel.cpp:163]   --->   Operation 669 'phi' 'current_1_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i12 %current_1_7" [assessment/toplevel.cpp:139]   --->   Operation 670 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 671 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %current_1_6, i4 %moves_target_addr_7" [assessment/toplevel.cpp:180]   --->   Operation 671 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_37 : Operation 672 [1/1] (0.00ns)   --->   "%shl_ln163_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %current_1_7, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 672 'bitconcatenate' 'shl_ln163_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 673 [1/1] (0.00ns)   --->   "%or_ln163_7 = or i13 %shl_ln163_7, i13 1" [assessment/toplevel.cpp:163]   --->   Operation 673 'or' 'or_ln163_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln168_7 = zext i13 %or_ln163_7" [assessment/toplevel.cpp:168]   --->   Operation 674 'zext' 'zext_ln168_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 675 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_8 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_7" [assessment/toplevel.cpp:168]   --->   Operation 675 'getelementptr' 'open_set_heap_f_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 676 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_32 = load i11 %open_set_heap_f_score_V_addr_8" [assessment/toplevel.cpp:168]   --->   Operation 676 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 38 <SV = 37> <Delay = 4.00>
ST_38 : Operation 677 [1/1] (0.00ns)   --->   "%storemerge_7 = phi i9 %open_set_heap_y_V_load_7, void, i9 %open_set_heap_y_V_load_24, void" [assessment/toplevel.cpp:139]   --->   Operation 677 'phi' 'storemerge_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 678 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_7, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:139]   --->   Operation 678 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_38 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln163_3 = zext i13 %shl_ln163_7" [assessment/toplevel.cpp:163]   --->   Operation 679 'zext' 'zext_ln163_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 680 [1/1] (1.67ns)   --->   "%add_ln164_7 = add i14 %zext_ln163_3, i14 2" [assessment/toplevel.cpp:164]   --->   Operation 680 'add' 'add_ln164_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 681 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_32 = load i11 %open_set_heap_f_score_V_addr_8" [assessment/toplevel.cpp:168]   --->   Operation 681 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_38 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln169_7 = zext i14 %add_ln164_7" [assessment/toplevel.cpp:169]   --->   Operation 682 'zext' 'zext_ln169_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 683 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_37 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_7" [assessment/toplevel.cpp:169]   --->   Operation 683 'getelementptr' 'open_set_heap_f_score_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 684 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_33 = load i11 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:169]   --->   Operation 684 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 39 <SV = 38> <Delay = 2.42>
ST_39 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln164_10 = zext i13 %or_ln163_7" [assessment/toplevel.cpp:164]   --->   Operation 685 'zext' 'zext_ln164_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln168_22 = zext i14 %add_ln164_7" [assessment/toplevel.cpp:168]   --->   Operation 686 'zext' 'zext_ln168_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 687 [1/1] (2.42ns)   --->   "%icmp_ln168_8 = icmp_ult  i16 %zext_ln164_10, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 687 'icmp' 'icmp_ln168_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 688 [1/1] (2.42ns)   --->   "%icmp_ln169_8 = icmp_ult  i16 %zext_ln168_22, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 688 'icmp' 'icmp_ln169_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 689 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_33 = load i11 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:169]   --->   Operation 689 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 40 <SV = 39> <Delay = 6.30>
ST_40 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln164_11 = zext i13 %or_ln163_7" [assessment/toplevel.cpp:164]   --->   Operation 690 'zext' 'zext_ln164_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 691 [1/1] (0.69ns)   --->   "%select_ln168_8 = select i1 %icmp_ln168_8, i11 %open_set_heap_f_score_V_load_32, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 691 'select' 'select_ln168_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 692 [1/1] (0.69ns)   --->   "%select_ln169_8 = select i1 %icmp_ln169_8, i11 %open_set_heap_f_score_V_load_33, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 692 'select' 'select_ln169_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 693 [1/1] (1.88ns)   --->   "%icmp_ln878_8 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_8"   --->   Operation 693 'icmp' 'icmp_ln878_8' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 694 [1/1] (1.88ns)   --->   "%icmp_ln878_34 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_8"   --->   Operation 694 'icmp' 'icmp_ln878_34' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 695 [1/1] (0.97ns)   --->   "%and_ln172_8 = and i1 %icmp_ln878_8, i1 %icmp_ln878_34" [assessment/toplevel.cpp:172]   --->   Operation 695 'and' 'and_ln172_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 696 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_8, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 696 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_40 : Operation 697 [1/1] (1.88ns)   --->   "%icmp_ln878_35 = icmp_ult  i11 %select_ln168_8, i11 %select_ln169_8"   --->   Operation 697 'icmp' 'icmp_ln878_35' <Predicate = (!and_ln172_8)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_35, void, void" [assessment/toplevel.cpp:177]   --->   Operation 698 'br' 'br_ln177' <Predicate = (!and_ln172_8)> <Delay = 0.00>
ST_40 : Operation 699 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_33, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:136]   --->   Operation 699 'store' 'store_ln136' <Predicate = (!and_ln172_8 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_40 : Operation 700 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_37 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_7" [assessment/toplevel.cpp:137]   --->   Operation 700 'getelementptr' 'open_set_heap_g_score_V_addr_37' <Predicate = (!and_ln172_8 & !icmp_ln878_35)> <Delay = 0.00>
ST_40 : Operation 701 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_25 = load i11 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:137]   --->   Operation 701 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (!and_ln172_8 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_40 : Operation 702 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_37 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_7" [assessment/toplevel.cpp:138]   --->   Operation 702 'getelementptr' 'open_set_heap_x_V_addr_37' <Predicate = (!and_ln172_8 & !icmp_ln878_35)> <Delay = 0.00>
ST_40 : Operation 703 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_25 = load i11 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:138]   --->   Operation 703 'load' 'open_set_heap_x_V_load_25' <Predicate = (!and_ln172_8 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_40 : Operation 704 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_37 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_7" [assessment/toplevel.cpp:139]   --->   Operation 704 'getelementptr' 'open_set_heap_y_V_addr_37' <Predicate = (!and_ln172_8 & !icmp_ln878_35)> <Delay = 0.00>
ST_40 : Operation 705 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_25 = load i11 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:139]   --->   Operation 705 'load' 'open_set_heap_y_V_load_25' <Predicate = (!and_ln172_8 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_40 : Operation 706 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_32, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:136]   --->   Operation 706 'store' 'store_ln136' <Predicate = (!and_ln172_8 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_40 : Operation 707 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_8 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_7" [assessment/toplevel.cpp:137]   --->   Operation 707 'getelementptr' 'open_set_heap_g_score_V_addr_8' <Predicate = (!and_ln172_8 & icmp_ln878_35)> <Delay = 0.00>
ST_40 : Operation 708 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_8 = load i11 %open_set_heap_g_score_V_addr_8" [assessment/toplevel.cpp:137]   --->   Operation 708 'load' 'open_set_heap_g_score_V_load_8' <Predicate = (!and_ln172_8 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_40 : Operation 709 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_8 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_7" [assessment/toplevel.cpp:138]   --->   Operation 709 'getelementptr' 'open_set_heap_x_V_addr_8' <Predicate = (!and_ln172_8 & icmp_ln878_35)> <Delay = 0.00>
ST_40 : Operation 710 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_8 = load i11 %open_set_heap_x_V_addr_8" [assessment/toplevel.cpp:138]   --->   Operation 710 'load' 'open_set_heap_x_V_load_8' <Predicate = (!and_ln172_8 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_40 : Operation 711 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_8 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_7" [assessment/toplevel.cpp:139]   --->   Operation 711 'getelementptr' 'open_set_heap_y_V_addr_8' <Predicate = (!and_ln172_8 & icmp_ln878_35)> <Delay = 0.00>
ST_40 : Operation 712 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_8 = load i11 %open_set_heap_y_V_addr_8" [assessment/toplevel.cpp:139]   --->   Operation 712 'load' 'open_set_heap_y_V_load_8' <Predicate = (!and_ln172_8 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 41 <SV = 40> <Delay = 4.64>
ST_41 : Operation 713 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_25 = load i11 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:137]   --->   Operation 713 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_41 : Operation 714 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_25, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:137]   --->   Operation 714 'store' 'store_ln137' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 715 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_25 = load i11 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:138]   --->   Operation 715 'load' 'open_set_heap_x_V_load_25' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_41 : Operation 716 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_25, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:138]   --->   Operation 716 'store' 'store_ln138' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_41 : Operation 717 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_25 = load i11 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:139]   --->   Operation 717 'load' 'open_set_heap_y_V_load_25' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_41 : Operation 718 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.9_ifconv"   --->   Operation 718 'br' 'br_ln0' <Predicate = (!icmp_ln878_35)> <Delay = 1.58>
ST_41 : Operation 719 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_8 = load i11 %open_set_heap_g_score_V_addr_8" [assessment/toplevel.cpp:137]   --->   Operation 719 'load' 'open_set_heap_g_score_V_load_8' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_41 : Operation 720 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_8, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:137]   --->   Operation 720 'store' 'store_ln137' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 721 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_8 = load i11 %open_set_heap_x_V_addr_8" [assessment/toplevel.cpp:138]   --->   Operation 721 'load' 'open_set_heap_x_V_load_8' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_41 : Operation 722 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_8, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:138]   --->   Operation 722 'store' 'store_ln138' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_41 : Operation 723 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_8 = load i11 %open_set_heap_y_V_addr_8" [assessment/toplevel.cpp:139]   --->   Operation 723 'load' 'open_set_heap_y_V_load_8' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_41 : Operation 724 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.9_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 724 'br' 'br_ln183' <Predicate = (icmp_ln878_35)> <Delay = 1.58>
ST_41 : Operation 725 [1/1] (0.00ns)   --->   "%current_1_8 = phi i14 %zext_ln164_11, void, i14 %add_ln164_7, void" [assessment/toplevel.cpp:164]   --->   Operation 725 'phi' 'current_1_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln139_1 = trunc i14 %current_1_8" [assessment/toplevel.cpp:139]   --->   Operation 726 'trunc' 'trunc_ln139_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 727 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %trunc_ln139, i4 %moves_target_addr_8" [assessment/toplevel.cpp:180]   --->   Operation 727 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 728 [1/1] (0.00ns)   --->   "%shl_ln163_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %current_1_8, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 728 'bitconcatenate' 'shl_ln163_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 729 [1/1] (0.00ns)   --->   "%or_ln163_8 = or i15 %shl_ln163_8, i15 1" [assessment/toplevel.cpp:163]   --->   Operation 729 'or' 'or_ln163_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln168_8 = zext i15 %or_ln163_8" [assessment/toplevel.cpp:168]   --->   Operation 730 'zext' 'zext_ln168_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 731 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_9 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_8" [assessment/toplevel.cpp:168]   --->   Operation 731 'getelementptr' 'open_set_heap_f_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 732 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_34 = load i11 %open_set_heap_f_score_V_addr_9" [assessment/toplevel.cpp:168]   --->   Operation 732 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 42 <SV = 41> <Delay = 4.26>
ST_42 : Operation 733 [1/1] (0.00ns)   --->   "%storemerge_8 = phi i9 %open_set_heap_y_V_load_8, void, i9 %open_set_heap_y_V_load_25, void" [assessment/toplevel.cpp:139]   --->   Operation 733 'phi' 'storemerge_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 734 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_8, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:139]   --->   Operation 734 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 735 [1/1] (1.94ns)   --->   "%add_ln164_8 = add i15 %shl_ln163_8, i15 2" [assessment/toplevel.cpp:164]   --->   Operation 735 'add' 'add_ln164_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 736 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_34 = load i11 %open_set_heap_f_score_V_addr_9" [assessment/toplevel.cpp:168]   --->   Operation 736 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_42 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln169_8 = zext i15 %add_ln164_8" [assessment/toplevel.cpp:169]   --->   Operation 737 'zext' 'zext_ln169_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 738 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_38 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_8" [assessment/toplevel.cpp:169]   --->   Operation 738 'getelementptr' 'open_set_heap_f_score_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 739 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_35 = load i11 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:169]   --->   Operation 739 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 43 <SV = 42> <Delay = 2.42>
ST_43 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln164_12 = zext i15 %or_ln163_8" [assessment/toplevel.cpp:164]   --->   Operation 740 'zext' 'zext_ln164_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln168_23 = zext i15 %add_ln164_8" [assessment/toplevel.cpp:168]   --->   Operation 741 'zext' 'zext_ln168_23' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 742 [1/1] (2.42ns)   --->   "%icmp_ln168_9 = icmp_ult  i16 %zext_ln164_12, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 742 'icmp' 'icmp_ln168_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 743 [1/1] (2.42ns)   --->   "%icmp_ln169_9 = icmp_ult  i16 %zext_ln168_23, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 743 'icmp' 'icmp_ln169_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 744 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_35 = load i11 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:169]   --->   Operation 744 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 44 <SV = 43> <Delay = 6.30>
ST_44 : Operation 745 [1/1] (0.69ns)   --->   "%select_ln168_9 = select i1 %icmp_ln168_9, i11 %open_set_heap_f_score_V_load_34, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 745 'select' 'select_ln168_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 746 [1/1] (0.69ns)   --->   "%select_ln169_9 = select i1 %icmp_ln169_9, i11 %open_set_heap_f_score_V_load_35, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 746 'select' 'select_ln169_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 747 [1/1] (1.88ns)   --->   "%icmp_ln878_9 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_9"   --->   Operation 747 'icmp' 'icmp_ln878_9' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 748 [1/1] (1.88ns)   --->   "%icmp_ln878_36 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_9"   --->   Operation 748 'icmp' 'icmp_ln878_36' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 749 [1/1] (0.97ns)   --->   "%and_ln172_9 = and i1 %icmp_ln878_9, i1 %icmp_ln878_36" [assessment/toplevel.cpp:172]   --->   Operation 749 'and' 'and_ln172_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 750 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_9, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 750 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_44 : Operation 751 [1/1] (1.88ns)   --->   "%icmp_ln878_37 = icmp_ult  i11 %select_ln168_9, i11 %select_ln169_9"   --->   Operation 751 'icmp' 'icmp_ln878_37' <Predicate = (!and_ln172_9)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_37, void, void" [assessment/toplevel.cpp:177]   --->   Operation 752 'br' 'br_ln177' <Predicate = (!and_ln172_9)> <Delay = 0.00>
ST_44 : Operation 753 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_35, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:136]   --->   Operation 753 'store' 'store_ln136' <Predicate = (!and_ln172_9 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_44 : Operation 754 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_38 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_8" [assessment/toplevel.cpp:137]   --->   Operation 754 'getelementptr' 'open_set_heap_g_score_V_addr_38' <Predicate = (!and_ln172_9 & !icmp_ln878_37)> <Delay = 0.00>
ST_44 : Operation 755 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_26 = load i11 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:137]   --->   Operation 755 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!and_ln172_9 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_44 : Operation 756 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_38 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_8" [assessment/toplevel.cpp:138]   --->   Operation 756 'getelementptr' 'open_set_heap_x_V_addr_38' <Predicate = (!and_ln172_9 & !icmp_ln878_37)> <Delay = 0.00>
ST_44 : Operation 757 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_26 = load i11 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:138]   --->   Operation 757 'load' 'open_set_heap_x_V_load_26' <Predicate = (!and_ln172_9 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_44 : Operation 758 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_38 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_8" [assessment/toplevel.cpp:139]   --->   Operation 758 'getelementptr' 'open_set_heap_y_V_addr_38' <Predicate = (!and_ln172_9 & !icmp_ln878_37)> <Delay = 0.00>
ST_44 : Operation 759 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_26 = load i11 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:139]   --->   Operation 759 'load' 'open_set_heap_y_V_load_26' <Predicate = (!and_ln172_9 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_44 : Operation 760 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_34, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:136]   --->   Operation 760 'store' 'store_ln136' <Predicate = (!and_ln172_9 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_44 : Operation 761 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_9 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_8" [assessment/toplevel.cpp:137]   --->   Operation 761 'getelementptr' 'open_set_heap_g_score_V_addr_9' <Predicate = (!and_ln172_9 & icmp_ln878_37)> <Delay = 0.00>
ST_44 : Operation 762 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_9 = load i11 %open_set_heap_g_score_V_addr_9" [assessment/toplevel.cpp:137]   --->   Operation 762 'load' 'open_set_heap_g_score_V_load_9' <Predicate = (!and_ln172_9 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_44 : Operation 763 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_9 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_8" [assessment/toplevel.cpp:138]   --->   Operation 763 'getelementptr' 'open_set_heap_x_V_addr_9' <Predicate = (!and_ln172_9 & icmp_ln878_37)> <Delay = 0.00>
ST_44 : Operation 764 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_9 = load i11 %open_set_heap_x_V_addr_9" [assessment/toplevel.cpp:138]   --->   Operation 764 'load' 'open_set_heap_x_V_load_9' <Predicate = (!and_ln172_9 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_44 : Operation 765 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_9 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_8" [assessment/toplevel.cpp:139]   --->   Operation 765 'getelementptr' 'open_set_heap_y_V_addr_9' <Predicate = (!and_ln172_9 & icmp_ln878_37)> <Delay = 0.00>
ST_44 : Operation 766 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_9 = load i11 %open_set_heap_y_V_addr_9" [assessment/toplevel.cpp:139]   --->   Operation 766 'load' 'open_set_heap_y_V_load_9' <Predicate = (!and_ln172_9 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 45 <SV = 44> <Delay = 4.64>
ST_45 : Operation 767 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_26 = load i11 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:137]   --->   Operation 767 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_45 : Operation 768 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_26, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:137]   --->   Operation 768 'store' 'store_ln137' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 769 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_26 = load i11 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:138]   --->   Operation 769 'load' 'open_set_heap_x_V_load_26' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_45 : Operation 770 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_26, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:138]   --->   Operation 770 'store' 'store_ln138' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_45 : Operation 771 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_26 = load i11 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:139]   --->   Operation 771 'load' 'open_set_heap_y_V_load_26' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_45 : Operation 772 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.10_ifconv"   --->   Operation 772 'br' 'br_ln0' <Predicate = (!icmp_ln878_37)> <Delay = 1.58>
ST_45 : Operation 773 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_9 = load i11 %open_set_heap_g_score_V_addr_9" [assessment/toplevel.cpp:137]   --->   Operation 773 'load' 'open_set_heap_g_score_V_load_9' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_45 : Operation 774 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_9, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:137]   --->   Operation 774 'store' 'store_ln137' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 775 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_9 = load i11 %open_set_heap_x_V_addr_9" [assessment/toplevel.cpp:138]   --->   Operation 775 'load' 'open_set_heap_x_V_load_9' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_45 : Operation 776 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_9, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:138]   --->   Operation 776 'store' 'store_ln138' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_45 : Operation 777 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_9 = load i11 %open_set_heap_y_V_addr_9" [assessment/toplevel.cpp:139]   --->   Operation 777 'load' 'open_set_heap_y_V_load_9' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_45 : Operation 778 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.10_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 778 'br' 'br_ln183' <Predicate = (icmp_ln878_37)> <Delay = 1.58>
ST_45 : Operation 779 [1/1] (0.00ns)   --->   "%current_1_9 = phi i15 %or_ln163_8, void, i15 %add_ln164_8, void" [assessment/toplevel.cpp:163]   --->   Operation 779 'phi' 'current_1_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln139_2 = trunc i15 %current_1_9" [assessment/toplevel.cpp:139]   --->   Operation 780 'trunc' 'trunc_ln139_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 781 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %trunc_ln139_1, i4 %moves_target_addr_9" [assessment/toplevel.cpp:180]   --->   Operation 781 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln163_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %current_1_9, i1 0" [assessment/toplevel.cpp:163]   --->   Operation 782 'bitconcatenate' 'shl_ln163_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 783 [1/1] (0.00ns)   --->   "%or_ln163_9 = or i16 %shl_ln163_9, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 783 'or' 'or_ln163_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln168_9 = zext i16 %or_ln163_9" [assessment/toplevel.cpp:168]   --->   Operation 784 'zext' 'zext_ln168_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 785 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_10 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_9" [assessment/toplevel.cpp:168]   --->   Operation 785 'getelementptr' 'open_set_heap_f_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 786 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_36 = load i11 %open_set_heap_f_score_V_addr_10" [assessment/toplevel.cpp:168]   --->   Operation 786 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 46 <SV = 45> <Delay = 4.39>
ST_46 : Operation 787 [1/1] (0.00ns)   --->   "%storemerge_9 = phi i9 %open_set_heap_y_V_load_9, void, i9 %open_set_heap_y_V_load_26, void" [assessment/toplevel.cpp:139]   --->   Operation 787 'phi' 'storemerge_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 788 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_9, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:139]   --->   Operation 788 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_46 : Operation 789 [1/1] (2.07ns)   --->   "%add_ln164_9 = add i16 %shl_ln163_9, i16 2" [assessment/toplevel.cpp:164]   --->   Operation 789 'add' 'add_ln164_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 790 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_36 = load i11 %open_set_heap_f_score_V_addr_10" [assessment/toplevel.cpp:168]   --->   Operation 790 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_46 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln169_9 = zext i16 %add_ln164_9" [assessment/toplevel.cpp:169]   --->   Operation 791 'zext' 'zext_ln169_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 792 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_39 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_9" [assessment/toplevel.cpp:169]   --->   Operation 792 'getelementptr' 'open_set_heap_f_score_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 793 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_37 = load i11 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:169]   --->   Operation 793 'load' 'open_set_heap_f_score_V_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 47 <SV = 46> <Delay = 2.42>
ST_47 : Operation 794 [1/1] (2.42ns)   --->   "%icmp_ln168_10 = icmp_ult  i16 %or_ln163_9, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 794 'icmp' 'icmp_ln168_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 795 [1/1] (2.42ns)   --->   "%icmp_ln169_10 = icmp_ult  i16 %add_ln164_9, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 795 'icmp' 'icmp_ln169_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 796 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_37 = load i11 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:169]   --->   Operation 796 'load' 'open_set_heap_f_score_V_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 48 <SV = 47> <Delay = 6.30>
ST_48 : Operation 797 [1/1] (0.69ns)   --->   "%select_ln168_10 = select i1 %icmp_ln168_10, i11 %open_set_heap_f_score_V_load_36, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 797 'select' 'select_ln168_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 798 [1/1] (0.69ns)   --->   "%select_ln169_10 = select i1 %icmp_ln169_10, i11 %open_set_heap_f_score_V_load_37, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 798 'select' 'select_ln169_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 799 [1/1] (1.88ns)   --->   "%icmp_ln878_10 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_10"   --->   Operation 799 'icmp' 'icmp_ln878_10' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 800 [1/1] (1.88ns)   --->   "%icmp_ln878_38 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_10"   --->   Operation 800 'icmp' 'icmp_ln878_38' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 801 [1/1] (0.97ns)   --->   "%and_ln172_10 = and i1 %icmp_ln878_10, i1 %icmp_ln878_38" [assessment/toplevel.cpp:172]   --->   Operation 801 'and' 'and_ln172_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 802 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_10, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 802 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_48 : Operation 803 [1/1] (1.88ns)   --->   "%icmp_ln878_39 = icmp_ult  i11 %select_ln168_10, i11 %select_ln169_10"   --->   Operation 803 'icmp' 'icmp_ln878_39' <Predicate = (!and_ln172_10)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 804 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_39, void, void" [assessment/toplevel.cpp:177]   --->   Operation 804 'br' 'br_ln177' <Predicate = (!and_ln172_10)> <Delay = 0.00>
ST_48 : Operation 805 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_37, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:136]   --->   Operation 805 'store' 'store_ln136' <Predicate = (!and_ln172_10 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_48 : Operation 806 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_39 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_9" [assessment/toplevel.cpp:137]   --->   Operation 806 'getelementptr' 'open_set_heap_g_score_V_addr_39' <Predicate = (!and_ln172_10 & !icmp_ln878_39)> <Delay = 0.00>
ST_48 : Operation 807 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_27 = load i11 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:137]   --->   Operation 807 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (!and_ln172_10 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_48 : Operation 808 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_39 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_9" [assessment/toplevel.cpp:138]   --->   Operation 808 'getelementptr' 'open_set_heap_x_V_addr_39' <Predicate = (!and_ln172_10 & !icmp_ln878_39)> <Delay = 0.00>
ST_48 : Operation 809 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_27 = load i11 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:138]   --->   Operation 809 'load' 'open_set_heap_x_V_load_27' <Predicate = (!and_ln172_10 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_48 : Operation 810 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_39 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_9" [assessment/toplevel.cpp:139]   --->   Operation 810 'getelementptr' 'open_set_heap_y_V_addr_39' <Predicate = (!and_ln172_10 & !icmp_ln878_39)> <Delay = 0.00>
ST_48 : Operation 811 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_27 = load i11 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:139]   --->   Operation 811 'load' 'open_set_heap_y_V_load_27' <Predicate = (!and_ln172_10 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_48 : Operation 812 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_36, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:136]   --->   Operation 812 'store' 'store_ln136' <Predicate = (!and_ln172_10 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_48 : Operation 813 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_10 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_9" [assessment/toplevel.cpp:137]   --->   Operation 813 'getelementptr' 'open_set_heap_g_score_V_addr_10' <Predicate = (!and_ln172_10 & icmp_ln878_39)> <Delay = 0.00>
ST_48 : Operation 814 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_10 = load i11 %open_set_heap_g_score_V_addr_10" [assessment/toplevel.cpp:137]   --->   Operation 814 'load' 'open_set_heap_g_score_V_load_10' <Predicate = (!and_ln172_10 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_48 : Operation 815 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_10 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_9" [assessment/toplevel.cpp:138]   --->   Operation 815 'getelementptr' 'open_set_heap_x_V_addr_10' <Predicate = (!and_ln172_10 & icmp_ln878_39)> <Delay = 0.00>
ST_48 : Operation 816 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_10 = load i11 %open_set_heap_x_V_addr_10" [assessment/toplevel.cpp:138]   --->   Operation 816 'load' 'open_set_heap_x_V_load_10' <Predicate = (!and_ln172_10 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_48 : Operation 817 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_10 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_9" [assessment/toplevel.cpp:139]   --->   Operation 817 'getelementptr' 'open_set_heap_y_V_addr_10' <Predicate = (!and_ln172_10 & icmp_ln878_39)> <Delay = 0.00>
ST_48 : Operation 818 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_10 = load i11 %open_set_heap_y_V_addr_10" [assessment/toplevel.cpp:139]   --->   Operation 818 'load' 'open_set_heap_y_V_load_10' <Predicate = (!and_ln172_10 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 49 <SV = 48> <Delay = 4.64>
ST_49 : Operation 819 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_27 = load i11 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:137]   --->   Operation 819 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_49 : Operation 820 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_27, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:137]   --->   Operation 820 'store' 'store_ln137' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 821 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_27 = load i11 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:138]   --->   Operation 821 'load' 'open_set_heap_x_V_load_27' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_49 : Operation 822 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_27, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:138]   --->   Operation 822 'store' 'store_ln138' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_49 : Operation 823 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_27 = load i11 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:139]   --->   Operation 823 'load' 'open_set_heap_y_V_load_27' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_49 : Operation 824 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.11_ifconv"   --->   Operation 824 'br' 'br_ln0' <Predicate = (!icmp_ln878_39)> <Delay = 1.58>
ST_49 : Operation 825 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_10 = load i11 %open_set_heap_g_score_V_addr_10" [assessment/toplevel.cpp:137]   --->   Operation 825 'load' 'open_set_heap_g_score_V_load_10' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_49 : Operation 826 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_10, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:137]   --->   Operation 826 'store' 'store_ln137' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 827 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_10 = load i11 %open_set_heap_x_V_addr_10" [assessment/toplevel.cpp:138]   --->   Operation 827 'load' 'open_set_heap_x_V_load_10' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_49 : Operation 828 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_10, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:138]   --->   Operation 828 'store' 'store_ln138' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_49 : Operation 829 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_10 = load i11 %open_set_heap_y_V_addr_10" [assessment/toplevel.cpp:139]   --->   Operation 829 'load' 'open_set_heap_y_V_load_10' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_49 : Operation 830 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.11_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 830 'br' 'br_ln183' <Predicate = (icmp_ln878_39)> <Delay = 1.58>
ST_49 : Operation 831 [1/1] (0.00ns)   --->   "%current_1_10_in_in = phi i16 %or_ln163_9, void, i16 %add_ln164_9, void" [assessment/toplevel.cpp:163]   --->   Operation 831 'phi' 'current_1_10_in_in' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln139_3 = trunc i16 %current_1_10_in_in" [assessment/toplevel.cpp:139]   --->   Operation 832 'trunc' 'trunc_ln139_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 833 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %trunc_ln139_2, i4 %moves_target_addr_10" [assessment/toplevel.cpp:180]   --->   Operation 833 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln163 = shl i16 %current_1_10_in_in, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 834 'shl' 'shl_ln163' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 835 [1/1] (0.00ns)   --->   "%or_ln163_10 = or i16 %shl_ln163, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 835 'or' 'or_ln163_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln168_10 = zext i16 %or_ln163_10" [assessment/toplevel.cpp:168]   --->   Operation 836 'zext' 'zext_ln168_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 837 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_11 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_10" [assessment/toplevel.cpp:168]   --->   Operation 837 'getelementptr' 'open_set_heap_f_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 838 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_38 = load i11 %open_set_heap_f_score_V_addr_11" [assessment/toplevel.cpp:168]   --->   Operation 838 'load' 'open_set_heap_f_score_V_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 50 <SV = 49> <Delay = 4.39>
ST_50 : Operation 839 [1/1] (0.00ns)   --->   "%storemerge_10 = phi i9 %open_set_heap_y_V_load_10, void, i9 %open_set_heap_y_V_load_27, void" [assessment/toplevel.cpp:139]   --->   Operation 839 'phi' 'storemerge_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 840 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_10, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:139]   --->   Operation 840 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_50 : Operation 841 [1/1] (2.07ns)   --->   "%add_ln164_10 = add i16 %shl_ln163, i16 2" [assessment/toplevel.cpp:164]   --->   Operation 841 'add' 'add_ln164_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 842 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_38 = load i11 %open_set_heap_f_score_V_addr_11" [assessment/toplevel.cpp:168]   --->   Operation 842 'load' 'open_set_heap_f_score_V_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_50 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln169_10 = zext i16 %add_ln164_10" [assessment/toplevel.cpp:169]   --->   Operation 843 'zext' 'zext_ln169_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 844 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_40 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_10" [assessment/toplevel.cpp:169]   --->   Operation 844 'getelementptr' 'open_set_heap_f_score_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 845 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_39 = load i11 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:169]   --->   Operation 845 'load' 'open_set_heap_f_score_V_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 51 <SV = 50> <Delay = 2.42>
ST_51 : Operation 846 [1/1] (2.42ns)   --->   "%icmp_ln168_11 = icmp_ult  i16 %or_ln163_10, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 846 'icmp' 'icmp_ln168_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 847 [1/1] (2.42ns)   --->   "%icmp_ln169_11 = icmp_ult  i16 %add_ln164_10, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 847 'icmp' 'icmp_ln169_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 848 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_39 = load i11 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:169]   --->   Operation 848 'load' 'open_set_heap_f_score_V_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 52 <SV = 51> <Delay = 6.30>
ST_52 : Operation 849 [1/1] (0.69ns)   --->   "%select_ln168_11 = select i1 %icmp_ln168_11, i11 %open_set_heap_f_score_V_load_38, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 849 'select' 'select_ln168_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 850 [1/1] (0.69ns)   --->   "%select_ln169_11 = select i1 %icmp_ln169_11, i11 %open_set_heap_f_score_V_load_39, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 850 'select' 'select_ln169_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 851 [1/1] (1.88ns)   --->   "%icmp_ln878_11 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_11"   --->   Operation 851 'icmp' 'icmp_ln878_11' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 852 [1/1] (1.88ns)   --->   "%icmp_ln878_40 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_11"   --->   Operation 852 'icmp' 'icmp_ln878_40' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 853 [1/1] (0.97ns)   --->   "%and_ln172_11 = and i1 %icmp_ln878_11, i1 %icmp_ln878_40" [assessment/toplevel.cpp:172]   --->   Operation 853 'and' 'and_ln172_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 854 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_11, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 854 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_52 : Operation 855 [1/1] (1.88ns)   --->   "%icmp_ln878_41 = icmp_ult  i11 %select_ln168_11, i11 %select_ln169_11"   --->   Operation 855 'icmp' 'icmp_ln878_41' <Predicate = (!and_ln172_11)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_41, void, void" [assessment/toplevel.cpp:177]   --->   Operation 856 'br' 'br_ln177' <Predicate = (!and_ln172_11)> <Delay = 0.00>
ST_52 : Operation 857 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_39, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:136]   --->   Operation 857 'store' 'store_ln136' <Predicate = (!and_ln172_11 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_52 : Operation 858 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_40 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_10" [assessment/toplevel.cpp:137]   --->   Operation 858 'getelementptr' 'open_set_heap_g_score_V_addr_40' <Predicate = (!and_ln172_11 & !icmp_ln878_41)> <Delay = 0.00>
ST_52 : Operation 859 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_28 = load i11 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:137]   --->   Operation 859 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!and_ln172_11 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_52 : Operation 860 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_40 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_10" [assessment/toplevel.cpp:138]   --->   Operation 860 'getelementptr' 'open_set_heap_x_V_addr_40' <Predicate = (!and_ln172_11 & !icmp_ln878_41)> <Delay = 0.00>
ST_52 : Operation 861 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_28 = load i11 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:138]   --->   Operation 861 'load' 'open_set_heap_x_V_load_28' <Predicate = (!and_ln172_11 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_52 : Operation 862 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_40 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_10" [assessment/toplevel.cpp:139]   --->   Operation 862 'getelementptr' 'open_set_heap_y_V_addr_40' <Predicate = (!and_ln172_11 & !icmp_ln878_41)> <Delay = 0.00>
ST_52 : Operation 863 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_28 = load i11 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:139]   --->   Operation 863 'load' 'open_set_heap_y_V_load_28' <Predicate = (!and_ln172_11 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_52 : Operation 864 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_38, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:136]   --->   Operation 864 'store' 'store_ln136' <Predicate = (!and_ln172_11 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_52 : Operation 865 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_11 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_10" [assessment/toplevel.cpp:137]   --->   Operation 865 'getelementptr' 'open_set_heap_g_score_V_addr_11' <Predicate = (!and_ln172_11 & icmp_ln878_41)> <Delay = 0.00>
ST_52 : Operation 866 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_11 = load i11 %open_set_heap_g_score_V_addr_11" [assessment/toplevel.cpp:137]   --->   Operation 866 'load' 'open_set_heap_g_score_V_load_11' <Predicate = (!and_ln172_11 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_52 : Operation 867 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_11 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_10" [assessment/toplevel.cpp:138]   --->   Operation 867 'getelementptr' 'open_set_heap_x_V_addr_11' <Predicate = (!and_ln172_11 & icmp_ln878_41)> <Delay = 0.00>
ST_52 : Operation 868 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_11 = load i11 %open_set_heap_x_V_addr_11" [assessment/toplevel.cpp:138]   --->   Operation 868 'load' 'open_set_heap_x_V_load_11' <Predicate = (!and_ln172_11 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_52 : Operation 869 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_11 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_10" [assessment/toplevel.cpp:139]   --->   Operation 869 'getelementptr' 'open_set_heap_y_V_addr_11' <Predicate = (!and_ln172_11 & icmp_ln878_41)> <Delay = 0.00>
ST_52 : Operation 870 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_11 = load i11 %open_set_heap_y_V_addr_11" [assessment/toplevel.cpp:139]   --->   Operation 870 'load' 'open_set_heap_y_V_load_11' <Predicate = (!and_ln172_11 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 53 <SV = 52> <Delay = 4.64>
ST_53 : Operation 871 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_28 = load i11 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:137]   --->   Operation 871 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_53 : Operation 872 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_28, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:137]   --->   Operation 872 'store' 'store_ln137' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 873 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_28 = load i11 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:138]   --->   Operation 873 'load' 'open_set_heap_x_V_load_28' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_53 : Operation 874 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_28, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:138]   --->   Operation 874 'store' 'store_ln138' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_53 : Operation 875 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_28 = load i11 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:139]   --->   Operation 875 'load' 'open_set_heap_y_V_load_28' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_53 : Operation 876 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.12_ifconv"   --->   Operation 876 'br' 'br_ln0' <Predicate = (!icmp_ln878_41)> <Delay = 1.58>
ST_53 : Operation 877 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_11 = load i11 %open_set_heap_g_score_V_addr_11" [assessment/toplevel.cpp:137]   --->   Operation 877 'load' 'open_set_heap_g_score_V_load_11' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_53 : Operation 878 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_11, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:137]   --->   Operation 878 'store' 'store_ln137' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 879 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_11 = load i11 %open_set_heap_x_V_addr_11" [assessment/toplevel.cpp:138]   --->   Operation 879 'load' 'open_set_heap_x_V_load_11' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_53 : Operation 880 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_11, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:138]   --->   Operation 880 'store' 'store_ln138' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_53 : Operation 881 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_11 = load i11 %open_set_heap_y_V_addr_11" [assessment/toplevel.cpp:139]   --->   Operation 881 'load' 'open_set_heap_y_V_load_11' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_53 : Operation 882 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.12_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 882 'br' 'br_ln183' <Predicate = (icmp_ln878_41)> <Delay = 1.58>
ST_53 : Operation 883 [1/1] (0.00ns)   --->   "%current_1_11_in_in = phi i16 %or_ln163_10, void, i16 %add_ln164_10, void" [assessment/toplevel.cpp:163]   --->   Operation 883 'phi' 'current_1_11_in_in' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln139_4 = trunc i16 %current_1_11_in_in" [assessment/toplevel.cpp:139]   --->   Operation 884 'trunc' 'trunc_ln139_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 885 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %trunc_ln139_3, i4 %moves_target_addr_11" [assessment/toplevel.cpp:180]   --->   Operation 885 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 886 [1/1] (0.00ns)   --->   "%shl_ln163_10 = shl i16 %current_1_11_in_in, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 886 'shl' 'shl_ln163_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 887 [1/1] (0.00ns)   --->   "%or_ln163_11 = or i16 %shl_ln163_10, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 887 'or' 'or_ln163_11' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln168_11 = zext i16 %or_ln163_11" [assessment/toplevel.cpp:168]   --->   Operation 888 'zext' 'zext_ln168_11' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 889 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_12 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_11" [assessment/toplevel.cpp:168]   --->   Operation 889 'getelementptr' 'open_set_heap_f_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 890 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_40 = load i11 %open_set_heap_f_score_V_addr_12" [assessment/toplevel.cpp:168]   --->   Operation 890 'load' 'open_set_heap_f_score_V_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 54 <SV = 53> <Delay = 4.39>
ST_54 : Operation 891 [1/1] (0.00ns)   --->   "%storemerge_11 = phi i9 %open_set_heap_y_V_load_11, void, i9 %open_set_heap_y_V_load_28, void" [assessment/toplevel.cpp:139]   --->   Operation 891 'phi' 'storemerge_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 892 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_11, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:139]   --->   Operation 892 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 893 [1/1] (2.07ns)   --->   "%add_ln164_11 = add i16 %shl_ln163_10, i16 2" [assessment/toplevel.cpp:164]   --->   Operation 893 'add' 'add_ln164_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 894 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_40 = load i11 %open_set_heap_f_score_V_addr_12" [assessment/toplevel.cpp:168]   --->   Operation 894 'load' 'open_set_heap_f_score_V_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_54 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln169_11 = zext i16 %add_ln164_11" [assessment/toplevel.cpp:169]   --->   Operation 895 'zext' 'zext_ln169_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 896 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_41 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_11" [assessment/toplevel.cpp:169]   --->   Operation 896 'getelementptr' 'open_set_heap_f_score_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 897 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_41 = load i11 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:169]   --->   Operation 897 'load' 'open_set_heap_f_score_V_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 55 <SV = 54> <Delay = 2.42>
ST_55 : Operation 898 [1/1] (2.42ns)   --->   "%icmp_ln168_12 = icmp_ult  i16 %or_ln163_11, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 898 'icmp' 'icmp_ln168_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 899 [1/1] (2.42ns)   --->   "%icmp_ln169_12 = icmp_ult  i16 %add_ln164_11, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 899 'icmp' 'icmp_ln169_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 900 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_41 = load i11 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:169]   --->   Operation 900 'load' 'open_set_heap_f_score_V_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 56 <SV = 55> <Delay = 6.30>
ST_56 : Operation 901 [1/1] (0.69ns)   --->   "%select_ln168_12 = select i1 %icmp_ln168_12, i11 %open_set_heap_f_score_V_load_40, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 901 'select' 'select_ln168_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 902 [1/1] (0.69ns)   --->   "%select_ln169_12 = select i1 %icmp_ln169_12, i11 %open_set_heap_f_score_V_load_41, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 902 'select' 'select_ln169_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 903 [1/1] (1.88ns)   --->   "%icmp_ln878_12 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_12"   --->   Operation 903 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 904 [1/1] (1.88ns)   --->   "%icmp_ln878_42 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_12"   --->   Operation 904 'icmp' 'icmp_ln878_42' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 905 [1/1] (0.97ns)   --->   "%and_ln172_12 = and i1 %icmp_ln878_12, i1 %icmp_ln878_42" [assessment/toplevel.cpp:172]   --->   Operation 905 'and' 'and_ln172_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 906 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_12, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 906 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_56 : Operation 907 [1/1] (1.88ns)   --->   "%icmp_ln878_43 = icmp_ult  i11 %select_ln168_12, i11 %select_ln169_12"   --->   Operation 907 'icmp' 'icmp_ln878_43' <Predicate = (!and_ln172_12)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 908 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_43, void, void" [assessment/toplevel.cpp:177]   --->   Operation 908 'br' 'br_ln177' <Predicate = (!and_ln172_12)> <Delay = 0.00>
ST_56 : Operation 909 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_41, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:136]   --->   Operation 909 'store' 'store_ln136' <Predicate = (!and_ln172_12 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_56 : Operation 910 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_41 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_11" [assessment/toplevel.cpp:137]   --->   Operation 910 'getelementptr' 'open_set_heap_g_score_V_addr_41' <Predicate = (!and_ln172_12 & !icmp_ln878_43)> <Delay = 0.00>
ST_56 : Operation 911 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_29 = load i11 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:137]   --->   Operation 911 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (!and_ln172_12 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_56 : Operation 912 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_41 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_11" [assessment/toplevel.cpp:138]   --->   Operation 912 'getelementptr' 'open_set_heap_x_V_addr_41' <Predicate = (!and_ln172_12 & !icmp_ln878_43)> <Delay = 0.00>
ST_56 : Operation 913 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_29 = load i11 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:138]   --->   Operation 913 'load' 'open_set_heap_x_V_load_29' <Predicate = (!and_ln172_12 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_56 : Operation 914 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_41 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_11" [assessment/toplevel.cpp:139]   --->   Operation 914 'getelementptr' 'open_set_heap_y_V_addr_41' <Predicate = (!and_ln172_12 & !icmp_ln878_43)> <Delay = 0.00>
ST_56 : Operation 915 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_29 = load i11 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:139]   --->   Operation 915 'load' 'open_set_heap_y_V_load_29' <Predicate = (!and_ln172_12 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_56 : Operation 916 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_40, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:136]   --->   Operation 916 'store' 'store_ln136' <Predicate = (!and_ln172_12 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_56 : Operation 917 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_12 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_11" [assessment/toplevel.cpp:137]   --->   Operation 917 'getelementptr' 'open_set_heap_g_score_V_addr_12' <Predicate = (!and_ln172_12 & icmp_ln878_43)> <Delay = 0.00>
ST_56 : Operation 918 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_12 = load i11 %open_set_heap_g_score_V_addr_12" [assessment/toplevel.cpp:137]   --->   Operation 918 'load' 'open_set_heap_g_score_V_load_12' <Predicate = (!and_ln172_12 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_56 : Operation 919 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_12 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_11" [assessment/toplevel.cpp:138]   --->   Operation 919 'getelementptr' 'open_set_heap_x_V_addr_12' <Predicate = (!and_ln172_12 & icmp_ln878_43)> <Delay = 0.00>
ST_56 : Operation 920 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_12 = load i11 %open_set_heap_x_V_addr_12" [assessment/toplevel.cpp:138]   --->   Operation 920 'load' 'open_set_heap_x_V_load_12' <Predicate = (!and_ln172_12 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_56 : Operation 921 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_12 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_11" [assessment/toplevel.cpp:139]   --->   Operation 921 'getelementptr' 'open_set_heap_y_V_addr_12' <Predicate = (!and_ln172_12 & icmp_ln878_43)> <Delay = 0.00>
ST_56 : Operation 922 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_12 = load i11 %open_set_heap_y_V_addr_12" [assessment/toplevel.cpp:139]   --->   Operation 922 'load' 'open_set_heap_y_V_load_12' <Predicate = (!and_ln172_12 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 57 <SV = 56> <Delay = 4.64>
ST_57 : Operation 923 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_29 = load i11 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:137]   --->   Operation 923 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_57 : Operation 924 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_29, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:137]   --->   Operation 924 'store' 'store_ln137' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 925 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_29 = load i11 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:138]   --->   Operation 925 'load' 'open_set_heap_x_V_load_29' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_57 : Operation 926 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_29, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:138]   --->   Operation 926 'store' 'store_ln138' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_57 : Operation 927 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_29 = load i11 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:139]   --->   Operation 927 'load' 'open_set_heap_y_V_load_29' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_57 : Operation 928 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.13_ifconv"   --->   Operation 928 'br' 'br_ln0' <Predicate = (!icmp_ln878_43)> <Delay = 1.58>
ST_57 : Operation 929 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_12 = load i11 %open_set_heap_g_score_V_addr_12" [assessment/toplevel.cpp:137]   --->   Operation 929 'load' 'open_set_heap_g_score_V_load_12' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_57 : Operation 930 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_12, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:137]   --->   Operation 930 'store' 'store_ln137' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 931 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_12 = load i11 %open_set_heap_x_V_addr_12" [assessment/toplevel.cpp:138]   --->   Operation 931 'load' 'open_set_heap_x_V_load_12' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_57 : Operation 932 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_12, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:138]   --->   Operation 932 'store' 'store_ln138' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_57 : Operation 933 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_12 = load i11 %open_set_heap_y_V_addr_12" [assessment/toplevel.cpp:139]   --->   Operation 933 'load' 'open_set_heap_y_V_load_12' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_57 : Operation 934 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.13_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 934 'br' 'br_ln183' <Predicate = (icmp_ln878_43)> <Delay = 1.58>
ST_57 : Operation 935 [1/1] (0.00ns)   --->   "%current_1_12_in_in = phi i16 %or_ln163_11, void, i16 %add_ln164_11, void" [assessment/toplevel.cpp:163]   --->   Operation 935 'phi' 'current_1_12_in_in' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln139_5 = trunc i16 %current_1_12_in_in" [assessment/toplevel.cpp:139]   --->   Operation 936 'trunc' 'trunc_ln139_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 937 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %trunc_ln139_4, i4 %moves_target_addr_12" [assessment/toplevel.cpp:180]   --->   Operation 937 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 938 [1/1] (0.00ns)   --->   "%shl_ln163_11 = shl i16 %current_1_12_in_in, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 938 'shl' 'shl_ln163_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 939 [1/1] (0.00ns)   --->   "%or_ln163_12 = or i16 %shl_ln163_11, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 939 'or' 'or_ln163_12' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln168_12 = zext i16 %or_ln163_12" [assessment/toplevel.cpp:168]   --->   Operation 940 'zext' 'zext_ln168_12' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 941 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_13 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_12" [assessment/toplevel.cpp:168]   --->   Operation 941 'getelementptr' 'open_set_heap_f_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 942 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_42 = load i11 %open_set_heap_f_score_V_addr_13" [assessment/toplevel.cpp:168]   --->   Operation 942 'load' 'open_set_heap_f_score_V_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 58 <SV = 57> <Delay = 4.39>
ST_58 : Operation 943 [1/1] (0.00ns)   --->   "%storemerge_12 = phi i9 %open_set_heap_y_V_load_12, void, i9 %open_set_heap_y_V_load_29, void" [assessment/toplevel.cpp:139]   --->   Operation 943 'phi' 'storemerge_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 944 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_12, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:139]   --->   Operation 944 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 945 [1/1] (2.07ns)   --->   "%add_ln164_12 = add i16 %shl_ln163_11, i16 2" [assessment/toplevel.cpp:164]   --->   Operation 945 'add' 'add_ln164_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 946 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_42 = load i11 %open_set_heap_f_score_V_addr_13" [assessment/toplevel.cpp:168]   --->   Operation 946 'load' 'open_set_heap_f_score_V_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_58 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln169_12 = zext i16 %add_ln164_12" [assessment/toplevel.cpp:169]   --->   Operation 947 'zext' 'zext_ln169_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 948 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_42 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_12" [assessment/toplevel.cpp:169]   --->   Operation 948 'getelementptr' 'open_set_heap_f_score_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 949 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_43 = load i11 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:169]   --->   Operation 949 'load' 'open_set_heap_f_score_V_load_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 59 <SV = 58> <Delay = 2.42>
ST_59 : Operation 950 [1/1] (2.42ns)   --->   "%icmp_ln168_13 = icmp_ult  i16 %or_ln163_12, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 950 'icmp' 'icmp_ln168_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 951 [1/1] (2.42ns)   --->   "%icmp_ln169_13 = icmp_ult  i16 %add_ln164_12, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 951 'icmp' 'icmp_ln169_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 952 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_43 = load i11 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:169]   --->   Operation 952 'load' 'open_set_heap_f_score_V_load_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 60 <SV = 59> <Delay = 6.30>
ST_60 : Operation 953 [1/1] (0.69ns)   --->   "%select_ln168_13 = select i1 %icmp_ln168_13, i11 %open_set_heap_f_score_V_load_42, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 953 'select' 'select_ln168_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 954 [1/1] (0.69ns)   --->   "%select_ln169_13 = select i1 %icmp_ln169_13, i11 %open_set_heap_f_score_V_load_43, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 954 'select' 'select_ln169_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 955 [1/1] (1.88ns)   --->   "%icmp_ln878_13 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_13"   --->   Operation 955 'icmp' 'icmp_ln878_13' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 956 [1/1] (1.88ns)   --->   "%icmp_ln878_44 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_13"   --->   Operation 956 'icmp' 'icmp_ln878_44' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 957 [1/1] (0.97ns)   --->   "%and_ln172_13 = and i1 %icmp_ln878_13, i1 %icmp_ln878_44" [assessment/toplevel.cpp:172]   --->   Operation 957 'and' 'and_ln172_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 958 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_13, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 958 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_60 : Operation 959 [1/1] (1.88ns)   --->   "%icmp_ln878_45 = icmp_ult  i11 %select_ln168_13, i11 %select_ln169_13"   --->   Operation 959 'icmp' 'icmp_ln878_45' <Predicate = (!and_ln172_13)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 960 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_45, void, void" [assessment/toplevel.cpp:177]   --->   Operation 960 'br' 'br_ln177' <Predicate = (!and_ln172_13)> <Delay = 0.00>
ST_60 : Operation 961 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_43, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:136]   --->   Operation 961 'store' 'store_ln136' <Predicate = (!and_ln172_13 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_60 : Operation 962 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_42 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_12" [assessment/toplevel.cpp:137]   --->   Operation 962 'getelementptr' 'open_set_heap_g_score_V_addr_42' <Predicate = (!and_ln172_13 & !icmp_ln878_45)> <Delay = 0.00>
ST_60 : Operation 963 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_30 = load i11 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:137]   --->   Operation 963 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!and_ln172_13 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_60 : Operation 964 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_42 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_12" [assessment/toplevel.cpp:138]   --->   Operation 964 'getelementptr' 'open_set_heap_x_V_addr_42' <Predicate = (!and_ln172_13 & !icmp_ln878_45)> <Delay = 0.00>
ST_60 : Operation 965 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_30 = load i11 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:138]   --->   Operation 965 'load' 'open_set_heap_x_V_load_30' <Predicate = (!and_ln172_13 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_60 : Operation 966 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_42 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_12" [assessment/toplevel.cpp:139]   --->   Operation 966 'getelementptr' 'open_set_heap_y_V_addr_42' <Predicate = (!and_ln172_13 & !icmp_ln878_45)> <Delay = 0.00>
ST_60 : Operation 967 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_30 = load i11 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:139]   --->   Operation 967 'load' 'open_set_heap_y_V_load_30' <Predicate = (!and_ln172_13 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_60 : Operation 968 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_42, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:136]   --->   Operation 968 'store' 'store_ln136' <Predicate = (!and_ln172_13 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_60 : Operation 969 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_13 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_12" [assessment/toplevel.cpp:137]   --->   Operation 969 'getelementptr' 'open_set_heap_g_score_V_addr_13' <Predicate = (!and_ln172_13 & icmp_ln878_45)> <Delay = 0.00>
ST_60 : Operation 970 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_13 = load i11 %open_set_heap_g_score_V_addr_13" [assessment/toplevel.cpp:137]   --->   Operation 970 'load' 'open_set_heap_g_score_V_load_13' <Predicate = (!and_ln172_13 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_60 : Operation 971 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_13 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_12" [assessment/toplevel.cpp:138]   --->   Operation 971 'getelementptr' 'open_set_heap_x_V_addr_13' <Predicate = (!and_ln172_13 & icmp_ln878_45)> <Delay = 0.00>
ST_60 : Operation 972 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_13 = load i11 %open_set_heap_x_V_addr_13" [assessment/toplevel.cpp:138]   --->   Operation 972 'load' 'open_set_heap_x_V_load_13' <Predicate = (!and_ln172_13 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_60 : Operation 973 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_13 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_12" [assessment/toplevel.cpp:139]   --->   Operation 973 'getelementptr' 'open_set_heap_y_V_addr_13' <Predicate = (!and_ln172_13 & icmp_ln878_45)> <Delay = 0.00>
ST_60 : Operation 974 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_13 = load i11 %open_set_heap_y_V_addr_13" [assessment/toplevel.cpp:139]   --->   Operation 974 'load' 'open_set_heap_y_V_load_13' <Predicate = (!and_ln172_13 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 61 <SV = 60> <Delay = 4.64>
ST_61 : Operation 975 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_30 = load i11 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:137]   --->   Operation 975 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_61 : Operation 976 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_30, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:137]   --->   Operation 976 'store' 'store_ln137' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_61 : Operation 977 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_30 = load i11 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:138]   --->   Operation 977 'load' 'open_set_heap_x_V_load_30' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_61 : Operation 978 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_30, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:138]   --->   Operation 978 'store' 'store_ln138' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_61 : Operation 979 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_30 = load i11 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:139]   --->   Operation 979 'load' 'open_set_heap_y_V_load_30' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_61 : Operation 980 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.14_ifconv"   --->   Operation 980 'br' 'br_ln0' <Predicate = (!icmp_ln878_45)> <Delay = 1.58>
ST_61 : Operation 981 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_13 = load i11 %open_set_heap_g_score_V_addr_13" [assessment/toplevel.cpp:137]   --->   Operation 981 'load' 'open_set_heap_g_score_V_load_13' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_61 : Operation 982 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_13, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:137]   --->   Operation 982 'store' 'store_ln137' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_61 : Operation 983 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_13 = load i11 %open_set_heap_x_V_addr_13" [assessment/toplevel.cpp:138]   --->   Operation 983 'load' 'open_set_heap_x_V_load_13' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_61 : Operation 984 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_13, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:138]   --->   Operation 984 'store' 'store_ln138' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_61 : Operation 985 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_13 = load i11 %open_set_heap_y_V_addr_13" [assessment/toplevel.cpp:139]   --->   Operation 985 'load' 'open_set_heap_y_V_load_13' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_61 : Operation 986 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.14_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 986 'br' 'br_ln183' <Predicate = (icmp_ln878_45)> <Delay = 1.58>
ST_61 : Operation 987 [1/1] (0.00ns)   --->   "%current_1_13_in_in = phi i16 %or_ln163_12, void, i16 %add_ln164_12, void" [assessment/toplevel.cpp:163]   --->   Operation 987 'phi' 'current_1_13_in_in' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln139_6 = trunc i16 %current_1_13_in_in" [assessment/toplevel.cpp:139]   --->   Operation 988 'trunc' 'trunc_ln139_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 989 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %trunc_ln139_5, i4 %moves_target_addr_13" [assessment/toplevel.cpp:180]   --->   Operation 989 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_61 : Operation 990 [1/1] (0.00ns)   --->   "%shl_ln163_12 = shl i16 %current_1_13_in_in, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 990 'shl' 'shl_ln163_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 991 [1/1] (0.00ns)   --->   "%or_ln163_13 = or i16 %shl_ln163_12, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 991 'or' 'or_ln163_13' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln168_13 = zext i16 %or_ln163_13" [assessment/toplevel.cpp:168]   --->   Operation 992 'zext' 'zext_ln168_13' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 993 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_14 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_13" [assessment/toplevel.cpp:168]   --->   Operation 993 'getelementptr' 'open_set_heap_f_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 994 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_44 = load i11 %open_set_heap_f_score_V_addr_14" [assessment/toplevel.cpp:168]   --->   Operation 994 'load' 'open_set_heap_f_score_V_load_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 62 <SV = 61> <Delay = 4.39>
ST_62 : Operation 995 [1/1] (0.00ns)   --->   "%storemerge_13 = phi i9 %open_set_heap_y_V_load_13, void, i9 %open_set_heap_y_V_load_30, void" [assessment/toplevel.cpp:139]   --->   Operation 995 'phi' 'storemerge_13' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 996 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_13, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:139]   --->   Operation 996 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_62 : Operation 997 [1/1] (2.07ns)   --->   "%add_ln164_13 = add i16 %shl_ln163_12, i16 2" [assessment/toplevel.cpp:164]   --->   Operation 997 'add' 'add_ln164_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 998 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_44 = load i11 %open_set_heap_f_score_V_addr_14" [assessment/toplevel.cpp:168]   --->   Operation 998 'load' 'open_set_heap_f_score_V_load_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_62 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln169_13 = zext i16 %add_ln164_13" [assessment/toplevel.cpp:169]   --->   Operation 999 'zext' 'zext_ln169_13' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1000 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_43 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_13" [assessment/toplevel.cpp:169]   --->   Operation 1000 'getelementptr' 'open_set_heap_f_score_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1001 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_45 = load i11 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:169]   --->   Operation 1001 'load' 'open_set_heap_f_score_V_load_45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 63 <SV = 62> <Delay = 2.42>
ST_63 : Operation 1002 [1/1] (2.42ns)   --->   "%icmp_ln168_14 = icmp_ult  i16 %or_ln163_13, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 1002 'icmp' 'icmp_ln168_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1003 [1/1] (2.42ns)   --->   "%icmp_ln169_14 = icmp_ult  i16 %add_ln164_13, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 1003 'icmp' 'icmp_ln169_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1004 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_45 = load i11 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:169]   --->   Operation 1004 'load' 'open_set_heap_f_score_V_load_45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 64 <SV = 63> <Delay = 6.30>
ST_64 : Operation 1005 [1/1] (0.69ns)   --->   "%select_ln168_14 = select i1 %icmp_ln168_14, i11 %open_set_heap_f_score_V_load_44, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 1005 'select' 'select_ln168_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 1006 [1/1] (0.69ns)   --->   "%select_ln169_14 = select i1 %icmp_ln169_14, i11 %open_set_heap_f_score_V_load_45, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 1006 'select' 'select_ln169_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 1007 [1/1] (1.88ns)   --->   "%icmp_ln878_14 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_14"   --->   Operation 1007 'icmp' 'icmp_ln878_14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1008 [1/1] (1.88ns)   --->   "%icmp_ln878_46 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_14"   --->   Operation 1008 'icmp' 'icmp_ln878_46' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1009 [1/1] (0.97ns)   --->   "%and_ln172_14 = and i1 %icmp_ln878_14, i1 %icmp_ln878_46" [assessment/toplevel.cpp:172]   --->   Operation 1009 'and' 'and_ln172_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1010 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_14, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 1010 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_64 : Operation 1011 [1/1] (1.88ns)   --->   "%icmp_ln878_47 = icmp_ult  i11 %select_ln168_14, i11 %select_ln169_14"   --->   Operation 1011 'icmp' 'icmp_ln878_47' <Predicate = (!and_ln172_14)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1012 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_47, void, void" [assessment/toplevel.cpp:177]   --->   Operation 1012 'br' 'br_ln177' <Predicate = (!and_ln172_14)> <Delay = 0.00>
ST_64 : Operation 1013 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_45, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:136]   --->   Operation 1013 'store' 'store_ln136' <Predicate = (!and_ln172_14 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_64 : Operation 1014 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_43 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_13" [assessment/toplevel.cpp:137]   --->   Operation 1014 'getelementptr' 'open_set_heap_g_score_V_addr_43' <Predicate = (!and_ln172_14 & !icmp_ln878_47)> <Delay = 0.00>
ST_64 : Operation 1015 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_31 = load i11 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:137]   --->   Operation 1015 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (!and_ln172_14 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_64 : Operation 1016 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_43 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_13" [assessment/toplevel.cpp:138]   --->   Operation 1016 'getelementptr' 'open_set_heap_x_V_addr_43' <Predicate = (!and_ln172_14 & !icmp_ln878_47)> <Delay = 0.00>
ST_64 : Operation 1017 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_31 = load i11 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:138]   --->   Operation 1017 'load' 'open_set_heap_x_V_load_31' <Predicate = (!and_ln172_14 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_64 : Operation 1018 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_43 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_13" [assessment/toplevel.cpp:139]   --->   Operation 1018 'getelementptr' 'open_set_heap_y_V_addr_43' <Predicate = (!and_ln172_14 & !icmp_ln878_47)> <Delay = 0.00>
ST_64 : Operation 1019 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_31 = load i11 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:139]   --->   Operation 1019 'load' 'open_set_heap_y_V_load_31' <Predicate = (!and_ln172_14 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_64 : Operation 1020 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_44, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:136]   --->   Operation 1020 'store' 'store_ln136' <Predicate = (!and_ln172_14 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_64 : Operation 1021 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_14 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_13" [assessment/toplevel.cpp:137]   --->   Operation 1021 'getelementptr' 'open_set_heap_g_score_V_addr_14' <Predicate = (!and_ln172_14 & icmp_ln878_47)> <Delay = 0.00>
ST_64 : Operation 1022 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_14 = load i11 %open_set_heap_g_score_V_addr_14" [assessment/toplevel.cpp:137]   --->   Operation 1022 'load' 'open_set_heap_g_score_V_load_14' <Predicate = (!and_ln172_14 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_64 : Operation 1023 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_14 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_13" [assessment/toplevel.cpp:138]   --->   Operation 1023 'getelementptr' 'open_set_heap_x_V_addr_14' <Predicate = (!and_ln172_14 & icmp_ln878_47)> <Delay = 0.00>
ST_64 : Operation 1024 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_14 = load i11 %open_set_heap_x_V_addr_14" [assessment/toplevel.cpp:138]   --->   Operation 1024 'load' 'open_set_heap_x_V_load_14' <Predicate = (!and_ln172_14 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_64 : Operation 1025 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_14 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_13" [assessment/toplevel.cpp:139]   --->   Operation 1025 'getelementptr' 'open_set_heap_y_V_addr_14' <Predicate = (!and_ln172_14 & icmp_ln878_47)> <Delay = 0.00>
ST_64 : Operation 1026 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_14 = load i11 %open_set_heap_y_V_addr_14" [assessment/toplevel.cpp:139]   --->   Operation 1026 'load' 'open_set_heap_y_V_load_14' <Predicate = (!and_ln172_14 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 65 <SV = 64> <Delay = 4.64>
ST_65 : Operation 1027 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_31 = load i11 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:137]   --->   Operation 1027 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_65 : Operation 1028 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_31, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:137]   --->   Operation 1028 'store' 'store_ln137' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_65 : Operation 1029 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_31 = load i11 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:138]   --->   Operation 1029 'load' 'open_set_heap_x_V_load_31' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_65 : Operation 1030 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_31, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:138]   --->   Operation 1030 'store' 'store_ln138' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_65 : Operation 1031 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_31 = load i11 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:139]   --->   Operation 1031 'load' 'open_set_heap_y_V_load_31' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_65 : Operation 1032 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split5.15_ifconv"   --->   Operation 1032 'br' 'br_ln0' <Predicate = (!icmp_ln878_47)> <Delay = 1.58>
ST_65 : Operation 1033 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_14 = load i11 %open_set_heap_g_score_V_addr_14" [assessment/toplevel.cpp:137]   --->   Operation 1033 'load' 'open_set_heap_g_score_V_load_14' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_65 : Operation 1034 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_14, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:137]   --->   Operation 1034 'store' 'store_ln137' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_65 : Operation 1035 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_14 = load i11 %open_set_heap_x_V_addr_14" [assessment/toplevel.cpp:138]   --->   Operation 1035 'load' 'open_set_heap_x_V_load_14' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_65 : Operation 1036 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_14, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:138]   --->   Operation 1036 'store' 'store_ln138' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_65 : Operation 1037 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_14 = load i11 %open_set_heap_y_V_addr_14" [assessment/toplevel.cpp:139]   --->   Operation 1037 'load' 'open_set_heap_y_V_load_14' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_65 : Operation 1038 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.split5.15_ifconv" [assessment/toplevel.cpp:183]   --->   Operation 1038 'br' 'br_ln183' <Predicate = (icmp_ln878_47)> <Delay = 1.58>
ST_65 : Operation 1039 [1/1] (0.00ns)   --->   "%current_1_14_in_in = phi i16 %or_ln163_13, void, i16 %add_ln164_13, void" [assessment/toplevel.cpp:163]   --->   Operation 1039 'phi' 'current_1_14_in_in' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1040 [1/1] (0.00ns)   --->   "%trunc_ln139_7 = trunc i16 %current_1_14_in_in" [assessment/toplevel.cpp:139]   --->   Operation 1040 'trunc' 'trunc_ln139_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1041 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %trunc_ln139_6, i4 %moves_target_addr_14" [assessment/toplevel.cpp:180]   --->   Operation 1041 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_65 : Operation 1042 [1/1] (0.00ns)   --->   "%shl_ln163_13 = shl i16 %current_1_14_in_in, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 1042 'shl' 'shl_ln163_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1043 [1/1] (0.00ns)   --->   "%or_ln163_14 = or i16 %shl_ln163_13, i16 1" [assessment/toplevel.cpp:163]   --->   Operation 1043 'or' 'or_ln163_14' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1044 [1/1] (2.07ns)   --->   "%add_ln164_14 = add i16 %shl_ln163_13, i16 2" [assessment/toplevel.cpp:164]   --->   Operation 1044 'add' 'add_ln164_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln168_14 = zext i16 %or_ln163_14" [assessment/toplevel.cpp:168]   --->   Operation 1045 'zext' 'zext_ln168_14' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1046 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_15 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln168_14" [assessment/toplevel.cpp:168]   --->   Operation 1046 'getelementptr' 'open_set_heap_f_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1047 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_46 = load i11 %open_set_heap_f_score_V_addr_15" [assessment/toplevel.cpp:168]   --->   Operation 1047 'load' 'open_set_heap_f_score_V_load_46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 66 <SV = 65> <Delay = 2.42>
ST_66 : Operation 1048 [1/1] (0.00ns)   --->   "%storemerge_14 = phi i9 %open_set_heap_y_V_load_14, void, i9 %open_set_heap_y_V_load_31, void" [assessment/toplevel.cpp:139]   --->   Operation 1048 'phi' 'storemerge_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1049 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_14, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:139]   --->   Operation 1049 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_66 : Operation 1050 [1/1] (2.42ns)   --->   "%icmp_ln168_15 = icmp_ult  i16 %or_ln163_14, i16 %open_set_size_load" [assessment/toplevel.cpp:168]   --->   Operation 1050 'icmp' 'icmp_ln168_15' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1051 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_46 = load i11 %open_set_heap_f_score_V_addr_15" [assessment/toplevel.cpp:168]   --->   Operation 1051 'load' 'open_set_heap_f_score_V_load_46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_66 : Operation 1052 [1/1] (2.42ns)   --->   "%icmp_ln169_15 = icmp_ult  i16 %add_ln164_14, i16 %open_set_size_load" [assessment/toplevel.cpp:169]   --->   Operation 1052 'icmp' 'icmp_ln169_15' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln169_14 = zext i16 %add_ln164_14" [assessment/toplevel.cpp:169]   --->   Operation 1053 'zext' 'zext_ln169_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1054 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_44 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_14" [assessment/toplevel.cpp:169]   --->   Operation 1054 'getelementptr' 'open_set_heap_f_score_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1055 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_47 = load i11 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:169]   --->   Operation 1055 'load' 'open_set_heap_f_score_V_load_47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 67 <SV = 66> <Delay = 2.32>
ST_67 : Operation 1056 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_47 = load i11 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:169]   --->   Operation 1056 'load' 'open_set_heap_f_score_V_load_47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 68 <SV = 67> <Delay = 6.30>
ST_68 : Operation 1057 [1/1] (0.69ns)   --->   "%select_ln168_15 = select i1 %icmp_ln168_15, i11 %open_set_heap_f_score_V_load_46, i11 2047" [assessment/toplevel.cpp:168]   --->   Operation 1057 'select' 'select_ln168_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1058 [1/1] (0.69ns)   --->   "%select_ln169_15 = select i1 %icmp_ln169_15, i11 %open_set_heap_f_score_V_load_47, i11 2047" [assessment/toplevel.cpp:169]   --->   Operation 1058 'select' 'select_ln169_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1059 [1/1] (1.88ns)   --->   "%icmp_ln878_15 = icmp_ult  i11 %node_f_score_V, i11 %select_ln168_15"   --->   Operation 1059 'icmp' 'icmp_ln878_15' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1060 [1/1] (1.88ns)   --->   "%icmp_ln878_48 = icmp_ult  i11 %node_f_score_V, i11 %select_ln169_15"   --->   Operation 1060 'icmp' 'icmp_ln878_48' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1061 [1/1] (0.97ns)   --->   "%and_ln172_15 = and i1 %icmp_ln878_15, i1 %icmp_ln878_48" [assessment/toplevel.cpp:172]   --->   Operation 1061 'and' 'and_ln172_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1062 [1/1] (2.75ns)   --->   "%br_ln172 = br i1 %and_ln172_15, void, void %.loopexit" [assessment/toplevel.cpp:172]   --->   Operation 1062 'br' 'br_ln172' <Predicate = true> <Delay = 2.75>
ST_68 : Operation 1063 [1/1] (1.88ns)   --->   "%icmp_ln878_49 = icmp_ult  i11 %select_ln168_15, i11 %select_ln169_15"   --->   Operation 1063 'icmp' 'icmp_ln878_49' <Predicate = (!and_ln172_15)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1064 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln878_49, void, void" [assessment/toplevel.cpp:177]   --->   Operation 1064 'br' 'br_ln177' <Predicate = (!and_ln172_15)> <Delay = 0.00>
ST_68 : Operation 1065 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_47, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:136]   --->   Operation 1065 'store' 'store_ln136' <Predicate = (!and_ln172_15 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_68 : Operation 1066 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_44 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_14" [assessment/toplevel.cpp:137]   --->   Operation 1066 'getelementptr' 'open_set_heap_g_score_V_addr_44' <Predicate = (!and_ln172_15 & !icmp_ln878_49)> <Delay = 0.00>
ST_68 : Operation 1067 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_32 = load i11 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:137]   --->   Operation 1067 'load' 'open_set_heap_g_score_V_load_32' <Predicate = (!and_ln172_15 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_68 : Operation 1068 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_44 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_14" [assessment/toplevel.cpp:138]   --->   Operation 1068 'getelementptr' 'open_set_heap_x_V_addr_44' <Predicate = (!and_ln172_15 & !icmp_ln878_49)> <Delay = 0.00>
ST_68 : Operation 1069 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_32 = load i11 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:138]   --->   Operation 1069 'load' 'open_set_heap_x_V_load_32' <Predicate = (!and_ln172_15 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_68 : Operation 1070 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_44 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_14" [assessment/toplevel.cpp:139]   --->   Operation 1070 'getelementptr' 'open_set_heap_y_V_addr_44' <Predicate = (!and_ln172_15 & !icmp_ln878_49)> <Delay = 0.00>
ST_68 : Operation 1071 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_32 = load i11 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:139]   --->   Operation 1071 'load' 'open_set_heap_y_V_load_32' <Predicate = (!and_ln172_15 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_68 : Operation 1072 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %open_set_heap_f_score_V_load_46, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:136]   --->   Operation 1072 'store' 'store_ln136' <Predicate = (!and_ln172_15 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_68 : Operation 1073 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_15 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln168_14" [assessment/toplevel.cpp:137]   --->   Operation 1073 'getelementptr' 'open_set_heap_g_score_V_addr_15' <Predicate = (!and_ln172_15 & icmp_ln878_49)> <Delay = 0.00>
ST_68 : Operation 1074 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_15 = load i11 %open_set_heap_g_score_V_addr_15" [assessment/toplevel.cpp:137]   --->   Operation 1074 'load' 'open_set_heap_g_score_V_load_15' <Predicate = (!and_ln172_15 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_68 : Operation 1075 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_15 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln168_14" [assessment/toplevel.cpp:138]   --->   Operation 1075 'getelementptr' 'open_set_heap_x_V_addr_15' <Predicate = (!and_ln172_15 & icmp_ln878_49)> <Delay = 0.00>
ST_68 : Operation 1076 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_15 = load i11 %open_set_heap_x_V_addr_15" [assessment/toplevel.cpp:138]   --->   Operation 1076 'load' 'open_set_heap_x_V_load_15' <Predicate = (!and_ln172_15 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_68 : Operation 1077 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_15 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln168_14" [assessment/toplevel.cpp:139]   --->   Operation 1077 'getelementptr' 'open_set_heap_y_V_addr_15' <Predicate = (!and_ln172_15 & icmp_ln878_49)> <Delay = 0.00>
ST_68 : Operation 1078 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_15 = load i11 %open_set_heap_y_V_addr_15" [assessment/toplevel.cpp:139]   --->   Operation 1078 'load' 'open_set_heap_y_V_load_15' <Predicate = (!and_ln172_15 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 69 <SV = 68> <Delay = 6.23>
ST_69 : Operation 1079 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_32 = load i11 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:137]   --->   Operation 1079 'load' 'open_set_heap_g_score_V_load_32' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_69 : Operation 1080 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_32, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:137]   --->   Operation 1080 'store' 'store_ln137' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_69 : Operation 1081 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_32 = load i11 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:138]   --->   Operation 1081 'load' 'open_set_heap_x_V_load_32' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_69 : Operation 1082 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_32, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:138]   --->   Operation 1082 'store' 'store_ln138' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_69 : Operation 1083 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_32 = load i11 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:139]   --->   Operation 1083 'load' 'open_set_heap_y_V_load_32' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_69 : Operation 1084 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit.loopexit"   --->   Operation 1084 'br' 'br_ln0' <Predicate = (!icmp_ln878_49)> <Delay = 1.58>
ST_69 : Operation 1085 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_15 = load i11 %open_set_heap_g_score_V_addr_15" [assessment/toplevel.cpp:137]   --->   Operation 1085 'load' 'open_set_heap_g_score_V_load_15' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_69 : Operation 1086 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %open_set_heap_g_score_V_load_15, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:137]   --->   Operation 1086 'store' 'store_ln137' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_69 : Operation 1087 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_15 = load i11 %open_set_heap_x_V_addr_15" [assessment/toplevel.cpp:138]   --->   Operation 1087 'load' 'open_set_heap_x_V_load_15' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_69 : Operation 1088 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %open_set_heap_x_V_load_15, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:138]   --->   Operation 1088 'store' 'store_ln138' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_69 : Operation 1089 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_15 = load i11 %open_set_heap_y_V_addr_15" [assessment/toplevel.cpp:139]   --->   Operation 1089 'load' 'open_set_heap_y_V_load_15' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_69 : Operation 1090 [1/1] (1.58ns)   --->   "%br_ln183 = br void %.loopexit.loopexit" [assessment/toplevel.cpp:183]   --->   Operation 1090 'br' 'br_ln183' <Predicate = (icmp_ln878_49)> <Delay = 1.58>
ST_69 : Operation 1091 [1/1] (0.00ns)   --->   "%storemerge_15 = phi i9 %open_set_heap_y_V_load_15, void, i9 %open_set_heap_y_V_load_32, void" [assessment/toplevel.cpp:139]   --->   Operation 1091 'phi' 'storemerge_15' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1092 [1/1] (0.00ns)   --->   "%current_1_15_in_in = phi i16 %or_ln163_14, void, i16 %add_ln164_14, void" [assessment/toplevel.cpp:163]   --->   Operation 1092 'phi' 'current_1_15_in_in' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i16 %current_1_15_in_in" [assessment/toplevel.cpp:168]   --->   Operation 1093 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1094 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %storemerge_15, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:139]   --->   Operation 1094 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_69 : Operation 1095 [1/1] (2.32ns)   --->   "%store_ln180 = store i11 %trunc_ln139_7, i4 %moves_target_addr_15" [assessment/toplevel.cpp:180]   --->   Operation 1095 'store' 'store_ln180' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_69 : Operation 1096 [1/1] (2.75ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 1096 'br' 'br_ln0' <Predicate = true> <Delay = 2.75>

State 70 <SV = 69> <Delay = 1.58>
ST_70 : Operation 1097 [1/1] (0.00ns)   --->   "%current7 = phi i11 %trunc_ln168, void %.loopexit.loopexit, i11 0, void %.split7.0, i11 %zext_ln139, void %.split5.1_ifconv, i11 %zext_ln139_1, void %.split5.2_ifconv, i11 %zext_ln139_2, void %.split5.3_ifconv, i11 %zext_ln139_3, void %.split5.4_ifconv, i11 %zext_ln139_4, void %.split5.5_ifconv, i11 %zext_ln139_5, void %.split5.6_ifconv, i11 %current_1_6, void %.split5.7_ifconv, i11 %trunc_ln139, void %.split5.8_ifconv, i11 %trunc_ln139_1, void %.split5.9_ifconv, i11 %trunc_ln139_2, void %.split5.10_ifconv, i11 %trunc_ln139_3, void %.split5.11_ifconv, i11 %trunc_ln139_4, void %.split5.12_ifconv, i11 %trunc_ln139_5, void %.split5.13_ifconv, i11 %trunc_ln139_6, void %.split5.14_ifconv, i11 %trunc_ln139_7, void %.split5.15_ifconv" [assessment/toplevel.cpp:168]   --->   Operation 1097 'phi' 'current7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1098 [1/1] (0.00ns)   --->   "%move_count_0299 = phi i5 16, void %.loopexit.loopexit, i5 0, void %.split7.0, i5 1, void %.split5.1_ifconv, i5 2, void %.split5.2_ifconv, i5 3, void %.split5.3_ifconv, i5 4, void %.split5.4_ifconv, i5 5, void %.split5.5_ifconv, i5 6, void %.split5.6_ifconv, i5 7, void %.split5.7_ifconv, i5 8, void %.split5.8_ifconv, i5 9, void %.split5.9_ifconv, i5 10, void %.split5.10_ifconv, i5 11, void %.split5.11_ifconv, i5 12, void %.split5.12_ifconv, i5 13, void %.split5.13_ifconv, i5 14, void %.split5.14_ifconv, i5 15, void %.split5.15_ifconv"   --->   Operation 1098 'phi' 'move_count_0299' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1099 [1/1] (1.36ns)   --->   "%icmp_ln194 = icmp_eq  i5 %move_count_0299, i5 0" [assessment/toplevel.cpp:194]   --->   Operation 1099 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1100 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %.lr.ph.preheader, void %.loopexit._crit_edge" [assessment/toplevel.cpp:194]   --->   Operation 1100 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1101 [1/1] (1.58ns)   --->   "%br_ln195 = br void %.lr.ph" [assessment/toplevel.cpp:195]   --->   Operation 1101 'br' 'br_ln195' <Predicate = (!icmp_ln194)> <Delay = 1.58>

State 71 <SV = 70> <Delay = 3.68>
ST_71 : Operation 1102 [1/1] (0.00ns)   --->   "%i = phi i5 %i_17, void %.split, i5 0, void %.lr.ph.preheader"   --->   Operation 1102 'phi' 'i' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_71 : Operation 1103 [1/1] (1.78ns)   --->   "%i_17 = add i5 %i, i5 1" [assessment/toplevel.cpp:195]   --->   Operation 1103 'add' 'i_17' <Predicate = (!icmp_ln194)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1104 [1/1] (1.36ns)   --->   "%icmp_ln195 = icmp_eq  i5 %i, i5 %move_count_0299" [assessment/toplevel.cpp:195]   --->   Operation 1104 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln194)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1105 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %.split, void %._crit_edge" [assessment/toplevel.cpp:195]   --->   Operation 1105 'br' 'br_ln195' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_71 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i5 %i" [assessment/toplevel.cpp:197]   --->   Operation 1106 'zext' 'zext_ln197' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1107 [1/1] (0.00ns)   --->   "%moves_target_addr_4 = getelementptr i11 %moves_target, i64 0, i64 %zext_ln197" [assessment/toplevel.cpp:197]   --->   Operation 1107 'getelementptr' 'moves_target_addr_4' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1108 [2/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_4" [assessment/toplevel.cpp:197]   --->   Operation 1108 'load' 'moves_target_load' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_71 : Operation 1109 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_4 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 %zext_ln197" [assessment/toplevel.cpp:136]   --->   Operation 1109 'getelementptr' 'moves_node_f_score_V_addr_4' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1110 [2/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:136]   --->   Operation 1110 'load' 'moves_node_f_score_V_load' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_71 : Operation 1111 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_4 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 %zext_ln197" [assessment/toplevel.cpp:137]   --->   Operation 1111 'getelementptr' 'moves_node_g_score_V_addr_4' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1112 [2/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:137]   --->   Operation 1112 'load' 'moves_node_g_score_V_load' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_71 : Operation 1113 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_4 = getelementptr i9 %moves_node_x_V, i64 0, i64 %zext_ln197" [assessment/toplevel.cpp:138]   --->   Operation 1113 'getelementptr' 'moves_node_x_V_addr_4' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1114 [2/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:138]   --->   Operation 1114 'load' 'moves_node_x_V_load' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_71 : Operation 1115 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_4 = getelementptr i9 %moves_node_y_V, i64 0, i64 %zext_ln197" [assessment/toplevel.cpp:139]   --->   Operation 1115 'getelementptr' 'moves_node_y_V_addr_4' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1116 [2/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:139]   --->   Operation 1116 'load' 'moves_node_y_V_load' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_71 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i11 %current7" [assessment/toplevel.cpp:199]   --->   Operation 1117 'zext' 'zext_ln199' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1118 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_19 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln199" [assessment/toplevel.cpp:136]   --->   Operation 1118 'getelementptr' 'open_set_heap_f_score_V_addr_19' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1119 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %node_f_score_V, i11 %open_set_heap_f_score_V_addr_19" [assessment/toplevel.cpp:136]   --->   Operation 1119 'store' 'store_ln136' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_71 : Operation 1120 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_17 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln199" [assessment/toplevel.cpp:137]   --->   Operation 1120 'getelementptr' 'open_set_heap_g_score_V_addr_17' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1121 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %node_g_score_V, i11 %open_set_heap_g_score_V_addr_17" [assessment/toplevel.cpp:137]   --->   Operation 1121 'store' 'store_ln137' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_71 : Operation 1122 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_17 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln199" [assessment/toplevel.cpp:138]   --->   Operation 1122 'getelementptr' 'open_set_heap_x_V_addr_17' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1123 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %node_x_V, i11 %open_set_heap_x_V_addr_17" [assessment/toplevel.cpp:138]   --->   Operation 1123 'store' 'store_ln138' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_71 : Operation 1124 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_17 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln199" [assessment/toplevel.cpp:139]   --->   Operation 1124 'getelementptr' 'open_set_heap_y_V_addr_17' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1125 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %node_y_V, i11 %open_set_heap_y_V_addr_17" [assessment/toplevel.cpp:139]   --->   Operation 1125 'store' 'store_ln139' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_71 : Operation 1126 [1/1] (0.00ns)   --->   "%br_ln200 = br void %.loopexit._crit_edge" [assessment/toplevel.cpp:200]   --->   Operation 1126 'br' 'br_ln200' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 0.00>
ST_71 : Operation 1127 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [assessment/toplevel.cpp:201]   --->   Operation 1127 'ret' 'ret_ln201' <Predicate = (icmp_ln195) | (icmp_ln194)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 4.64>
ST_72 : Operation 1128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln195 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8" [assessment/toplevel.cpp:195]   --->   Operation 1128 'speclooptripcount' 'speclooptripcount_ln195' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1129 [1/1] (0.00ns)   --->   "%specloopname_ln195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [assessment/toplevel.cpp:195]   --->   Operation 1129 'specloopname' 'specloopname_ln195' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1130 [1/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_4" [assessment/toplevel.cpp:197]   --->   Operation 1130 'load' 'moves_target_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_72 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i11 %moves_target_load" [assessment/toplevel.cpp:197]   --->   Operation 1131 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1132 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_20 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln197_1" [assessment/toplevel.cpp:136]   --->   Operation 1132 'getelementptr' 'open_set_heap_f_score_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1133 [1/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:136]   --->   Operation 1133 'load' 'moves_node_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_72 : Operation 1134 [1/1] (2.32ns)   --->   "%store_ln136 = store i11 %moves_node_f_score_V_load, i11 %open_set_heap_f_score_V_addr_20" [assessment/toplevel.cpp:136]   --->   Operation 1134 'store' 'store_ln136' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_72 : Operation 1135 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_18 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln197_1" [assessment/toplevel.cpp:137]   --->   Operation 1135 'getelementptr' 'open_set_heap_g_score_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1136 [1/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:137]   --->   Operation 1136 'load' 'moves_node_g_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_72 : Operation 1137 [1/1] (2.32ns)   --->   "%store_ln137 = store i11 %moves_node_g_score_V_load, i11 %open_set_heap_g_score_V_addr_18" [assessment/toplevel.cpp:137]   --->   Operation 1137 'store' 'store_ln137' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_72 : Operation 1138 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_18 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln197_1" [assessment/toplevel.cpp:138]   --->   Operation 1138 'getelementptr' 'open_set_heap_x_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1139 [1/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:138]   --->   Operation 1139 'load' 'moves_node_x_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_72 : Operation 1140 [1/1] (2.32ns)   --->   "%store_ln138 = store i9 %moves_node_x_V_load, i11 %open_set_heap_x_V_addr_18" [assessment/toplevel.cpp:138]   --->   Operation 1140 'store' 'store_ln138' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_72 : Operation 1141 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_18 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln197_1" [assessment/toplevel.cpp:139]   --->   Operation 1141 'getelementptr' 'open_set_heap_y_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1142 [1/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:139]   --->   Operation 1142 'load' 'moves_node_y_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_72 : Operation 1143 [1/1] (2.32ns)   --->   "%store_ln139 = store i9 %moves_node_y_V_load, i11 %open_set_heap_y_V_addr_18" [assessment/toplevel.cpp:139]   --->   Operation 1143 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_72 : Operation 1144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 1144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('moves.node.f_score.V', assessment/toplevel.cpp:147) [13]  (0 ns)
	'getelementptr' operation ('moves_node_f_score_V_addr', assessment/toplevel.cpp:151) [22]  (0 ns)
	'store' operation ('store_ln151', assessment/toplevel.cpp:151) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:147 [23]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_2', assessment/toplevel.cpp:151) [42]  (0 ns)
	'store' operation ('store_ln151', assessment/toplevel.cpp:151) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:147 [43]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_18', assessment/toplevel.cpp:151) [62]  (0 ns)
	'store' operation ('store_ln151', assessment/toplevel.cpp:151) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:147 [63]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score_V' [18]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score_V' [18]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_10', assessment/toplevel.cpp:151) [122]  (0 ns)
	'store' operation ('store_ln151', assessment/toplevel.cpp:151) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:147 [123]  (2.32 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	'load' operation ('open_set_size_load') on static variable 'open_set_size' [182]  (0 ns)
	'icmp' operation ('icmp_ln169', assessment/toplevel.cpp:169) [187]  (2.43 ns)

 <State 8>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168', assessment/toplevel.cpp:168) [186]  (0.692 ns)
	'icmp' operation ('icmp_ln878') [190]  (1.88 ns)
	'and' operation ('and_ln172', assessment/toplevel.cpp:172) [192]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [207]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [208]  (2.32 ns)

 <State 10>: 3.97ns
The critical path consists of the following:
	'add' operation ('add_ln164', assessment/toplevel.cpp:164) [222]  (1.65 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr', assessment/toplevel.cpp:169) [231]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_19', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [232]  (2.32 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_1', assessment/toplevel.cpp:168) [224]  (2.43 ns)

 <State 12>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_1', assessment/toplevel.cpp:168) [228]  (0.692 ns)
	'icmp' operation ('icmp_ln878_1') [234]  (1.88 ns)
	'and' operation ('and_ln172_1', assessment/toplevel.cpp:172) [236]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 13>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_17', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [255]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_17', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [256]  (2.32 ns)

 <State 14>: 4.06ns
The critical path consists of the following:
	'add' operation ('add_ln164_1', assessment/toplevel.cpp:164) [274]  (1.74 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_31', assessment/toplevel.cpp:169) [283]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_21', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [284]  (2.32 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_2', assessment/toplevel.cpp:168) [276]  (2.43 ns)

 <State 16>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_2', assessment/toplevel.cpp:168) [280]  (0.692 ns)
	'icmp' operation ('icmp_ln878_2') [286]  (1.88 ns)
	'and' operation ('and_ln172_2', assessment/toplevel.cpp:172) [288]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 17>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_19', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [296]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_19', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [297]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge_2', assessment/toplevel.cpp:139) with incoming values : ('open_set_heap_y_V_load_18', assessment/toplevel.cpp:139) ('open_set_heap_y_V_load_2', assessment/toplevel.cpp:139) [316]  (0 ns)
	'store' operation ('store_ln139', assessment/toplevel.cpp:139) of variable 'storemerge_2', assessment/toplevel.cpp:139 on array 'moves.node.y.V', assessment/toplevel.cpp:147 [319]  (2.32 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_3', assessment/toplevel.cpp:168) [326]  (2.43 ns)

 <State 20>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_3', assessment/toplevel.cpp:168) [330]  (0.692 ns)
	'icmp' operation ('icmp_ln878_3') [336]  (1.88 ns)
	'and' operation ('and_ln172_3', assessment/toplevel.cpp:172) [338]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 21>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_20', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [346]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_20', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [347]  (2.32 ns)

 <State 22>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln164_3', assessment/toplevel.cpp:164) [376]  (1.87 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_33', assessment/toplevel.cpp:169) [385]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_25', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [386]  (2.32 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_4', assessment/toplevel.cpp:168) [378]  (2.43 ns)

 <State 24>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_4', assessment/toplevel.cpp:168) [382]  (0.692 ns)
	'icmp' operation ('icmp_ln878_24') [388]  (1.88 ns)
	'and' operation ('and_ln172_4', assessment/toplevel.cpp:172) [390]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 25>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [398]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [399]  (2.32 ns)

 <State 26>: 4.14ns
The critical path consists of the following:
	'add' operation ('add_ln164_4', assessment/toplevel.cpp:164) [426]  (1.82 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_34', assessment/toplevel.cpp:169) [435]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_27', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [436]  (2.32 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_5', assessment/toplevel.cpp:168) [428]  (2.43 ns)

 <State 28>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_5', assessment/toplevel.cpp:168) [432]  (0.692 ns)
	'icmp' operation ('icmp_ln878_27') [438]  (1.88 ns)
	'and' operation ('and_ln172_5', assessment/toplevel.cpp:172) [440]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 29>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_22', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [448]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_22', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [449]  (2.32 ns)

 <State 30>: 4.05ns
The critical path consists of the following:
	'add' operation ('add_ln164_5', assessment/toplevel.cpp:164) [478]  (1.73 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_35', assessment/toplevel.cpp:169) [487]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_29', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [488]  (2.32 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_6', assessment/toplevel.cpp:168) [480]  (2.43 ns)

 <State 32>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_6', assessment/toplevel.cpp:168) [484]  (0.692 ns)
	'icmp' operation ('icmp_ln878_6') [490]  (1.88 ns)
	'and' operation ('and_ln172_6', assessment/toplevel.cpp:172) [492]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 33>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_23', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [500]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_23', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [501]  (2.32 ns)

 <State 34>: 3.87ns
The critical path consists of the following:
	'add' operation ('add_ln164_6', assessment/toplevel.cpp:164) [527]  (1.55 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_36', assessment/toplevel.cpp:169) [536]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_31', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [537]  (2.32 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_7', assessment/toplevel.cpp:168) [529]  (2.43 ns)

 <State 36>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_7', assessment/toplevel.cpp:168) [533]  (0.692 ns)
	'icmp' operation ('icmp_ln878_7') [539]  (1.88 ns)
	'and' operation ('and_ln172_7', assessment/toplevel.cpp:172) [541]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 37>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_24', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [549]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_24', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [550]  (2.32 ns)

 <State 38>: 4ns
The critical path consists of the following:
	'add' operation ('add_ln164_7', assessment/toplevel.cpp:164) [579]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_37', assessment/toplevel.cpp:169) [588]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_33', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [589]  (2.32 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_8', assessment/toplevel.cpp:168) [581]  (2.43 ns)

 <State 40>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_8', assessment/toplevel.cpp:168) [585]  (0.692 ns)
	'icmp' operation ('icmp_ln878_8') [591]  (1.88 ns)
	'and' operation ('and_ln172_8', assessment/toplevel.cpp:172) [593]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 41>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_25', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [601]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_25', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [602]  (2.32 ns)

 <State 42>: 4.27ns
The critical path consists of the following:
	'add' operation ('add_ln164_8', assessment/toplevel.cpp:164) [629]  (1.94 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_38', assessment/toplevel.cpp:169) [638]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_35', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [639]  (2.32 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_9', assessment/toplevel.cpp:168) [631]  (2.43 ns)

 <State 44>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_9', assessment/toplevel.cpp:168) [635]  (0.692 ns)
	'icmp' operation ('icmp_ln878_9') [641]  (1.88 ns)
	'and' operation ('and_ln172_9', assessment/toplevel.cpp:172) [643]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 45>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [651]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [652]  (2.32 ns)

 <State 46>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln164_9', assessment/toplevel.cpp:164) [678]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_39', assessment/toplevel.cpp:169) [686]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_37', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [687]  (2.32 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_10', assessment/toplevel.cpp:168) [679]  (2.43 ns)

 <State 48>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_10', assessment/toplevel.cpp:168) [683]  (0.692 ns)
	'icmp' operation ('icmp_ln878_10') [689]  (1.88 ns)
	'and' operation ('and_ln172_10', assessment/toplevel.cpp:172) [691]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 49>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_27', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [699]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_27', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [700]  (2.32 ns)

 <State 50>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln164_10', assessment/toplevel.cpp:164) [726]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_40', assessment/toplevel.cpp:169) [734]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_39', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [735]  (2.32 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_11', assessment/toplevel.cpp:168) [727]  (2.43 ns)

 <State 52>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_11', assessment/toplevel.cpp:168) [731]  (0.692 ns)
	'icmp' operation ('icmp_ln878_11') [737]  (1.88 ns)
	'and' operation ('and_ln172_11', assessment/toplevel.cpp:172) [739]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 53>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_28', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [747]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_28', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [748]  (2.32 ns)

 <State 54>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln164_11', assessment/toplevel.cpp:164) [774]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_41', assessment/toplevel.cpp:169) [782]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_41', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [783]  (2.32 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_12', assessment/toplevel.cpp:168) [775]  (2.43 ns)

 <State 56>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_12', assessment/toplevel.cpp:168) [779]  (0.692 ns)
	'icmp' operation ('icmp_ln878_12') [785]  (1.88 ns)
	'and' operation ('and_ln172_12', assessment/toplevel.cpp:172) [787]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 57>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_29', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [795]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_29', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [796]  (2.32 ns)

 <State 58>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln164_12', assessment/toplevel.cpp:164) [822]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_42', assessment/toplevel.cpp:169) [830]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_43', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [831]  (2.32 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_13', assessment/toplevel.cpp:168) [823]  (2.43 ns)

 <State 60>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_13', assessment/toplevel.cpp:168) [827]  (0.692 ns)
	'icmp' operation ('icmp_ln878_13') [833]  (1.88 ns)
	'and' operation ('and_ln172_13', assessment/toplevel.cpp:172) [835]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 61>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_30', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [843]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_30', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [844]  (2.32 ns)

 <State 62>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln164_13', assessment/toplevel.cpp:164) [870]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_43', assessment/toplevel.cpp:169) [878]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_45', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [879]  (2.32 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_14', assessment/toplevel.cpp:168) [871]  (2.43 ns)

 <State 64>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_14', assessment/toplevel.cpp:168) [875]  (0.692 ns)
	'icmp' operation ('icmp_ln878_14') [881]  (1.88 ns)
	'and' operation ('and_ln172_14', assessment/toplevel.cpp:172) [883]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 65>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_14', assessment/toplevel.cpp:137) on array 'open_set_heap_g_score_V' [902]  (2.32 ns)
	'store' operation ('store_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_g_score_V_load_14', assessment/toplevel.cpp:137 on array 'moves.node.g_score.V', assessment/toplevel.cpp:147 [903]  (2.32 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_15', assessment/toplevel.cpp:168) [919]  (2.43 ns)

 <State 67>: 2.32ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_47', assessment/toplevel.cpp:169) on array 'open_set_heap_f_score_V' [927]  (2.32 ns)

 <State 68>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln168_15', assessment/toplevel.cpp:168) [923]  (0.692 ns)
	'icmp' operation ('icmp_ln878_15') [929]  (1.88 ns)
	'and' operation ('and_ln172_15', assessment/toplevel.cpp:172) [931]  (0.978 ns)
	multiplexor before 'phi' operation ('current7', assessment/toplevel.cpp:168) with incoming values : ('zext_ln139', assessment/toplevel.cpp:139) ('zext_ln139_1', assessment/toplevel.cpp:139) ('zext_ln139_2', assessment/toplevel.cpp:139) ('zext_ln139_3', assessment/toplevel.cpp:139) ('zext_ln139_4', assessment/toplevel.cpp:139) ('zext_ln139_5', assessment/toplevel.cpp:139) ('zext_ln164_8', assessment/toplevel.cpp:164) ('add_ln164_5', assessment/toplevel.cpp:164) ('trunc_ln139', assessment/toplevel.cpp:139) ('trunc_ln139_1', assessment/toplevel.cpp:139) ('trunc_ln139_2', assessment/toplevel.cpp:139) ('trunc_ln139_3', assessment/toplevel.cpp:139) ('trunc_ln139_4', assessment/toplevel.cpp:139) ('trunc_ln139_5', assessment/toplevel.cpp:139) ('trunc_ln139_6', assessment/toplevel.cpp:139) ('trunc_ln139_7', assessment/toplevel.cpp:139) ('trunc_ln168', assessment/toplevel.cpp:168) [966]  (2.75 ns)

 <State 69>: 6.23ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_32', assessment/toplevel.cpp:139) on array 'open_set_heap_y_V' [945]  (2.32 ns)
	multiplexor before 'phi' operation ('storemerge_15', assessment/toplevel.cpp:139) with incoming values : ('open_set_heap_y_V_load_32', assessment/toplevel.cpp:139) ('open_set_heap_y_V_load_15', assessment/toplevel.cpp:139) [959]  (1.59 ns)
	'phi' operation ('storemerge_15', assessment/toplevel.cpp:139) with incoming values : ('open_set_heap_y_V_load_32', assessment/toplevel.cpp:139) ('open_set_heap_y_V_load_15', assessment/toplevel.cpp:139) [959]  (0 ns)
	'store' operation ('store_ln139', assessment/toplevel.cpp:139) of variable 'storemerge_15', assessment/toplevel.cpp:139 on array 'moves.node.y.V', assessment/toplevel.cpp:147 [962]  (2.32 ns)

 <State 70>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:195) [973]  (1.59 ns)

 <State 71>: 3.69ns
The critical path consists of the following:
	'getelementptr' operation ('open_set_heap_f_score_V_addr_19', assessment/toplevel.cpp:136) [1003]  (0 ns)
	'store' operation ('store_ln136', assessment/toplevel.cpp:136) of variable 'node.f_score.V', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score_V' [1004]  (2.32 ns)
	blocking operation 1.36 ns on control path)

 <State 72>: 4.64ns
The critical path consists of the following:
	'load' operation ('moves_target_load', assessment/toplevel.cpp:197) on array 'moves.target', assessment/toplevel.cpp:147 [982]  (2.32 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_20', assessment/toplevel.cpp:136) [985]  (0 ns)
	'store' operation ('store_ln136', assessment/toplevel.cpp:136) of variable 'moves_node_f_score_V_load', assessment/toplevel.cpp:136 on array 'open_set_heap_f_score_V' [987]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
