	component psl_mac36x36 is
		port (
			result  : out std_logic_vector(72 downto 0);                    -- result
			dataa_0 : in  std_logic_vector(35 downto 0) := (others => 'X'); -- dataa_0
			dataa_1 : in  std_logic_vector(35 downto 0) := (others => 'X'); -- dataa_1
			datab_0 : in  std_logic_vector(35 downto 0) := (others => 'X'); -- datab_0
			datab_1 : in  std_logic_vector(35 downto 0) := (others => 'X'); -- datab_1
			clock0  : in  std_logic                     := 'X'              -- clock0
		);
	end component psl_mac36x36;

