{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Rudra_2031/Lab6/TrainController.vhd " "Source file: E:/Rudra_2031/Lab6/TrainController.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1727982794457 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1727982794457 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Rudra_2031/Lab6/TrainController.vhd " "Source file: E:/Rudra_2031/Lab6/TrainController.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1727982794504 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1727982794504 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Rudra_2031/Lab6/TrainController.vhd " "Source file: E:/Rudra_2031/Lab6/TrainController.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1727982794558 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1727982794558 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1900@license.ece.gatech.edu " "Can't contact license server \"1900@license.ece.gatech.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1727982795071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727982795080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727982795083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 15:13:14 2024 " "Processing started: Thu Oct 03 15:13:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727982795083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982795083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrainSim -c TrainSim " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrainSim -c TrainSim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982795084 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1727982795737 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 6 " "Parallel compilation is enabled for 16 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1727982795737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trainsimfiles/vga_ppu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trainsimfiles/vga_ppu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_PPU-a " "Found design unit 1: VGA_PPU-a" {  } { { "TrainSimFiles/VGA_PPU.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/VGA_PPU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802435 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_PPU " "Found entity 1: VGA_PPU" {  } { { "TrainSimFiles/VGA_PPU.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/VGA_PPU.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trainsimfiles/trainsetsimulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trainsimfiles/trainsetsimulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrainSetSimulator " "Found entity 1: TrainSetSimulator" {  } { { "TrainSimFiles/TrainSetSimulator.bdf" "" { Schematic "E:/Rudra_2031/Lab6/TrainSimFiles/TrainSetSimulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trainsimfiles/trainpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trainsimfiles/trainpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrainPLL-rtl " "Found design unit 1: TrainPLL-rtl" {  } { { "TrainSimFiles/TrainPLL.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/TrainPLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802438 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrainPLL " "Found entity 1: TrainPLL" {  } { { "TrainSimFiles/TrainPLL.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/TrainPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trainsimfiles/trainpll/trainpll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file trainsimfiles/trainpll/trainpll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrainPLL_0002 " "Found entity 1: TrainPLL_0002" {  } { { "TrainSimFiles/TrainPLL/TrainPLL_0002.v" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/TrainPLL/TrainPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trainsimfiles/scomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trainsimfiles/scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "TrainSimFiles/scomp.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/scomp.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802446 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "TrainSimFiles/scomp.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/scomp.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trainsimfiles/io_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trainsimfiles/io_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Found design unit 1: IO_DECODER-a" {  } { { "TrainSimFiles/IO_DECODER.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/IO_DECODER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802447 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Found entity 1: IO_DECODER" {  } { { "TrainSimFiles/IO_DECODER.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/IO_DECODER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trainsimfiles/dig_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trainsimfiles/dig_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "TrainSimFiles/DIG_OUT.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/DIG_OUT.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802448 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "TrainSimFiles/DIG_OUT.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/DIG_OUT.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trainsimfiles/dig_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trainsimfiles/dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "TrainSimFiles/DIG_IN.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/DIG_IN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802449 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "TrainSimFiles/DIG_IN.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/DIG_IN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trainsimfiles/choo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trainsimfiles/choo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choo-SYN " "Found design unit 1: choo-SYN" {  } { { "TrainSimFiles/choo.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/choo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802453 ""} { "Info" "ISGN_ENTITY_NAME" "1 choo " "Found entity 1: choo" {  } { { "TrainSimFiles/choo.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainSimFiles/choo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802453 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"\" end of line inside a string TrainController.vhd(91) " "VHDL syntax error at TrainController.vhd(91) near text \"\"\" end of line inside a string" {  } { { "TrainController.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainController.vhd" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802454 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \"!\", or \"=>\" TrainController.vhd(91) " "VHDL syntax error at TrainController.vhd(91) near text \"WHEN\";  expecting \"!\", or \"=>\"" {  } { { "TrainController.vhd" "" { Text "E:/Rudra_2031/Lab6/TrainController.vhd" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traincontroller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file traincontroller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traintop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file traintop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrainTop " "Found entity 1: TrainTop" {  } { { "TrainTop.bdf" "" { Schematic "E:/Rudra_2031/Lab6/TrainTop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727982802455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802455 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727982802677 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 03 15:13:22 2024 " "Processing ended: Thu Oct 03 15:13:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727982802677 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727982802677 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727982802677 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982802677 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1727982803367 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727982803369 ""}
