// Seed: 174172567
module module_0 (
    input reg id_0,
    input id_1,
    output reg id_2,
    input logic id_3
);
  initial begin
    SystemTFIdentifier;
  end
  always @(negedge id_3) begin
    if (1) id_2 <= 1;
    else id_2 <= ~id_0 << ~id_3;
  end
  logic id_4;
  logic id_5;
  assign id_5 = 1 == 1 && 1;
  assign id_2 = id_0;
  always @(id_0) #1;
  type_11(
      id_1, id_2
  ); timeunit 1ps;
  logic id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  inout id_12;
  input id_11;
  inout id_10;
  input id_9;
  input id_8;
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_14 = id_3;
  always @(posedge 1'b0) begin
    id_10 = 1;
  end
  type_18(
      id_9, id_2, 1'b0, id_13 ^ id_6
  );
  assign id_4  = id_12;
  assign id_10 = id_14 - 1;
  assign id_10 = 1;
  logic id_15;
  logic id_16;
  assign id_7 = id_9;
endmodule
