# 0 compiles, 8 failed with no errors.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd failed with 3 errors.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 1 failed with 3 errors.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd failed with 3 errors.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 1 failed with 3 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 20:00:06 on Sep 10,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading ieee.std_logic_signed(body)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: (vsim-7) Failed to open VHDL file "entradasReais/entradasBin_10inputs.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: Design size of 23839 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/enable \
sim:/testbench/reset \
sim:/testbench/x \
sim:/testbench/y \
sim:/testbench/entrada \
sim:/testbench/saidaEsperada
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pc-platao  Hostname: pc-platao  ProcessID: 104159
#           Attempting to use alternate WLF file "./wlftv6y239".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv6y239
run
# ** Fatal: (vsim-7) Failed to open VHDL file "entradasReais/entradasBin_10inputs.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 5 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Fatal error in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 111
# 
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 111 Process EntradasProcess
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 111 Process EntradasProcess
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 111 Process EntradasProcess
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 111 Process EntradasProcess
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12124 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12124 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
vsim -gui work.testbench
# End time: 20:10:19 on Sep 10,2025, Elapsed time: 0:10:13
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 20:10:19 on Sep 10,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading ieee.std_logic_signed(body)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23839 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/enable \
sim:/testbench/reset \
sim:/testbench/x \
sim:/testbench/y \
sim:/testbench/entrada \
sim:/testbench/saidaEsperada
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pc-platao  Hostname: pc-platao  ProcessID: 104159
#           Attempting to use alternate WLF file "./wlftvs5d4j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvs5d4j
run
run
run
run
run
run
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23942 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12128 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
# ** Failure: o arquivo acabou
#    Time: 105 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Break in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 120
# Compile of testbench.vhd failed with 4 errors.
# Compile of testbench.vhd failed with 3 errors.
# Compile of testbench.vhd failed with 3 errors.
# Compile of testbench.vhd failed with 1 errors.
# Compile of testbench.vhd failed with 1 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23836 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
add wave -position insertpoint  \
sim:/testbench/bitEntrada
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12124 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12124 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd failed with 3 errors.
# Compile of testbench.vhd failed with 3 errors.
# Compile of testbench.vhd failed with 2 errors.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd failed with 2 errors.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23842 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/bitEntrada'. 
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/enable \
sim:/testbench/reset \
sim:/testbench/x \
sim:/testbench/y \
sim:/testbench/entrada \
sim:/testbench/entradaSLV \
sim:/testbench/saidaEsperada
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd failed with 1 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23867 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/enable \
sim:/testbench/reset \
sim:/testbench/x \
sim:/testbench/y \
sim:/testbench/entrada \
sim:/testbench/entradaSLV \
sim:/testbench/entradaFloat \
sim:/testbench/saidaEsperada
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Fatal: (vsim-3734) Index value 5 is out of range 4 downto -10.
#    Time: 5 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Fatal error in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 53
# 
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 53 ForLoop loop
# called from  C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 114 Process EntradasProcess
# 
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23867 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Fatal: (vsim-3734) Index value 5 is out of range 4 downto -10.
#    Time: 5 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Fatal error in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 53
# 
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 53 ForLoop loop
# called from  C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 114 Process EntradasProcess
# 
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23960 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd was successful with warnings.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23955 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Fatal: (vsim-3480) Function "std_to_float" did not complete via a RETURN statement.
#    Time: 5 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd Line: 56
# Fatal error in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 56
# 
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 56 Subprogram std_to_float
# called from  C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 114 Process EntradasProcess
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 56 Subprogram std_to_float
# called from  C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 114 Process EntradasProcess
# 
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23957 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23865 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23965 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Fatal: (vsim-3734) Index value 5 is out of range 4 downto -10.
#    Time: 5 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Fatal error in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 53
# 
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 53 ForLoop loop
# called from  C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 114 Process EntradasProcess
# 
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23965 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23965 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23867 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Fatal: (vsim-3734) Index value -11 is out of range 4 downto -10.
#    Time: 5 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Fatal error in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 53
# 
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 53 ForLoop loop
# called from  C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 114 Process EntradasProcess
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 53 ForLoop loop
# called from  C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 114 Process EntradasProcess
# 
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23965 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of testbench.vhd was successful.
# 4 compiles, 0 failed with no errors.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23867 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd failed with 1 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23851 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23854 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23857 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
add wave -position insertpoint  \
sim:/testbench/DUT/clk \
sim:/testbench/DUT/enable \
sim:/testbench/DUT/reset \
sim:/testbench/DUT/xIn \
sim:/testbench/DUT/yOut \
sim:/testbench/DUT/x \
sim:/testbench/DUT/intervalo \
sim:/testbench/DUT/x_quadrado \
sim:/testbench/DUT/c_x_quadrado \
sim:/testbench/DUT/c_times_x_quadrado \
sim:/testbench/DUT/c_x \
sim:/testbench/DUT/c_times_x \
sim:/testbench/DUT/c \
sim:/testbench/DUT/y
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12135 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12135 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
force -freeze sim:/testbench/DUT/x_quadrado 0010110010100100 0
force -freeze sim:/testbench/DUT/x 1011010001001111 0
force -freeze sim:/testbench/DUT/c_x_quadrado 0011010100011000 0
force -freeze sim:/testbench/DUT/c_times_x_quadrado 0010010111101001 0
# Compile of testbench.vhd failed with 4 errors.
# Compile of testbench.vhd failed with 3 errors.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd failed with 3 errors.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 1 failed with 3 errors.
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23893 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/entrada'. 
add wave -position insertpoint  \
sim:/testbench/saida
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 16 (1 to 16). Right is 6 (6 downto 1).
#    Time: 0 ps  Iteration: 0  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Fatal error in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 118
# 
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 118 Process EntradasProcess
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 118 Process EntradasProcess
# 
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# Design size of 23991 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd failed with 5 errors.
# Compile of testbench.vhd failed with 3 errors.
# Compile of testbench.vhd failed with 3 errors.
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd was successful with warnings.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23877 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/entradaFloat'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/entradaSLV'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/saida'. 
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23884 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 18 (18 downto 1). Right is 16 (16 downto 1).
#    Time: 5 ns  Iteration: 1  Process: /testbench/SaidaProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Fatal error in Process SaidaProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 135
# 
# HDL call sequence:
# Stopped at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd 135 Process SaidaProcess
# 
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23884 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23887 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23891 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
# ** Failure: o arquivo acabou
#    Time: 105 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Break in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 120
restart
# Design size of 12158 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
# ** Failure: o arquivo acabou
#    Time: 105 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Break in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 120
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23891 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
# ** Failure: o arquivo acabou
#    Time: 105 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Break in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 120
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# Design size of 23986 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
# ** Failure: o arquivo acabou
#    Time: 105 ns  Iteration: 1  Process: /testbench/EntradasProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Break in Process EntradasProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 120
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# Design size of 23982 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
run
run
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23883 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/saidaEsperada'. 
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
restart
# Design size of 12152 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23883 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
# Compile of testbench.vhd was successful with warnings.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful with warnings.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23883 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Break key hit
# Break in Process SaidaProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 140
# Compile of testbench.vhd was successful with warnings.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful with warnings.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# Design size of 23883 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Compile of testbench.vhd was successful.
# Break key hit
# Break in Process SaidaProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 140
quit -sim
# End time: 03:34:25 on Sep 11,2025, Elapsed time: 7:24:06
# Errors: 0, Warnings: 2
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 03:34:34 on Sep 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading ieee.std_logic_signed(body)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23883 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/enable \
sim:/testbench/reset \
sim:/testbench/x \
sim:/testbench/y \
sim:/testbench/acabou
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pc-platao  Hostname: pc-platao  ProcessID: 104159
#           Attempting to use alternate WLF file "./wlft0iq8rj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0iq8rj
run
run
run
run
run
run
# Compile of multiplicador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23887 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/testbench/nTestes
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23985 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
# Compile of testbench.vhd failed with 1 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23883 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/nTestes'. 
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23988 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23988 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
add wave -position insertpoint  \
sim:/testbench/nTestes \
sim:/testbench/acabou
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12156 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23989 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23891 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12157 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
run
run
# Compile of testbench.vhd failed with 1 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23892 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12158 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
run
run
# Compile of testbench.vhd failed with 1 errors.
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23896 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Failure: o arquivo acabou
#    Time: 5 ns  Iteration: 1  Process: /testbench/SaidaProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Break in Process SaidaProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 143
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23994 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Failure: o arquivo acabou
#    Time: 0 ps  Iteration: 0  Process: /testbench/SaidaProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Break in Process SaidaProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 144
# Compile of testbench.vhd was successful.
# Compile of fixed_pkg_c.vhd was successful with warnings.
# Compile of float_pkg_c.vhd was successful with warnings.
# Compile of getIntervalo.vhd was successful.
# Compile of multiplicador.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of somador.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of WSiluPolinomial.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fixed_pkg(body)
# Loading work.float_pkg(body)
# Loading work.testbench(testbench_arc)
# Loading work.wsilupolinomial(wsilupolinomial_arc)
# Loading work.getintervalo(getintervalo_architecture)
# Loading work.mux(mux_architecture)
# Loading work.multiplicador(multiplicador_arc)
# Loading work.somador(somador_arc)
# ** Warning: Design size of 23897 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
run
# ** Failure: o arquivo acabou
#    Time: 130 ns  Iteration: 1  Process: /testbench/SaidaProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Break in Process SaidaProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 144
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(testbench_arc)
# ** Warning: Design size of 23995 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 12162 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# ** Failure: o arquivo acabou
#    Time: 1000030 ns  Iteration: 1  Process: /testbench/SaidaProcess File: C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd
# Break in Process SaidaProcess at C:/Users/Denis/Desktop/hwsigmoid_lascas2026/hw_polinomial/rtl/testbench.vhd line 144
