{"top":"global.TestsCircuit_ne_4_SInt_SIntType",
"namespaces":{
  "global":{
    "modules":{
      "NE4":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "inst1":{
            "modref":"corebit.not"
          }
        },
        "connections":[
          ["self.I0","inst0.in0"],
          ["self.I1","inst0.in1"],
          ["inst1.in","inst0.out"],
          ["self.O","inst1.out"]
        ]
      },
      "TestsCircuit_ne_4_SInt_SIntType":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["O0","Bit"],
          ["O1","Bit"],
          ["O2","Bit"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_1_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "inst0":{
            "modref":"global.NE4"
          },
          "inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "inst2":{
            "modref":"global.NE4"
          }
        },
        "connections":[
          ["self.O1","bit_const_0_None.out"],
          ["inst2.I1","const_1_4.out"],
          ["self.I0","inst0.I0"],
          ["self.I1","inst0.I1"],
          ["self.O0","inst0.O"],
          ["self.I0","inst1.in0"],
          ["self.I1","inst1.in1"],
          ["self.I0","inst2.I0"],
          ["self.O2","inst2.O"]
        ]
      }
    }
  }
}
}
