
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.425888                       # Number of seconds simulated
sim_ticks                                425887835000                       # Number of ticks simulated
final_tick                               1068173909000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  77639                       # Simulator instruction rate (inst/s)
host_op_rate                                    83735                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16532726                       # Simulator tick rate (ticks/s)
host_mem_usage                                3846884                       # Number of bytes of host memory used
host_seconds                                 25760.30                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2157028071                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        18432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             491008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       180672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          180672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         7384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        43279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      1109625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1152904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        43279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            43279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          424224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               424224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          424224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        43279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      1109625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1577129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2823                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 491008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  179008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  491008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               180672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              146                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  425227204500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    440.800000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.029261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.763247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          414     27.24%     27.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          287     18.88%     46.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159     10.46%     56.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           85      5.59%     62.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           76      5.00%     67.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      2.96%     70.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      2.89%     73.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      2.89%     75.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          366     24.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.459302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.637624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.169665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            50     29.07%     29.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            24     13.95%     43.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            26     15.12%     58.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            17      9.88%     68.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      8.14%     76.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      5.23%     81.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      2.33%     83.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      2.91%     86.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      2.33%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      1.16%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      2.91%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      1.74%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.58%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      1.16%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      1.74%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      1.16%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.776959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              153     88.95%     88.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14      8.14%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.74%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           172                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    332072000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               475922000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   38360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43283.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62033.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2294                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   40517122.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5312160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2823480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26610780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6624180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         293183280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            133252320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             22775520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       531471990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       437267520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     101656325640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           103115646870                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            242.119259                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         424989557250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     47908250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     124902000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 423232064250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1138706500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     178720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1165534000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5540640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2944920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                28167300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7976160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         299329680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            138454710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             23040480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       569333670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       438964320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     101630806725                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           103144592955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.187225                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         424803359500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     47320250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     127484000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 423132451000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1143129000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     188938250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1248512500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   149                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3231880                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           419129832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3232904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.644998                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    16.504995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1007.495005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.016118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.983882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         837094512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        837094512                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    313257533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       313257533                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     99403393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99403393                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data         1896                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1896                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    412660926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        412660926                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    412662822                       # number of overall hits
system.cpu.dcache.overall_hits::total       412662822                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2662274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2662274                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1606003                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1606003                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          177                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          177                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4268277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4268277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4268454                       # number of overall misses
system.cpu.dcache.overall_misses::total       4268454                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  34146684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34146684000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  20610127484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20610127484                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  54756811484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54756811484                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  54756811484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54756811484                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    315919807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    315919807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data         2073                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2073                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    416929203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    416929203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    416931276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    416931276                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008427                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008427                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015900                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.085384                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.085384                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010238                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 12826.134350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12826.134350                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 12833.181186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12833.181186                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 12828.785827                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12828.785827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 12828.253856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12828.253856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       706171                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             89215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.915384                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.342105                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3003295                       # number of writebacks
system.cpu.dcache.writebacks::total           3003295                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       487964                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       487964                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       548523                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       548523                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1036487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1036487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1036487                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1036487                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2174310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2174310                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1057480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1057480                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data           88                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           88                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3231790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3231790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3231878                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3231878                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  26666834500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26666834500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  13229359230                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13229359230                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1056000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1056000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  39896193730                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39896193730                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  39897249730                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39897249730                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.042451                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042451                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.007751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.007752                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007752                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12264.504372                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12264.504372                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12510.268970                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12510.268970                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12344.921461                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12344.921461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12344.912070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12344.912070                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            673358                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           323321487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            673870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            479.798013                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    44.499657                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   467.500343                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.086913                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.913087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         551108178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        551108178                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    274505856                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       274505856                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    274505856                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        274505856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    274505856                       # number of overall hits
system.cpu.icache.overall_hits::total       274505856                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       711554                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        711554                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       711554                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         711554                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       711554                       # number of overall misses
system.cpu.icache.overall_misses::total        711554                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   9149633500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9149633500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   9149633500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9149633500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   9149633500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9149633500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    275217410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    275217410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    275217410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    275217410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    275217410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    275217410                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002585                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002585                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002585                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002585                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002585                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12858.663573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12858.663573                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12858.663573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12858.663573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12858.663573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12858.663573                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       673358                       # number of writebacks
system.cpu.icache.writebacks::total            673358                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        38196                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38196                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        38196                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38196                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        38196                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38196                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       673358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       673358                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       673358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       673358                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       673358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       673358                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   8230378000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8230378000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   8230378000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8230378000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   8230378000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8230378000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002447                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12222.885894                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12222.885894                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12222.885894                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12222.885894                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12222.885894                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12222.885894                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      4827                       # number of replacements
system.l2.tags.tagsinuse                 32066.033360                       # Cycle average of tags in use
system.l2.tags.total_refs                    14801274                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    398.580153                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.884086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3176.531049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      21947.863628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   266.609049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6674.145547                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.096940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.669796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.008136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.203679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978578                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985962                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61419425                       # Number of tag accesses
system.l2.tags.data_accesses                 61419425                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3003295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3003295                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       604977                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           604977                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1053550                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1053550                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       673068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             673068                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2170945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2170945                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        673068                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3224495                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3897563                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       673068                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3224495                       # number of overall hits
system.l2.overall_hits::total                 3897563                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         4002                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4002                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          290                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              290                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         3383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3383                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         7385                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7675                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          290                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         7385                       # number of overall misses
system.l2.overall_misses::total                  7675                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data    374511000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     374511000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     43203000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43203000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    409103000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    409103000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     43203000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    783614000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        826817000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     43203000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    783614000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       826817000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3003295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3003295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       604977                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       604977                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1057552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1057552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       673358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         673358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2174328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2174328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       673358                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3231880                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3905238                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       673358                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3231880                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3905238                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.003784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003784                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000431                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.001556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001556                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000431                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.002285                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001965                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000431                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.002285                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001965                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 93580.959520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93580.959520                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 148975.862069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 148975.862069                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 120929.057050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120929.057050                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 148975.862069                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 106108.869330                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107728.599349                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 148975.862069                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 106108.869330                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107728.599349                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 2823                       # number of writebacks
system.l2.writebacks::total                      2823                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4002                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          288                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         3382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3382                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         7384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7672                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         7384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7672                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    334491000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    334491000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     40183000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40183000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    375213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    375213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     40183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    709704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    749887000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     40183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    709704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    749887000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.003784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.001555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001555                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.002285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001965                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.002285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001965                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 83580.959520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83580.959520                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 139524.305556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 139524.305556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 110944.115908                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110944.115908                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 139524.305556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 96113.759480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97743.352450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 139524.305556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 96113.759480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97743.352450                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         12498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3670                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2823                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2003                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4002                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3670                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       671680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  671680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7672                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11895000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20784000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        66593554                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     55241890                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     11291217                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     46683628                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        38881714                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     83.287687                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         2083971                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          363                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       865734                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       659709                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       206025                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       187509                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1068173909000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                851775802                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    296093834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1180973409                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            66593554                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     41625394                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             543665114                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        22635594                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           74                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         275217410                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3419135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    851076838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.465050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.318288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        324777502     38.16%     38.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        114622785     13.47%     51.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        102782335     12.08%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        308894216     36.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    851076838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.078182                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.386484                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        298156465                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      33131731                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         502616197                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       5898083                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       11274334                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     35309349                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         48809                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1185601059                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      35048059                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       11274334                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        323625412                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        10827549                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        22031                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         482587534                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      22739951                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1148279510                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      16778339                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        282491                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           2363                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       13786620                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        6188894                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         3253                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1892201502                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6998967915                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1222252908                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    630958878                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1732509272                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        159692203                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4053                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         4005                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          16689510                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    338027251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    109674086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      7614430                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4942243                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1129966976                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1109478063                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2326347                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     85856783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    243905270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3657                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    851076838                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.303617                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.171853                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    276563053     32.50%     32.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    223525621     26.26%     58.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    193877692     22.78%     81.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    135470993     15.92%     97.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17994424      2.11%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2205129      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1338442      0.16%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        61786      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        39698      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    851076838                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        41976927     32.74%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           7671      0.01%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       429423      0.33%     33.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       146931      0.11%     33.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            5      0.00%     33.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         7341      0.01%     33.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       393705      0.31%     33.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1699236      1.33%     34.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        50957      0.04%     34.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt           46      0.00%     34.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       71175148     55.50%     90.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12345060      9.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     540951748     48.76%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        61221      0.01%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            37      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     48.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     11095433      1.00%     49.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      5226274      0.47%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         9526      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1060595      0.10%     50.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     19163890      1.73%     52.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     48313873      4.35%     56.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41645520      3.75%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       225358      0.02%     60.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    181078649     16.32%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     57487901      5.18%     81.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    153930841     13.87%     95.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     49227197      4.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1109478063                       # Type of FU issued
system.switch_cpus.iq.rate                   1.302547                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           128232450                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.115579                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2548272750                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    872097842                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    762845643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    652319011                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    343761311                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    315283476                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      910204653                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       327505860                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      8662121                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     33981520                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       239404                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        31750                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      8472064                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          513                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       266009                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       11274334                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         4494673                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       5364070                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1129973571                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     338027251                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    109674086                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3803                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1615                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5368926                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        31750                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      6547975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      4861262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     11409237                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1089868875                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     325389361                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     19609188                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  2729                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            430950777                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         51802032                       # Number of branches executed
system.switch_cpus.iew.exec_stores          105561416                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.279526                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1078673833                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1078129119                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         503016669                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         732132044                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.265743                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.687057                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     68905682                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          209                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     11247754                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    835316643                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.249965                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.892277                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    449494582     53.81%     53.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    128190416     15.35%     69.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    105355833     12.61%     81.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     60942992      7.30%     89.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     27361448      3.28%     92.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19032561      2.28%     94.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     17180296      2.06%     96.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7373027      0.88%     97.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     20385488      2.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    835316643                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000002472                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1044116524                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              405247752                       # Number of memory references committed
system.switch_cpus.commit.loads             304045730                       # Number of loads committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches           48766196                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          310247040                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         875575085                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1469147                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    515537723     49.38%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        47206      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            3      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     10629957      1.02%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      4827057      0.46%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         9349      0.00%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       969029      0.09%     50.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     17332441      1.66%     52.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     47822285      4.58%     57.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41479601      3.97%     61.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       214121      0.02%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    159764999     15.30%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     53692496      5.14%     81.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    144280731     13.82%     95.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47509526      4.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1044116524                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      20385488                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1927951424                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2241806491                       # The number of ROB writes
system.switch_cpus.timesIdled                  220282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  698964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1044114054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.851776                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.851776                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.174018                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.174018                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1142127290                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       609483968                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         616066800                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        506991964                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4208911656                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        558018915                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2753465610                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      106502521                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      7810476                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3905254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       134007                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1068173909000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2847686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3006118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       673358                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          230589                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1057552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1057552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        673358                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2174328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2020074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9695640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11715714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     86189824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    399051200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              485241024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4827                       # Total snoops (count)
system.tol2bus.snoopTraffic                    180672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3910065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034277                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.181939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3776041     96.57%     96.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 134024      3.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3910065                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7581891000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1011221626                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4848137863                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
