Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jul 24 19:21:00 2025
| Host         : DK-SLS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_dma_wrapper_timing_summary_routed.rpt -pb mic_dma_wrapper_timing_summary_routed.pb -rpx mic_dma_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_dma_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               3           
TIMING-16  Warning           Large setup violation                                      6           
TIMING-18  Warning           Missing input or output delay                              5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.793      -16.635                      6                17406        0.023        0.000                      0                17406        3.000        0.000                       0                  5395  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_fpga_0                        {0.000 5.000}        10.000          100.000         
mic_dma_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_mic_dma_clk_wiz_0_0    {0.000 65.104}       130.208         7.680           
  clkfbout_mic_dma_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              0.183        0.000                      0                17306        0.023        0.000                      0                17306        3.750        0.000                       0                  5385  
mic_dma_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_mic_dma_clk_wiz_0_0        128.004        0.000                      0                    4        0.267        0.000                      0                    4       64.604        0.000                       0                     6  
  clkfbout_mic_dma_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mic_dma_clk_wiz_0_0  clk_fpga_0                         -2.793      -16.635                      6                    6        0.091        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.644        0.000                      0                   96        0.492        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk_fpga_0                                                  
(none)                        clk_out1_mic_dma_clk_wiz_0_0                                
(none)                                                      clk_fpga_0                    
(none)                                                      clk_out1_mic_dma_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 4.850ns (50.047%)  route 4.841ns (49.953%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.953 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/CO[2]
                         net (fo=2, routed)           0.600    10.553    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7_n_1
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.801    11.354 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          1.039    12.393    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X91Y38         LUT3 (Prop_lut3_I0_O)        0.329    12.722 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[13]_INST_0/O
                         net (fo=1, routed)           0.000    12.722    mic_dma_i/mic_sampler_0/inst/mic_data_in[45]
    SLICE_X91Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.619    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X91Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[45]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X91Y38         FDRE (Setup_fdre_C_D)        0.031    12.905    mic_dma_i/mic_sampler_0/inst/mic_data_reg[45]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 4.878ns (50.191%)  route 4.841ns (49.809%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.953 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/CO[2]
                         net (fo=2, routed)           0.600    10.553    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7_n_1
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.801    11.354 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          1.039    12.393    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X91Y38         LUT3 (Prop_lut3_I0_O)        0.357    12.750 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[14]_INST_0/O
                         net (fo=1, routed)           0.000    12.750    mic_dma_i/mic_sampler_0/inst/mic_data_in[46]
    SLICE_X91Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.619    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X91Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[46]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X91Y38         FDRE (Setup_fdre_C_D)        0.075    12.949    mic_dma_i/mic_sampler_0/inst/mic_data_reg[46]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 4.850ns (50.703%)  route 4.716ns (49.297%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.953 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/CO[2]
                         net (fo=2, routed)           0.600    10.553    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7_n_1
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.801    11.354 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.914    12.268    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X91Y38         LUT3 (Prop_lut3_I0_O)        0.329    12.597 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[15]_INST_0/O
                         net (fo=1, routed)           0.000    12.597    mic_dma_i/mic_sampler_0/inst/mic_data_in[47]
    SLICE_X91Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.619    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X91Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[47]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X91Y38         FDRE (Setup_fdre_C_D)        0.031    12.905    mic_dma_i/mic_sampler_0/inst/mic_data_reg[47]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 4.850ns (50.522%)  route 4.750ns (49.478%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.953 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/CO[2]
                         net (fo=2, routed)           0.600    10.553    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7_n_1
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.801    11.354 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.948    12.302    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X92Y38         LUT3 (Prop_lut3_I0_O)        0.329    12.631 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[3]_INST_0/O
                         net (fo=1, routed)           0.000    12.631    mic_dma_i/mic_sampler_0/inst/mic_data_in[35]
    SLICE_X92Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.619    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X92Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[35]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X92Y38         FDRE (Setup_fdre_C_D)        0.079    12.953    mic_dma_i/mic_sampler_0/inst/mic_data_reg[35]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 4.879ns (50.852%)  route 4.716ns (49.148%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.953 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/CO[2]
                         net (fo=2, routed)           0.600    10.553    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7_n_1
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.801    11.354 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.914    12.268    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X91Y38         LUT3 (Prop_lut3_I0_O)        0.358    12.626 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[16]_INST_0/O
                         net (fo=1, routed)           0.000    12.626    mic_dma_i/mic_sampler_0/inst/mic_data_in[48]
    SLICE_X91Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.619    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X91Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[48]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X91Y38         FDRE (Setup_fdre_C_D)        0.075    12.949    mic_dma_i/mic_sampler_0/inst/mic_data_reg[48]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.629ns  (logic 4.879ns (50.671%)  route 4.750ns (49.329%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.953 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/CO[2]
                         net (fo=2, routed)           0.600    10.553    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7_n_1
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.801    11.354 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.948    12.302    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X92Y38         LUT3 (Prop_lut3_I0_O)        0.358    12.660 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[4]_INST_0/O
                         net (fo=1, routed)           0.000    12.660    mic_dma_i/mic_sampler_0/inst/mic_data_in[36]
    SLICE_X92Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.619    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X92Y38         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[36]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X92Y38         FDRE (Setup_fdre_C_D)        0.118    12.992    mic_dma_i/mic_sampler_0/inst/mic_data_reg[36]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 4.910ns (51.457%)  route 4.632ns (48.543%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.047 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[1]
                         net (fo=5, routed)           0.610    10.657    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[47]
    SLICE_X92Y41         LUT2 (Prop_lut2_I0_O)        0.306    10.963 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.963    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry_i_3_n_0
    SLICE_X92Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.421 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry/CO[1]
                         net (fo=32, routed)          0.820    12.241    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1
    SLICE_X91Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.573 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[9]_INST_0/O
                         net (fo=1, routed)           0.000    12.573    mic_dma_i/mic_sampler_0/inst/mic_data_in[41]
    SLICE_X91Y39         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.620    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X91Y39         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[41]/C
                         clock pessimism              0.230    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X91Y39         FDRE (Setup_fdre_C_D)        0.031    12.906    mic_dma_i/mic_sampler_0/inst/mic_data_reg[41]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.586ns  (logic 4.850ns (50.596%)  route 4.736ns (49.404%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.953 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/CO[2]
                         net (fo=2, routed)           0.600    10.553    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7_n_1
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.801    11.354 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.934    12.288    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X92Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.617 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[7]_INST_0/O
                         net (fo=1, routed)           0.000    12.617    mic_dma_i/mic_sampler_0/inst/mic_data_in[39]
    SLICE_X92Y39         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.620    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X92Y39         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[39]/C
                         clock pessimism              0.230    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X92Y39         FDRE (Setup_fdre_C_D)        0.081    12.956    mic_dma_i/mic_sampler_0/inst/mic_data_reg[39]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -12.617    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 4.939ns (51.604%)  route 4.632ns (48.396%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.047 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/O[1]
                         net (fo=5, routed)           0.610    10.657    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2[47]
    SLICE_X92Y41         LUT2 (Prop_lut2_I0_O)        0.306    10.963 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.963    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry_i_3_n_0
    SLICE_X92Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.421 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_carry/CO[1]
                         net (fo=32, routed)          0.820    12.241    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1
    SLICE_X91Y39         LUT3 (Prop_lut3_I1_O)        0.361    12.602 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[10]_INST_0/O
                         net (fo=1, routed)           0.000    12.602    mic_dma_i/mic_sampler_0/inst/mic_data_in[42]
    SLICE_X91Y39         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.620    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X91Y39         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[42]/C
                         clock pessimism              0.230    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X91Y39         FDRE (Setup_fdre_C_D)        0.075    12.950    mic_dma_i/mic_sampler_0/inst/mic_data_reg[42]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/mic_sampler_0/inst/mic_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 4.876ns (50.730%)  route 4.736ns (49.270%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.176     4.626    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.922 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.650     5.572    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[46]_INST_0_i_1_n_0
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.696    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_i_8_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.228 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.228    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry_n_0
    SLICE_X87Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.499 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1_carry__0/CO[0]
                         net (fo=34, routed)          0.683     7.182    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp1
    SLICE_X89Y36         LUT5 (Prop_lut5_I4_O)        0.373     7.555 f  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/fall_amp[15]_INST_0/O
                         net (fo=2, routed)           0.693     8.248    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/in_fall[1]
    SLICE_X90Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.372 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1/O
                         net (fo=1, routed)           0.000     8.372    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_i_1_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.905 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.905    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.022 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__0_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.139 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.139    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__1_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.373    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__3_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.490    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__4_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.607    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.724    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__6_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.953 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7/CO[2]
                         net (fo=2, routed)           0.600    10.553    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/rounded_val_2_carry__7_n_1
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.801    11.354 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall1_inferred__0/i__carry/CO[1]
                         net (fo=32, routed)          0.934    12.288    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall10_in
    SLICE_X92Y39         LUT3 (Prop_lut3_I0_O)        0.355    12.643 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0/inst/out_fall[8]_INST_0/O
                         net (fo=1, routed)           0.000    12.643    mic_dma_i/mic_sampler_0/inst/mic_data_in[40]
    SLICE_X92Y39         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.620    12.799    mic_dma_i/mic_sampler_0/inst/s_axis_aclk
    SLICE_X92Y39         FDRE                                         r  mic_dma_i/mic_sampler_0/inst/mic_data_reg[40]/C
                         clock pessimism              0.230    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X92Y39         FDRE (Setup_fdre_C_D)        0.118    12.993    mic_dma_i/mic_sampler_0/inst/mic_data_reg[40]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  0.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.250ns (60.377%)  route 0.164ns (39.623%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.548     0.884    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y81         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/Q
                         net (fo=2, routed)           0.164     1.189    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[19]
    SLICE_X50Y80         LUT4 (Prop_lut4_I3_O)        0.045     1.234 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[19]_i_6/O
                         net (fo=1, routed)           0.000     1.234    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[19]_i_6_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.298 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.298    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]_i_1_n_4
    SLICE_X50Y80         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.810     1.176    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y80         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.134     1.275    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.251ns (60.584%)  route 0.163ns (39.416%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.548     0.884    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y81         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]/Q
                         net (fo=2, routed)           0.163     1.188    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[14]
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.233 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_7/O
                         net (fo=1, routed)           0.000     1.233    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_7_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.298 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.298    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]_i_1_n_5
    SLICE_X50Y79         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.809     1.175    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y79         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[14]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.134     1.274    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.848%)  route 0.185ns (59.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.545     0.881    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y78         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[5]/Q
                         net (fo=3, routed)           0.185     1.194    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]
    SLICE_X53Y77         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.807     1.173    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y77         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[5]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.016     1.154    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.821%)  route 0.232ns (62.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.543     0.879    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y76         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[3]/Q
                         net (fo=3, routed)           0.232     1.251    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]
    SLICE_X52Y76         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.805     1.171    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y76         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.072     1.208    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.511%)  route 0.251ns (60.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.555     0.891    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X36Y57         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[39]/Q
                         net (fo=1, routed)           0.251     1.306    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[39]
    RAMB36_X2Y12         RAMB36E1                                     r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.862     1.228    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.264     0.964    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.260    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.246ns (54.912%)  route 0.202ns (45.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.607     0.943    <hidden>
    SLICE_X92Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.148     1.091 r  <hidden>
                         net (fo=6, routed)           0.202     1.293    <hidden>
    SLICE_X92Y49         LUT6 (Prop_lut6_I3_O)        0.098     1.391 r  <hidden>
                         net (fo=1, routed)           0.000     1.391    <hidden>
    SLICE_X92Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.883     1.249    <hidden>
    SLICE_X92Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y49         FDRE (Hold_fdre_C_D)         0.121     1.340    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.818%)  route 0.405ns (74.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.542     0.878    <hidden>
    SLICE_X53Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  <hidden>
                         net (fo=16, routed)          0.405     1.424    <hidden>
    RAMB36_X2Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.855     1.221    <hidden>
    RAMB36_X2Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.035     1.186    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.369    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.287ns (63.736%)  route 0.163ns (36.264%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.548     0.884    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y81         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]/Q
                         net (fo=2, routed)           0.163     1.188    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[14]
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.233 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_7/O
                         net (fo=1, routed)           0.000     1.233    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_7_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.334 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.334    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]_i_1_n_4
    SLICE_X50Y79         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.809     1.175    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y79         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.134     1.274    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.355%)  route 0.264ns (58.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    <hidden>
    SLICE_X53Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  <hidden>
                         net (fo=2, routed)           0.264     1.292    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[58]
    SLICE_X46Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.337 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[58]_i_1__0/O
                         net (fo=1, routed)           0.000     1.337    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[58]
    SLICE_X46Y56         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y56         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[58]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y56         FDRE (Hold_fdre_C_D)         0.121     1.276    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.558     0.894    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X32Y56         FDRE                                         r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[48]/Q
                         net (fo=1, routed)           0.247     1.305    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[48]
    RAMB36_X2Y12         RAMB36E1                                     r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.862     1.228    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.243    mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y17  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y17  <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y36  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y36  mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y69  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  mic_dma_i/clk_wiz_0/inst/clk_in1
  To Clock:  mic_dma_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mic_dma_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mic_dma_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mic_dma_clk_wiz_0_0
  To Clock:  clk_out1_mic_dma_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      128.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       64.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             128.004ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div_0/inst/divclk_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.208ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@130.208ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.606ns (35.849%)  route 1.084ns (64.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 131.760 - 130.208 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806     1.806    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.724     1.727    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  mic_dma_i/clk_div_0/inst/divclk_reg/Q
                         net (fo=2, routed)           0.740     2.923    mic_dma_i/clk_div_0/inst/divclk
    SLICE_X84Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.073 r  mic_dma_i/clk_div_0/inst/divclk_i_1/O
                         net (fo=2, routed)           0.344     3.417    mic_dma_i/clk_div_0/inst/divclk_i_1_n_0
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                    130.208   130.208 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.208 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612   131.821    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   128.395 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   130.120    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   130.211 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.548   131.760    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                         clock pessimism              0.154   131.913    
                         clock uncertainty           -0.229   131.684    
    SLICE_X84Y30         FDRE (Setup_fdre_C_D)       -0.263   131.421    mic_dma_i/clk_div_0/inst/divclk_reg_replica
  -------------------------------------------------------------------
                         required time                        131.421    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                128.004    

Slack (MET) :             128.026ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div_0/inst/divclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.208ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@130.208ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.606ns (35.849%)  route 1.084ns (64.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 131.760 - 130.208 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806     1.806    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.724     1.727    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  mic_dma_i/clk_div_0/inst/divclk_reg/Q
                         net (fo=2, routed)           0.740     2.923    mic_dma_i/clk_div_0/inst/divclk
    SLICE_X84Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.073 r  mic_dma_i/clk_div_0/inst/divclk_i_1/O
                         net (fo=2, routed)           0.344     3.417    mic_dma_i/clk_div_0/inst/divclk_i_1_n_0
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                    130.208   130.208 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.208 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612   131.821    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   128.395 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   130.120    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   130.211 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.548   131.760    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/C
                         clock pessimism              0.176   131.935    
                         clock uncertainty           -0.229   131.706    
    SLICE_X85Y30         FDRE (Setup_fdre_C_D)       -0.263   131.443    mic_dma_i/clk_div_0/inst/divclk_reg
  -------------------------------------------------------------------
                         required time                        131.443    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                128.026    

Slack (MET) :             128.758ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div_0/inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.208ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@130.208ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 131.763 - 130.208 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806     1.806    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.727     1.730    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y32         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  mic_dma_i/clk_div_0/inst/cnt_reg[0]/Q
                         net (fo=3, routed)           0.672     2.858    mic_dma_i/clk_div_0/inst/cnt[0]
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.982 r  mic_dma_i/clk_div_0/inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.982    mic_dma_i/clk_div_0/inst/cnt[0]_i_1_n_0
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                    130.208   130.208 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.208 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612   131.821    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   128.395 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   130.120    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   130.211 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.551   131.763    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
                         clock pessimism              0.176   131.938    
                         clock uncertainty           -0.229   131.709    
    SLICE_X84Y32         FDRE (Setup_fdre_C_D)        0.031   131.740    mic_dma_i/clk_div_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        131.740    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                128.758    

Slack (MET) :             128.759ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div_0/inst/cnt_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.208ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@130.208ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.436%)  route 0.669ns (53.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 131.763 - 130.208 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806     1.806    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.727     1.730    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y32         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/Q
                         net (fo=3, routed)           0.669     2.855    mic_dma_i/clk_div_0/inst/cnt[0]
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.979 r  mic_dma_i/clk_div_0/inst/cnt[-1]_i_1/O
                         net (fo=1, routed)           0.000     2.979    mic_dma_i/clk_div_0/inst/cnt[-1]_i_1_n_0
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                    130.208   130.208 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.208 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612   131.821    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   128.395 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   130.120    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   130.211 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.551   131.763    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
                         clock pessimism              0.176   131.938    
                         clock uncertainty           -0.229   131.709    
    SLICE_X84Y32         FDRE (Setup_fdre_C_D)        0.029   131.738    mic_dma_i/clk_div_0/inst/cnt_reg[-1]
  -------------------------------------------------------------------
                         required time                        131.738    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                128.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div_0/inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.581     0.583    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y32         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/Q
                         net (fo=3, routed)           0.173     0.896    mic_dma_i/clk_div_0/inst/cnt[-1]
    SLICE_X84Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.941 r  mic_dma_i/clk_div_0/inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.941    mic_dma_i/clk_div_0/inst/cnt[0]_i_1_n_0
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.848     0.850    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
                         clock pessimism             -0.267     0.583    
    SLICE_X84Y32         FDRE (Hold_fdre_C_D)         0.092     0.675    mic_dma_i/clk_div_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div_0/inst/cnt_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.581     0.583    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y32         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/Q
                         net (fo=3, routed)           0.184     0.907    mic_dma_i/clk_div_0/inst/cnt[-1]
    SLICE_X84Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.952 r  mic_dma_i/clk_div_0/inst/cnt[-1]_i_1/O
                         net (fo=1, routed)           0.000     0.952    mic_dma_i/clk_div_0/inst/cnt[-1]_i_1_n_0
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.848     0.850    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
                         clock pessimism             -0.267     0.583    
    SLICE_X84Y32         FDRE (Hold_fdre_C_D)         0.091     0.674    mic_dma_i/clk_div_0/inst/cnt_reg[-1]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div_0/inst/divclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.183ns (36.998%)  route 0.312ns (63.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.581     0.583    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y32         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/Q
                         net (fo=3, routed)           0.184     0.907    mic_dma_i/clk_div_0/inst/cnt[-1]
    SLICE_X84Y32         LUT4 (Prop_lut4_I2_O)        0.042     0.949 r  mic_dma_i/clk_div_0/inst/divclk_i_1/O
                         net (fo=2, routed)           0.128     1.077    mic_dma_i/clk_div_0/inst/divclk_i_1_n_0
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.846     0.848    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/C
                         clock pessimism             -0.253     0.595    
    SLICE_X85Y30         FDRE (Hold_fdre_C_D)         0.008     0.603    mic_dma_i/clk_div_0/inst/divclk_reg
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/clk_div_0/inst/divclk_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             clk_out1_mic_dma_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.183ns (36.998%)  route 0.312ns (63.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.581     0.583    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y32         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/Q
                         net (fo=3, routed)           0.184     0.907    mic_dma_i/clk_div_0/inst/cnt[-1]
    SLICE_X84Y32         LUT4 (Prop_lut4_I2_O)        0.042     0.949 r  mic_dma_i/clk_div_0/inst/divclk_i_1/O
                         net (fo=2, routed)           0.128     1.077    mic_dma_i/clk_div_0/inst/divclk_i_1_n_0
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.846     0.848    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                         clock pessimism             -0.253     0.595    
    SLICE_X84Y30         FDRE (Hold_fdre_C_D)         0.008     0.603    mic_dma_i/clk_div_0/inst/divclk_reg_replica
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.475    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mic_dma_clk_wiz_0_0
Waveform(ns):       { 0.000 65.104 }
Period(ns):         130.208
Sources:            { mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         130.208     128.053    BUFGCTRL_X0Y0    mic_dma_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         130.208     128.959    MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         130.208     129.208    SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
Min Period        n/a     FDRE/C              n/a            1.000         130.208     129.208    SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         130.208     129.208    SLICE_X85Y30     mic_dma_i/clk_div_0/inst/divclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         130.208     129.208    SLICE_X84Y30     mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       130.208     83.152     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X85Y30     mic_dma_i/clk_div_0/inst/divclk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X85Y30     mic_dma_i/clk_div_0/inst/divclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y30     mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y30     mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y32     mic_dma_i/clk_div_0/inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X85Y30     mic_dma_i/clk_div_0/inst/divclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X85Y30     mic_dma_i/clk_div_0/inst/divclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y30     mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.104      64.604     SLICE_X84Y30     mic_dma_i/clk_div_0/inst/divclk_reg_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mic_dma_clk_wiz_0_0
  To Clock:  clkfbout_mic_dma_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mic_dma_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    mic_dma_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mic_dma_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            6  Failing Endpoints,  Worst Slack       -2.793ns,  Total Violation      -16.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.793ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.251ns  (logic 0.580ns (17.838%)  route 2.671ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 6122.731 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.724  6121.519    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           1.162  6123.137    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.124  6123.261 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510  6124.771    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552  6122.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000  6122.731    
                         clock uncertainty           -0.585  6122.146    
    SLICE_X82Y31         FDSE (Setup_fdse_C_CE)      -0.169  6121.977    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                       6121.978    
                         arrival time                       -6124.770    
  -------------------------------------------------------------------
                         slack                                 -2.793    

Slack (VIOLATED) :        -2.793ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.251ns  (logic 0.580ns (17.838%)  route 2.671ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 6122.731 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.724  6121.519    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           1.162  6123.137    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.124  6123.261 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510  6124.771    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552  6122.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000  6122.731    
                         clock uncertainty           -0.585  6122.146    
    SLICE_X82Y31         FDRE (Setup_fdre_C_CE)      -0.169  6121.977    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                       6121.978    
                         arrival time                       -6124.770    
  -------------------------------------------------------------------
                         slack                                 -2.793    

Slack (VIOLATED) :        -2.793ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.251ns  (logic 0.580ns (17.838%)  route 2.671ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 6122.731 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.724  6121.519    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           1.162  6123.137    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.124  6123.261 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510  6124.771    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552  6122.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000  6122.731    
                         clock uncertainty           -0.585  6122.146    
    SLICE_X82Y31         FDRE (Setup_fdre_C_CE)      -0.169  6121.977    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                       6121.978    
                         arrival time                       -6124.770    
  -------------------------------------------------------------------
                         slack                                 -2.793    

Slack (VIOLATED) :        -2.793ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.251ns  (logic 0.580ns (17.838%)  route 2.671ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 6122.731 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.724  6121.519    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           1.162  6123.137    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.124  6123.261 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510  6124.771    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552  6122.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000  6122.731    
                         clock uncertainty           -0.585  6122.146    
    SLICE_X82Y31         FDRE (Setup_fdre_C_CE)      -0.169  6121.977    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                       6121.978    
                         arrival time                       -6124.770    
  -------------------------------------------------------------------
                         slack                                 -2.793    

Slack (VIOLATED) :        -2.793ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.251ns  (logic 0.580ns (17.838%)  route 2.671ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 6122.731 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.724  6121.519    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           1.162  6123.137    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.124  6123.261 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510  6124.771    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552  6122.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000  6122.731    
                         clock uncertainty           -0.585  6122.146    
    SLICE_X82Y31         FDRE (Setup_fdre_C_CE)      -0.169  6121.977    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                       6121.978    
                         arrival time                       -6124.770    
  -------------------------------------------------------------------
                         slack                                 -2.793    

Slack (VIOLATED) :        -2.673ns  (required time - arrival time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@6120.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@6119.792ns)
  Data Path Delay:        3.334ns  (logic 0.580ns (17.394%)  route 2.754ns (82.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 6122.733 - 6120.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 6121.519 - 6119.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                   6119.792  6119.792 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6119.792 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806  6121.598    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  6117.805 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6119.694    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6119.795 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.724  6121.519    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.456  6121.975 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           2.754  6124.729    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X83Y32         LUT2 (Prop_lut2_I0_O)        0.124  6124.854 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_i_1/O
                         net (fo=1, routed)           0.000  6124.854    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_i_1_n_0
    SLICE_X83Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   6120.000  6120.000 r  
    PS7_X0Y0             PS7                          0.000  6120.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6121.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6121.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.554  6122.733    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X83Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/C
                         clock pessimism              0.000  6122.733    
                         clock uncertainty           -0.585  6122.148    
    SLICE_X83Y32         FDRE (Setup_fdre_C_D)        0.032  6122.180    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg
  -------------------------------------------------------------------
                         required time                       6122.180    
                         arrival time                       -6124.853    
  -------------------------------------------------------------------
                         slack                                 -2.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.253%)  route 1.217ns (86.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.579     0.581    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           1.217     1.939    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X83Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.984 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_i_1/O
                         net (fo=1, routed)           0.000     1.984    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_i_1_n_0
    SLICE_X83Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.850     1.216    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X83Y32         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.585     1.801    
    SLICE_X83Y32         FDRE (Hold_fdre_C_D)         0.092     1.893    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.186ns (14.150%)  route 1.128ns (85.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.579     0.581    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           0.557     1.278    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.323 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     1.895    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.585     1.800    
    SLICE_X82Y31         FDSE (Hold_fdse_C_CE)       -0.016     1.784    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.186ns (14.150%)  route 1.128ns (85.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.579     0.581    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           0.557     1.278    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.323 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     1.895    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.585     1.800    
    SLICE_X82Y31         FDRE (Hold_fdre_C_CE)       -0.016     1.784    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.186ns (14.150%)  route 1.128ns (85.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.579     0.581    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           0.557     1.278    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.323 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     1.895    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.585     1.800    
    SLICE_X82Y31         FDRE (Hold_fdre_C_CE)       -0.016     1.784    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.186ns (14.150%)  route 1.128ns (85.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.579     0.581    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           0.557     1.278    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.323 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     1.895    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.585     1.800    
    SLICE_X82Y31         FDRE (Hold_fdre_C_CE)       -0.016     1.784    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mic_dma_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.186ns (14.150%)  route 1.128ns (85.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.585ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.579     0.581    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/Q
                         net (fo=2, routed)           0.557     1.278    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/divclk_repN_alias
    SLICE_X85Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.323 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     1.895    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.585     1.800    
    SLICE_X82Y31         FDRE (Hold_fdre_C_CE)       -0.016     1.784    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.580ns (21.227%)  route 2.152ns (78.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.700     2.994    <hidden>
    SLICE_X29Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  <hidden>
                         net (fo=1, routed)           0.656     4.106    <hidden>
    SLICE_X29Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.230 f  <hidden>
                         net (fo=33, routed)          1.496     5.726    <hidden>
    SLICE_X27Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.521    12.700    <hidden>
    SLICE_X27Y55         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.370    <hidden>
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.580ns (21.227%)  route 2.152ns (78.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.700     2.994    <hidden>
    SLICE_X29Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  <hidden>
                         net (fo=1, routed)           0.656     4.106    <hidden>
    SLICE_X29Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.230 f  <hidden>
                         net (fo=33, routed)          1.496     5.726    <hidden>
    SLICE_X27Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.521    12.700    <hidden>
    SLICE_X27Y55         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.370    <hidden>
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.718ns (26.139%)  route 2.029ns (73.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.643     2.937    <hidden>
    SLICE_X35Y67         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.419     3.356 f  <hidden>
                         net (fo=3, routed)           0.824     4.180    <hidden>
    SLICE_X35Y69         LUT3 (Prop_lut3_I2_O)        0.299     4.479 f  <hidden>
                         net (fo=32, routed)          1.204     5.684    <hidden>
    SLICE_X32Y64         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.474    12.653    <hidden>
    SLICE_X32Y64         FDPE                                         r  <hidden>
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y64         FDPE (Recov_fdpe_C_PRE)     -0.361    12.367    <hidden>
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.580ns (21.227%)  route 2.152ns (78.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.700     2.994    <hidden>
    SLICE_X29Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  <hidden>
                         net (fo=1, routed)           0.656     4.106    <hidden>
    SLICE_X29Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.230 f  <hidden>
                         net (fo=33, routed)          1.496     5.726    <hidden>
    SLICE_X27Y55         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.521    12.700    <hidden>
    SLICE_X27Y55         FDPE                                         r  <hidden>
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y55         FDPE (Recov_fdpe_C_PRE)     -0.359    12.416    <hidden>
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.580ns (21.227%)  route 2.152ns (78.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.700     2.994    <hidden>
    SLICE_X29Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  <hidden>
                         net (fo=1, routed)           0.656     4.106    <hidden>
    SLICE_X29Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.230 f  <hidden>
                         net (fo=33, routed)          1.496     5.726    <hidden>
    SLICE_X27Y55         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.521    12.700    <hidden>
    SLICE_X27Y55         FDPE                                         r  <hidden>
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y55         FDPE (Recov_fdpe_C_PRE)     -0.359    12.416    <hidden>
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.718ns (27.520%)  route 1.891ns (72.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.643     2.937    <hidden>
    SLICE_X35Y67         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.419     3.356 f  <hidden>
                         net (fo=3, routed)           0.824     4.180    <hidden>
    SLICE_X35Y69         LUT3 (Prop_lut3_I2_O)        0.299     4.479 f  <hidden>
                         net (fo=32, routed)          1.067     5.546    <hidden>
    SLICE_X33Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.467    12.646    <hidden>
    SLICE_X33Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.316    <hidden>
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.718ns (27.520%)  route 1.891ns (72.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.643     2.937    <hidden>
    SLICE_X35Y67         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.419     3.356 f  <hidden>
                         net (fo=3, routed)           0.824     4.180    <hidden>
    SLICE_X35Y69         LUT3 (Prop_lut3_I2_O)        0.299     4.479 f  <hidden>
                         net (fo=32, routed)          1.067     5.546    <hidden>
    SLICE_X33Y71         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.467    12.646    <hidden>
    SLICE_X33Y71         FDPE                                         r  <hidden>
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    12.362    <hidden>
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.718ns (27.520%)  route 1.891ns (72.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.643     2.937    <hidden>
    SLICE_X35Y67         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.419     3.356 f  <hidden>
                         net (fo=3, routed)           0.824     4.180    <hidden>
    SLICE_X35Y69         LUT3 (Prop_lut3_I2_O)        0.299     4.479 f  <hidden>
                         net (fo=32, routed)          1.067     5.546    <hidden>
    SLICE_X33Y71         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.467    12.646    <hidden>
    SLICE_X33Y71         FDPE                                         r  <hidden>
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    12.362    <hidden>
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.580ns (22.577%)  route 1.989ns (77.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.700     2.994    <hidden>
    SLICE_X29Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  <hidden>
                         net (fo=1, routed)           0.656     4.106    <hidden>
    SLICE_X29Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.230 f  <hidden>
                         net (fo=33, routed)          1.333     5.563    <hidden>
    SLICE_X30Y57         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.524    12.703    <hidden>
    SLICE_X30Y57         FDPE                                         r  <hidden>
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y57         FDPE (Recov_fdpe_C_PRE)     -0.361    12.452    <hidden>
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.718ns (28.846%)  route 1.771ns (71.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.642     2.936    <hidden>
    SLICE_X43Y67         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDPE (Prop_fdpe_C_Q)         0.419     3.355 f  <hidden>
                         net (fo=3, routed)           0.834     4.189    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.299     4.488 f  <hidden>
                         net (fo=32, routed)          0.937     5.425    <hidden>
    SLICE_X44Y67         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.470    12.649    <hidden>
    SLICE_X44Y67         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X44Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.319    <hidden>
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  6.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.017%)  route 0.246ns (56.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.124     1.319    <hidden>
    SLICE_X40Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.817     1.183    <hidden>
    SLICE_X40Y66         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.919    
    SLICE_X40Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.017%)  route 0.246ns (56.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.124     1.319    <hidden>
    SLICE_X40Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.817     1.183    <hidden>
    SLICE_X40Y66         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.919    
    SLICE_X40Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.017%)  route 0.246ns (56.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.124     1.319    <hidden>
    SLICE_X40Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.817     1.183    <hidden>
    SLICE_X40Y66         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.919    
    SLICE_X40Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.017%)  route 0.246ns (56.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.124     1.319    <hidden>
    SLICE_X40Y66         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.817     1.183    <hidden>
    SLICE_X40Y66         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.919    
    SLICE_X40Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     0.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.017%)  route 0.246ns (56.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.124     1.319    <hidden>
    SLICE_X40Y66         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.817     1.183    <hidden>
    SLICE_X40Y66         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.919    
    SLICE_X40Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     0.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.017%)  route 0.246ns (56.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.124     1.319    <hidden>
    SLICE_X40Y66         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.817     1.183    <hidden>
    SLICE_X40Y66         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.919    
    SLICE_X40Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     0.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.017%)  route 0.246ns (56.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.124     1.319    <hidden>
    SLICE_X40Y66         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.817     1.183    <hidden>
    SLICE_X40Y66         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.919    
    SLICE_X40Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     0.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.221     1.417    <hidden>
    SLICE_X41Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.818     1.184    <hidden>
    SLICE_X41Y65         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.920    
    SLICE_X41Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.221     1.417    <hidden>
    SLICE_X41Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.818     1.184    <hidden>
    SLICE_X41Y65         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.920    
    SLICE_X41Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.551     0.887    <hidden>
    SLICE_X39Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  <hidden>
                         net (fo=2, routed)           0.123     1.150    <hidden>
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  <hidden>
                         net (fo=32, routed)          0.221     1.417    <hidden>
    SLICE_X41Y65         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.818     1.184    <hidden>
    SLICE_X41Y65         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.920    
    SLICE_X41Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     0.825    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.592    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.819ns  (logic 0.124ns (4.399%)  route 2.695ns (95.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           2.695     2.695    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.819 r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.819    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X21Y45         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.579     2.758    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X21Y45         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.045ns (3.754%)  route 1.154ns (96.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.154     1.154    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.199 r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.199    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X21Y45         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     1.230    mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X21Y45         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.479ns  (logic 0.642ns (11.717%)  route 4.837ns (88.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.750     3.044    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.518     3.562 f  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          4.260     7.822    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124     7.946 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.577     8.523    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X39Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.653     2.832    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X39Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.952ns  (logic 0.518ns (13.107%)  route 3.434ns (86.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.750     3.044    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.434     6.996    mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/src_rst
    SLICE_X46Y96         FDRE                                         r  mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.478     2.657    mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/dest_clk
    SLICE_X46Y96         FDRE                                         r  mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.641ns  (logic 0.642ns (17.631%)  route 2.999ns (82.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.750     3.044    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.262     4.824    mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=122, routed)         1.737     6.685    <hidden>
    SLICE_X43Y67         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.471     2.650    <hidden>
    SLICE_X43Y67         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.641ns  (logic 0.642ns (17.631%)  route 2.999ns (82.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.750     3.044    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.262     4.824    mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=122, routed)         1.737     6.685    <hidden>
    SLICE_X43Y67         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.471     2.650    <hidden>
    SLICE_X43Y67         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.518ns (15.161%)  route 2.899ns (84.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.750     3.044    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.899     6.461    mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/src_rst
    SLICE_X49Y88         FDRE                                         r  mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.474     2.653    mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/dest_clk
    SLICE_X49Y88         FDRE                                         r  mic_dma_i/dma/U0/I_RST_MODULE/REG_HRD_RST/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.247ns  (logic 0.642ns (19.773%)  route 2.605ns (80.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.750     3.044    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.518     3.562 f  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.605     6.167    <hidden>
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.291 r  <hidden>
                         net (fo=1, routed)           0.000     6.291    <hidden>
    SLICE_X51Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.463     2.642    <hidden>
    SLICE_X51Y61         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.730%)  route 2.312ns (78.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.750     3.044    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.262     4.824    mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=122, routed)         1.050     5.998    <hidden>
    SLICE_X35Y67         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.472     2.651    <hidden>
    SLICE_X35Y67         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.730%)  route 2.312ns (78.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.750     3.044    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.262     4.824    mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=122, routed)         1.050     5.998    <hidden>
    SLICE_X35Y67         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.472     2.651    <hidden>
    SLICE_X35Y67         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.331ns  (logic 0.580ns (24.886%)  route 1.751ns (75.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.843     3.137    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.124     4.717    <hidden>
    SLICE_X44Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  <hidden>
                         net (fo=3, routed)           0.626     5.468    <hidden>
    SLICE_X44Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.479     2.658    <hidden>
    SLICE_X44Y98         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.331ns  (logic 0.580ns (24.886%)  route 1.751ns (75.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.843     3.137    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.124     4.717    <hidden>
    SLICE_X44Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  <hidden>
                         net (fo=3, routed)           0.626     5.468    <hidden>
    SLICE_X44Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.479     2.658    <hidden>
    SLICE_X44Y98         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.673%)  route 0.350ns (65.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.638     0.974    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.231     1.346    <hidden>
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.391 f  <hidden>
                         net (fo=3, routed)           0.119     1.510    <hidden>
    SLICE_X41Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.911     1.277    <hidden>
    SLICE_X41Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.673%)  route 0.350ns (65.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.638     0.974    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.231     1.346    <hidden>
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.391 f  <hidden>
                         net (fo=3, routed)           0.119     1.510    <hidden>
    SLICE_X41Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.911     1.277    <hidden>
    SLICE_X41Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.673%)  route 0.350ns (65.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.638     0.974    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.231     1.346    <hidden>
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.391 f  <hidden>
                         net (fo=3, routed)           0.119     1.510    <hidden>
    SLICE_X41Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.911     1.277    <hidden>
    SLICE_X41Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.200%)  route 0.461ns (68.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.592     0.928    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.248     1.340    mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.385 f  mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=44, routed)          0.213     1.597    <hidden>
    SLICE_X28Y51         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.845     1.211    <hidden>
    SLICE_X28Y51         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.200%)  route 0.461ns (68.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.592     0.928    mic_dma_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y47         FDRE                                         r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  mic_dma_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.248     1.340    mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.385 f  mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=44, routed)          0.213     1.597    <hidden>
    SLICE_X28Y51         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.845     1.211    <hidden>
    SLICE_X28Y51         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.185ns (29.049%)  route 0.452ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.638     0.974    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.238     1.353    <hidden>
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.044     1.397 f  <hidden>
                         net (fo=3, routed)           0.214     1.611    <hidden>
    SLICE_X40Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.910     1.276    <hidden>
    SLICE_X40Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.185ns (29.049%)  route 0.452ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.638     0.974    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.238     1.353    <hidden>
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.044     1.397 f  <hidden>
                         net (fo=3, routed)           0.214     1.611    <hidden>
    SLICE_X40Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.910     1.276    <hidden>
    SLICE_X40Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.185ns (29.049%)  route 0.452ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.638     0.974    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.238     1.353    <hidden>
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.044     1.397 f  <hidden>
                         net (fo=3, routed)           0.214     1.611    <hidden>
    SLICE_X40Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.910     1.276    <hidden>
    SLICE_X40Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.595%)  route 0.464ns (71.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.638     0.974    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.344     1.459    <hidden>
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  <hidden>
                         net (fo=3, routed)           0.120     1.624    <hidden>
    SLICE_X40Y99         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.825     1.191    <hidden>
    SLICE_X40Y99         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.595%)  route 0.464ns (71.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.638     0.974    mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y103        FDRE                                         r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.344     1.459    <hidden>
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  <hidden>
                         net (fo=3, routed)           0.120     1.624    <hidden>
    SLICE_X40Y99         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.825     1.191    <hidden>
    SLICE_X40Y99         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 4.048ns (44.436%)  route 5.061ns (55.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.734     3.028    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X86Y36         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/Q
                         net (fo=88, routed)          5.061     8.607    led_cnt_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.137 r  led_cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.137    led_cnt[0]
    R14                                                               r  led_cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.991ns  (logic 4.163ns (46.306%)  route 4.828ns (53.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          4.828     8.278    led_cnt_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.744    12.022 r  led_cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.022    led_cnt[2]
    N16                                                               r  led_cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.013ns (46.144%)  route 4.684ns (53.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.737     3.031    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/Q
                         net (fo=73, routed)          4.684     8.171    led_cnt_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    11.728 r  led_cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.728    led_cnt[1]
    P14                                                               r  led_cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.236ns  (logic 1.399ns (43.231%)  route 1.837ns (56.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.588     0.924    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[1]/Q
                         net (fo=73, routed)          1.837     2.902    led_cnt_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.160 r  led_cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.160    led_cnt[1]
    P14                                                               r  led_cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.377ns  (logic 1.454ns (43.046%)  route 1.924ns (56.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.588     0.924    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X87Y39         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.128     1.052 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[2]/Q
                         net (fo=72, routed)          1.924     2.975    led_cnt_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.326     4.301 r  led_cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.301    led_cnt[2]
    N16                                                               r  led_cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.381ns  (logic 1.395ns (41.249%)  route 1.986ns (58.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.586     0.922    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/clk
    SLICE_X86Y36         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y36         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0/inst/shift_amount_reg[0]/Q
                         net (fo=88, routed)          1.986     3.072    led_cnt_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.303 r  led_cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.303    led_cnt[0]
    R14                                                               r  led_cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mic_dma_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_mic_dma_clk_wiz_0_0'  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            clk_7p68M
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 2.714ns (35.059%)  route 5.028ns (64.941%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 fall edge)
                                                     65.104    65.104 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    65.104 f  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806    66.910    mic_dma_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    63.117 f  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    65.006    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    65.107 f  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           3.139    68.246    clk_7p68M_OBUF
    V6                   OBUF (Prop_obuf_I_O)         2.613    70.859 f  clk_7p68M_OBUF_inst/O
                         net (fo=0)                   0.000    70.859    clk_7p68M
    V6                                                                f  clk_7p68M (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            clk_3p84M
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.118ns  (logic 3.075ns (37.875%)  route 5.043ns (62.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.806     1.806    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.724     1.727    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  mic_dma_i/clk_div_0/inst/divclk_reg/Q
                         net (fo=2, routed)           5.043     7.226    clk_3p84M_OBUF
    W6                   OBUF (Prop_obuf_I_O)         2.619     9.845 r  clk_3p84M_OBUF_inst/O
                         net (fo=0)                   0.000     9.845    clk_3p84M
    W6                                                                r  clk_3p84M (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_mic_dma_clk_wiz_0_0'  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            clk_7p68M
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.156ns (46.955%)  route 1.306ns (53.045%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.777     0.779    clk_7p68M_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.130     1.910 r  clk_7p68M_OBUF_inst/O
                         net (fo=0)                   0.000     1.910    clk_7p68M
    V6                                                                r  clk_7p68M (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_dma_i/clk_div_0/inst/divclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Destination:            clk_3p84M
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.276ns (39.883%)  route 1.924ns (60.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.597     0.597    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.579     0.581    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mic_dma_i/clk_div_0/inst/divclk_reg/Q
                         net (fo=2, routed)           1.924     2.646    clk_3p84M_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.135     3.781 r  clk_3p84M_OBUF_inst/O
                         net (fo=0)                   0.000     3.781    clk_3p84M
    W6                                                                r  clk_3p84M (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.401ns  (logic 1.790ns (21.310%)  route 6.611ns (78.690%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.929    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.053 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.714     6.767    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510     8.401    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552     2.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.401ns  (logic 1.790ns (21.310%)  route 6.611ns (78.690%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.929    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.053 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.714     6.767    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510     8.401    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552     2.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.401ns  (logic 1.790ns (21.310%)  route 6.611ns (78.690%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.929    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.053 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.714     6.767    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510     8.401    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552     2.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.401ns  (logic 1.790ns (21.310%)  route 6.611ns (78.690%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.929    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.053 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.714     6.767    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510     8.401    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552     2.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.401ns  (logic 1.790ns (21.310%)  route 6.611ns (78.690%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.929    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.053 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.714     6.767    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           1.510     8.401    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552     2.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 mic_array[0]
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.653ns (30.459%)  route 3.773ns (69.541%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mic_array[0] (IN)
                         net (fo=0)                   0.000     0.000    mic_array[0]
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  mic_array_IBUF[0]_inst/O
                         net (fo=2, routed)           3.773     5.302    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/beat_pdm
    SLICE_X85Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.426 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[1]_i_1/O
                         net (fo=1, routed)           0.000     5.426    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[1]_i_1_n_0
    SLICE_X85Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552     2.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X85Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/C

Slack:                    inf
  Source:                 mic_array[0]
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 1.653ns (33.534%)  route 3.275ns (66.466%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mic_array[0] (IN)
                         net (fo=0)                   0.000     0.000    mic_array[0]
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  mic_array_IBUF[0]_inst/O
                         net (fo=2, routed)           3.275     4.804    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/beat_pdm
    SLICE_X84Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.928 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[0]_i_1/O
                         net (fo=1, routed)           0.000     4.928    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[0]_i_1_n_0
    SLICE_X84Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.552     2.731    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X84Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_array[0]
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.828ns  (logic 0.341ns (18.647%)  route 1.487ns (81.353%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mic_array[0] (IN)
                         net (fo=0)                   0.000     0.000    mic_array[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  mic_array_IBUF[0]_inst/O
                         net (fo=2, routed)           1.487     1.783    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/beat_pdm
    SLICE_X84Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[0]_i_1_n_0
    SLICE_X84Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X84Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[0]/C

Slack:                    inf
  Source:                 mic_array[0]
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.341ns (17.133%)  route 1.649ns (82.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mic_array[0] (IN)
                         net (fo=0)                   0.000     0.000    mic_array[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  mic_array_IBUF[0]_inst/O
                         net (fo=2, routed)           1.649     1.945    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/beat_pdm
    SLICE_X85Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.990 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[1]_i_1/O
                         net (fo=1, routed)           0.000     1.990    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d[1]_i_1_n_0
    SLICE_X85Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X85Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/data_d_reg[1]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.048ns  (logic 0.399ns (13.105%)  route 2.649ns (86.895%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.832     2.142    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.187 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.245     2.431    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.476 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     3.048    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDSE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.048ns  (logic 0.399ns (13.105%)  route 2.649ns (86.895%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.832     2.142    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.187 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.245     2.431    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.476 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     3.048    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.048ns  (logic 0.399ns (13.105%)  route 2.649ns (86.895%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.832     2.142    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.187 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.245     2.431    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.476 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     3.048    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.048ns  (logic 0.399ns (13.105%)  route 2.649ns (86.895%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.832     2.142    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.187 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.245     2.431    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.476 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     3.048    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.048ns  (logic 0.399ns (13.105%)  route 2.649ns (86.895%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.832     2.142    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/SW
    SLICE_X84Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.187 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_comp/O
                         net (fo=1, routed)           0.245     2.431    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X85Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.476 r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp/O
                         net (fo=5, routed)           0.572     3.048    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mic_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.849     1.215    mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_100MHz
    SLICE_X82Y31         FDRE                                         r  mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mic_dma_clk_wiz_0_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div_0/inst/divclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 0.152ns (3.271%)  route 4.494ns (96.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           4.151     4.151    mic_dma_i/clk_div_0/inst/rstn
    SLICE_X84Y32         LUT4 (Prop_lut4_I0_O)        0.152     4.303 r  mic_dma_i/clk_div_0/inst/divclk_i_1/O
                         net (fo=2, routed)           0.344     4.646    mic_dma_i/clk_div_0/inst/divclk_i_1_n_0
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612     1.612    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.548     1.551    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/C

Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div_0/inst/divclk_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 0.152ns (3.271%)  route 4.494ns (96.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           4.151     4.151    mic_dma_i/clk_div_0/inst/rstn
    SLICE_X84Y32         LUT4 (Prop_lut4_I0_O)        0.152     4.303 r  mic_dma_i/clk_div_0/inst/divclk_i_1/O
                         net (fo=2, routed)           0.344     4.646    mic_dma_i/clk_div_0/inst/divclk_i_1_n_0
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612     1.612    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.548     1.551    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C

Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div_0/inst/cnt_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.275ns  (logic 0.124ns (2.901%)  route 4.151ns (97.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           4.151     4.151    mic_dma_i/clk_div_0/inst/rstn
    SLICE_X84Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.275 r  mic_dma_i/clk_div_0/inst/cnt[-1]_i_1/O
                         net (fo=1, routed)           0.000     4.275    mic_dma_i/clk_div_0/inst/cnt[-1]_i_1_n_0
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612     1.612    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.551     1.554    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C

Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div_0/inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 0.124ns (2.906%)  route 4.143ns (97.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           4.143     4.143    mic_dma_i/clk_div_0/inst/rstn
    SLICE_X84Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.267 r  mic_dma_i/clk_div_0/inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.267    mic_dma_i/clk_div_0/inst/cnt[0]_i_1_n_0
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.612     1.612    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.551     1.554    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div_0/inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.045ns (2.539%)  route 1.727ns (97.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.727     1.727    mic_dma_i/clk_div_0/inst/rstn
    SLICE_X84Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.772 r  mic_dma_i/clk_div_0/inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    mic_dma_i/clk_div_0/inst/cnt[0]_i_1_n_0
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.848     0.850    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div_0/inst/cnt_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.045ns (2.524%)  route 1.738ns (97.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.738     1.738    mic_dma_i/clk_div_0/inst/rstn
    SLICE_X84Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.783 r  mic_dma_i/clk_div_0/inst/cnt[-1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    mic_dma_i/clk_div_0/inst/cnt[-1]_i_1_n_0
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.848     0.850    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y32         FDRE                                         r  mic_dma_i/clk_div_0/inst/cnt_reg[-1]/C

Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div_0/inst/divclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.304%)  route 1.865ns (97.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.738     1.738    mic_dma_i/clk_div_0/inst/rstn
    SLICE_X84Y32         LUT4 (Prop_lut4_I0_O)        0.044     1.782 r  mic_dma_i/clk_div_0/inst/divclk_i_1/O
                         net (fo=2, routed)           0.128     1.909    mic_dma_i/clk_div_0/inst/divclk_i_1_n_0
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.846     0.848    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X85Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg/C

Slack:                    inf
  Source:                 mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mic_dma_i/clk_div_0/inst/divclk_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mic_dma_clk_wiz_0_0  {rise@0.000ns fall@65.104ns period=130.208ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.304%)  route 1.865ns (97.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.539ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  mic_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.738     1.738    mic_dma_i/clk_div_0/inst/rstn
    SLICE_X84Y32         LUT4 (Prop_lut4_I0_O)        0.044     1.782 r  mic_dma_i/clk_div_0/inst/divclk_i_1/O
                         net (fo=2, routed)           0.128     1.909    mic_dma_i/clk_div_0/inst/divclk_i_1_n_0
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mic_dma_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mic_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.864     0.864    mic_dma_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mic_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mic_dma_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.846     0.848    mic_dma_i/clk_div_0/inst/sysclk
    SLICE_X84Y30         FDRE                                         r  mic_dma_i/clk_div_0/inst/divclk_reg_replica/C





