--
--	Conversion of Stream mode.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Feb 14 17:49:02 2024
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_373 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_377 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_366 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_376 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_5 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_370 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_14 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_15 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL tmpOE__ACC_1_INT_net_0 : bit;
SIGNAL Net_414 : bit;
SIGNAL tmpIO_0__ACC_1_INT_net_0 : bit;
TERMINAL tmpSIOVREF__ACC_1_INT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ACC_1_INT_net_0 : bit;
SIGNAL tmpOE__ACC_2_INT_net_0 : bit;
SIGNAL Net_413 : bit;
SIGNAL tmpIO_0__ACC_2_INT_net_0 : bit;
TERMINAL tmpSIOVREF__ACC_2_INT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ACC_2_INT_net_0 : bit;
SIGNAL \I2C_Master:sda_x_wire\ : bit;
SIGNAL \I2C_Master:Net_643_1\ : bit;
SIGNAL \I2C_Master:Net_697\ : bit;
SIGNAL \I2C_Master:bus_clk\ : bit;
SIGNAL \I2C_Master:Net_1109_0\ : bit;
SIGNAL \I2C_Master:Net_1109_1\ : bit;
SIGNAL \I2C_Master:Net_643_0\ : bit;
SIGNAL \I2C_Master:Net_643_2\ : bit;
SIGNAL \I2C_Master:scl_x_wire\ : bit;
SIGNAL \I2C_Master:Net_969\ : bit;
SIGNAL \I2C_Master:Net_968\ : bit;
SIGNAL \I2C_Master:udb_clk\ : bit;
SIGNAL Net_57 : bit;
SIGNAL \I2C_Master:Net_973\ : bit;
SIGNAL Net_59 : bit;
SIGNAL \I2C_Master:Net_974\ : bit;
SIGNAL \I2C_Master:scl_yfb\ : bit;
SIGNAL \I2C_Master:sda_yfb\ : bit;
SIGNAL \I2C_Master:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_Master:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_Master:timeout_clk\ : bit;
SIGNAL Net_60 : bit;
SIGNAL \I2C_Master:Net_975\ : bit;
SIGNAL Net_63 : bit;
SIGNAL Net_65 : bit;
TERMINAL \ADC_DelSig:Net_244\ : bit;
TERMINAL \ADC_DelSig:Net_690\ : bit;
TERMINAL \ADC_DelSig:Net_35\ : bit;
TERMINAL \ADC_DelSig:Net_34\ : bit;
TERMINAL \ADC_DelSig:Net_677\ : bit;
TERMINAL \ADC_DelSig:Net_20\ : bit;
SIGNAL \ADC_DelSig:Net_488\ : bit;
TERMINAL Net_199 : bit;
TERMINAL \ADC_DelSig:Net_520\ : bit;
SIGNAL \ADC_DelSig:Net_481\ : bit;
SIGNAL \ADC_DelSig:Net_482\ : bit;
SIGNAL \ADC_DelSig:mod_reset\ : bit;
SIGNAL \ADC_DelSig:Net_93\ : bit;
TERMINAL \ADC_DelSig:Net_573\ : bit;
TERMINAL \ADC_DelSig:Net_41\ : bit;
TERMINAL \ADC_DelSig:Net_109\ : bit;
SIGNAL \ADC_DelSig:aclock\ : bit;
SIGNAL \ADC_DelSig:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig:Net_245_7\ : bit;
SIGNAL \ADC_DelSig:Net_245_6\ : bit;
SIGNAL \ADC_DelSig:Net_245_5\ : bit;
SIGNAL \ADC_DelSig:Net_245_4\ : bit;
SIGNAL \ADC_DelSig:Net_245_3\ : bit;
SIGNAL \ADC_DelSig:Net_245_2\ : bit;
SIGNAL \ADC_DelSig:Net_245_1\ : bit;
SIGNAL \ADC_DelSig:Net_245_0\ : bit;
TERMINAL \ADC_DelSig:Net_352\ : bit;
TERMINAL \ADC_DelSig:Net_257\ : bit;
TERMINAL \ADC_DelSig:Net_249\ : bit;
SIGNAL Net_70 : bit;
SIGNAL \ADC_DelSig:Net_250\ : bit;
SIGNAL \ADC_DelSig:Net_252\ : bit;
SIGNAL \ADC_DelSig:soc\ : bit;
SIGNAL \ADC_DelSig:Net_268\ : bit;
SIGNAL \ADC_DelSig:Net_270\ : bit;
SIGNAL tmpOE__LED_R_net_0 : bit;
SIGNAL Net_354 : bit;
SIGNAL tmpFB_0__LED_R_net_0 : bit;
SIGNAL tmpIO_0__LED_R_net_0 : bit;
TERMINAL tmpSIOVREF__LED_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_R_net_0 : bit;
SIGNAL tmpOE__LED_B_net_0 : bit;
SIGNAL tmpFB_0__LED_B_net_0 : bit;
SIGNAL tmpIO_0__LED_B_net_0 : bit;
TERMINAL tmpSIOVREF__LED_B_net_0 : bit;
TERMINAL Net_67 : bit;
SIGNAL tmpINTERRUPT_0__LED_B_net_0 : bit;
SIGNAL tmpOE__LED_G_net_0 : bit;
SIGNAL tmpFB_0__LED_G_net_0 : bit;
SIGNAL tmpIO_0__LED_G_net_0 : bit;
TERMINAL tmpSIOVREF__LED_G_net_0 : bit;
TERMINAL Net_68 : bit;
SIGNAL tmpINTERRUPT_0__LED_G_net_0 : bit;
SIGNAL tmpOE__Pin_BAT_net_0 : bit;
SIGNAL tmpFB_0__Pin_BAT_net_0 : bit;
SIGNAL tmpIO_0__Pin_BAT_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_BAT_net_0 : bit;
TERMINAL Net_75 : bit;
SIGNAL tmpINTERRUPT_0__Pin_BAT_net_0 : bit;
SIGNAL \Timer_1H:Net_260\ : bit;
SIGNAL Net_80 : bit;
SIGNAL \Timer_1H:Net_55\ : bit;
SIGNAL Net_265 : bit;
SIGNAL \Timer_1H:Net_53\ : bit;
SIGNAL Net_78 : bit;
SIGNAL \Timer_1H:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_1H:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_1H:TimerUDB:control_7\ : bit;
SIGNAL \Timer_1H:TimerUDB:control_6\ : bit;
SIGNAL \Timer_1H:TimerUDB:control_5\ : bit;
SIGNAL \Timer_1H:TimerUDB:control_4\ : bit;
SIGNAL \Timer_1H:TimerUDB:control_3\ : bit;
SIGNAL \Timer_1H:TimerUDB:control_2\ : bit;
SIGNAL \Timer_1H:TimerUDB:control_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:control_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_1H:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_1H:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_1H:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_1H:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_1H:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_1H:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_1H:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_1H:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_1H:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_1H:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_1H:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_1H:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_1H:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_1H:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_77 : bit;
SIGNAL \Timer_1H:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_1H:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_1H:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_1H:TimerUDB:status_6\ : bit;
SIGNAL \Timer_1H:TimerUDB:status_5\ : bit;
SIGNAL \Timer_1H:TimerUDB:status_4\ : bit;
SIGNAL \Timer_1H:TimerUDB:status_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:status_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:status_2\ : bit;
SIGNAL \Timer_1H:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_1H:TimerUDB:status_3\ : bit;
SIGNAL \Timer_1H:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_478 : bit;
SIGNAL \Timer_1H:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_1H:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_1H:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:nc0\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:nc3\ : bit;
SIGNAL \Timer_1H:TimerUDB:nc4\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1H:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1H:Net_102\ : bit;
SIGNAL \Timer_1H:Net_266\ : bit;
SIGNAL Net_91 : bit;
SIGNAL Net_85 : bit;
SIGNAL \Timer_3:Net_260\ : bit;
SIGNAL Net_385 : bit;
SIGNAL \Timer_3:Net_55\ : bit;
SIGNAL \Timer_3:Net_53\ : bit;
SIGNAL \Timer_3:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_3:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_3:TimerUDB:control_7\ : bit;
SIGNAL \Timer_3:TimerUDB:control_6\ : bit;
SIGNAL \Timer_3:TimerUDB:control_5\ : bit;
SIGNAL \Timer_3:TimerUDB:control_4\ : bit;
SIGNAL \Timer_3:TimerUDB:control_3\ : bit;
SIGNAL \Timer_3:TimerUDB:control_2\ : bit;
SIGNAL \Timer_3:TimerUDB:control_1\ : bit;
SIGNAL \Timer_3:TimerUDB:control_0\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_3:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_3:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_3:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_3:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_3:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_3:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_3:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_3:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_3:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_3:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_3:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_3:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_3:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_383 : bit;
SIGNAL \Timer_3:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_3:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_3:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_3:TimerUDB:status_6\ : bit;
SIGNAL \Timer_3:TimerUDB:status_5\ : bit;
SIGNAL \Timer_3:TimerUDB:status_4\ : bit;
SIGNAL \Timer_3:TimerUDB:status_0\ : bit;
SIGNAL \Timer_3:TimerUDB:status_1\ : bit;
SIGNAL \Timer_3:TimerUDB:status_2\ : bit;
SIGNAL \Timer_3:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_3:TimerUDB:status_3\ : bit;
SIGNAL \Timer_3:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_226 : bit;
SIGNAL \Timer_3:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_3:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_3:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_3:Net_102\ : bit;
SIGNAL \Timer_3:Net_266\ : bit;
SIGNAL tmpOE__BUZ_net_0 : bit;
SIGNAL Net_534 : bit;
SIGNAL tmpFB_0__BUZ_net_0 : bit;
SIGNAL tmpIO_0__BUZ_net_0 : bit;
TERMINAL tmpSIOVREF__BUZ_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUZ_net_0 : bit;
SIGNAL \PWM_BUZ:PWMUDB:km_run\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_117 : bit;
SIGNAL \PWM_BUZ:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:control_7\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:control_6\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:control_5\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:control_4\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:control_3\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:control_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:control_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:control_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:reset\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:status_6\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:status_5\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:status_4\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:status_3\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:status_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:status_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:status_0\ : bit;
SIGNAL \PWM_BUZ:Net_55\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BUZ:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_BUZ:PWMUDB:compare1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:compare2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_BUZ:Net_101\ : bit;
SIGNAL \PWM_BUZ:Net_96\ : bit;
SIGNAL Net_1409 : bit;
SIGNAL Net_1410 : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1405 : bit;
SIGNAL Net_1412 : bit;
SIGNAL \PWM_BUZ:Net_113\ : bit;
SIGNAL \PWM_BUZ:Net_107\ : bit;
SIGNAL \PWM_BUZ:Net_114\ : bit;
SIGNAL Net_451 : bit;
SIGNAL Net_341 : bit;
SIGNAL Net_203 : bit;
SIGNAL \Timer_30:Net_260\ : bit;
SIGNAL Net_247 : bit;
SIGNAL \Timer_30:Net_55\ : bit;
SIGNAL \Timer_30:Net_53\ : bit;
SIGNAL \Timer_30:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_30:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_30:TimerUDB:control_7\ : bit;
SIGNAL \Timer_30:TimerUDB:control_6\ : bit;
SIGNAL \Timer_30:TimerUDB:control_5\ : bit;
SIGNAL \Timer_30:TimerUDB:control_4\ : bit;
SIGNAL \Timer_30:TimerUDB:control_3\ : bit;
SIGNAL \Timer_30:TimerUDB:control_2\ : bit;
SIGNAL \Timer_30:TimerUDB:control_1\ : bit;
SIGNAL \Timer_30:TimerUDB:control_0\ : bit;
SIGNAL \Timer_30:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_30:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_30:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_30:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_30:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_30:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_30:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_30:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_30:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_30:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_30:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_30:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_30:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_30:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_30:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_30:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_30:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_30:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_30:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_30:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_30:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_245 : bit;
SIGNAL \Timer_30:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_30:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_30:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_30:TimerUDB:status_6\ : bit;
SIGNAL \Timer_30:TimerUDB:status_5\ : bit;
SIGNAL \Timer_30:TimerUDB:status_4\ : bit;
SIGNAL \Timer_30:TimerUDB:status_0\ : bit;
SIGNAL \Timer_30:TimerUDB:status_1\ : bit;
SIGNAL \Timer_30:TimerUDB:status_2\ : bit;
SIGNAL \Timer_30:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_30:TimerUDB:status_3\ : bit;
SIGNAL \Timer_30:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_30:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_30:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_30:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_30:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_30:Net_102\ : bit;
SIGNAL \Timer_30:Net_266\ : bit;
SIGNAL \PWM_LED:PWMUDB:km_run\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_324 : bit;
SIGNAL \PWM_LED:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_LED:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_LED:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_LED:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_LED:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_LED:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_LED:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_LED:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_LED:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_LED:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_LED:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_LED:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_LED:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_LED:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_LED:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_LED:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_LED:PWMUDB:reset\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_0\ : bit;
SIGNAL \PWM_LED:Net_55\ : bit;
SIGNAL \PWM_LED:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_LED:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:compare1\ : bit;
SIGNAL \PWM_LED:PWMUDB:compare2\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_LED:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_LED:Net_101\ : bit;
SIGNAL \PWM_LED:Net_96\ : bit;
SIGNAL Net_347 : bit;
SIGNAL Net_348 : bit;
SIGNAL \PWM_LED:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_342 : bit;
SIGNAL Net_350 : bit;
SIGNAL \PWM_LED:Net_113\ : bit;
SIGNAL \PWM_LED:Net_107\ : bit;
SIGNAL \PWM_LED:Net_114\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_376D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Timer_1H:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_1H:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_1H:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_1H:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_BUZ:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Timer_30:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_30:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_30:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_30:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_373 <= (not \UART_1:BUART:txn\);

zero <=  ('0') ;

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_376D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_5 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_5 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_5)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_5 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_5 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_5 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_5 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_5 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_5));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\Timer_1H:TimerUDB:status_tc\ <= ((\Timer_1H:TimerUDB:control_7\ and \Timer_1H:TimerUDB:per_zero\));

\Timer_3:TimerUDB:status_tc\ <= ((\Timer_3:TimerUDB:control_7\ and \Timer_3:TimerUDB:per_zero\));

\PWM_BUZ:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_BUZ:PWMUDB:tc_i\);

\PWM_BUZ:PWMUDB:dith_count_1\\D\ <= ((not \PWM_BUZ:PWMUDB:dith_count_1\ and \PWM_BUZ:PWMUDB:tc_i\ and \PWM_BUZ:PWMUDB:dith_count_0\)
	OR (not \PWM_BUZ:PWMUDB:dith_count_0\ and \PWM_BUZ:PWMUDB:dith_count_1\)
	OR (not \PWM_BUZ:PWMUDB:tc_i\ and \PWM_BUZ:PWMUDB:dith_count_1\));

\PWM_BUZ:PWMUDB:dith_count_0\\D\ <= ((not \PWM_BUZ:PWMUDB:dith_count_0\ and \PWM_BUZ:PWMUDB:tc_i\)
	OR (not \PWM_BUZ:PWMUDB:tc_i\ and \PWM_BUZ:PWMUDB:dith_count_0\));

\PWM_BUZ:PWMUDB:cmp1_status\ <= ((not \PWM_BUZ:PWMUDB:prevCompare1\ and \PWM_BUZ:PWMUDB:cmp1_less\));

\PWM_BUZ:PWMUDB:status_2\ <= ((\PWM_BUZ:PWMUDB:runmode_enable\ and \PWM_BUZ:PWMUDB:tc_i\));

\PWM_BUZ:PWMUDB:pwm_i\ <= ((\PWM_BUZ:PWMUDB:runmode_enable\ and \PWM_BUZ:PWMUDB:cmp1_less\));

\Timer_30:TimerUDB:status_tc\ <= ((\Timer_30:TimerUDB:control_7\ and \Timer_30:TimerUDB:per_zero\));

\PWM_LED:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_LED:PWMUDB:tc_i\);

\PWM_LED:PWMUDB:dith_count_1\\D\ <= ((not \PWM_LED:PWMUDB:dith_count_1\ and \PWM_LED:PWMUDB:tc_i\ and \PWM_LED:PWMUDB:dith_count_0\)
	OR (not \PWM_LED:PWMUDB:dith_count_0\ and \PWM_LED:PWMUDB:dith_count_1\)
	OR (not \PWM_LED:PWMUDB:tc_i\ and \PWM_LED:PWMUDB:dith_count_1\));

\PWM_LED:PWMUDB:dith_count_0\\D\ <= ((not \PWM_LED:PWMUDB:dith_count_0\ and \PWM_LED:PWMUDB:tc_i\)
	OR (not \PWM_LED:PWMUDB:tc_i\ and \PWM_LED:PWMUDB:dith_count_0\));

\PWM_LED:PWMUDB:cmp1_status\ <= ((not \PWM_LED:PWMUDB:prevCompare1\ and \PWM_LED:PWMUDB:cmp1_less\));

\PWM_LED:PWMUDB:status_2\ <= ((\PWM_LED:PWMUDB:runmode_enable\ and \PWM_LED:PWMUDB:tc_i\));

\PWM_LED:PWMUDB:pwm_i\ <= ((\PWM_LED:PWMUDB:runmode_enable\ and \PWM_LED:PWMUDB:cmp1_less\));

\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_366);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_373,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_14,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_15,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
ACC_1_INT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_414,
		analog=>(open),
		io=>(tmpIO_0__ACC_1_INT_net_0),
		siovref=>(tmpSIOVREF__ACC_1_INT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ACC_1_INT_net_0);
ACC_2_INT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"85ea7fa2-3841-4da1-8c6a-0e97eb222a39",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_413,
		analog=>(open),
		io=>(tmpIO_0__ACC_2_INT_net_0),
		siovref=>(tmpSIOVREF__ACC_2_INT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ACC_2_INT_net_0);
isr_acc_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_414);
isr_acc_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_413);
isr_stream_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_366);
\I2C_Master:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_Master:Net_697\);
\I2C_Master:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_Master:bus_clk\,
		scl_in=>\I2C_Master:Net_1109_0\,
		sda_in=>\I2C_Master:Net_1109_1\,
		scl_out=>\I2C_Master:Net_643_0\,
		sda_out=>\I2C_Master:sda_x_wire\,
		interrupt=>\I2C_Master:Net_697\);
\I2C_Master:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_Master:bus_clk\,
		dig_domain_out=>open);
\I2C_Master:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_Master:Net_643_0\,
		oe=>one,
		y=>Net_15,
		yfb=>\I2C_Master:Net_1109_0\);
\I2C_Master:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_Master:sda_x_wire\,
		oe=>one,
		y=>Net_14,
		yfb=>\I2C_Master:Net_1109_1\);
\ADC_DelSig:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig:Net_244\);
\ADC_DelSig:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_690\,
		signal2=>\ADC_DelSig:Net_35\);
\ADC_DelSig:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_34\);
\ADC_DelSig:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_677\,
		signal2=>\ADC_DelSig:Net_34\);
\ADC_DelSig:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DelSig:Net_690\, \ADC_DelSig:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC_DelSig:Net_20\);
\ADC_DelSig:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC_DelSig:Net_488\,
		vplus=>Net_199,
		vminus=>\ADC_DelSig:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig:Net_93\,
		ext_pin_1=>\ADC_DelSig:Net_573\,
		ext_pin_2=>\ADC_DelSig:Net_41\,
		ext_vssa=>\ADC_DelSig:Net_109\,
		qtz_ref=>\ADC_DelSig:Net_677\,
		dec_clock=>\ADC_DelSig:aclock\,
		mod_dat=>(\ADC_DelSig:mod_dat_3\, \ADC_DelSig:mod_dat_2\, \ADC_DelSig:mod_dat_1\, \ADC_DelSig:mod_dat_0\),
		dout_udb=>(\ADC_DelSig:Net_245_7\, \ADC_DelSig:Net_245_6\, \ADC_DelSig:Net_245_5\, \ADC_DelSig:Net_245_4\,
			\ADC_DelSig:Net_245_3\, \ADC_DelSig:Net_245_2\, \ADC_DelSig:Net_245_1\, \ADC_DelSig:Net_245_0\));
\ADC_DelSig:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_352\);
\ADC_DelSig:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_109\,
		signal2=>\ADC_DelSig:Net_352\);
\ADC_DelSig:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d3b2361f-d934-455d-9be9-fa0d4f6c8d7e/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig:Net_93\,
		dig_domain_out=>open);
\ADC_DelSig:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_257\);
\ADC_DelSig:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_249\);
\ADC_DelSig:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_41\,
		signal2=>\ADC_DelSig:Net_257\);
\ADC_DelSig:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_573\,
		signal2=>\ADC_DelSig:Net_249\);
\ADC_DelSig:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_520\,
		signal2=>\ADC_DelSig:Net_20\);
\ADC_DelSig:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_70);
\ADC_DelSig:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d3b2361f-d934-455d-9be9-fa0d4f6c8d7e/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1562500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig:Net_488\,
		dig_domain_out=>open);
\ADC_DelSig:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig:aclock\,
		mod_dat=>(\ADC_DelSig:mod_dat_3\, \ADC_DelSig:mod_dat_2\, \ADC_DelSig:mod_dat_1\, \ADC_DelSig:mod_dat_0\),
		ext_start=>one,
		mod_reset=>\ADC_DelSig:mod_reset\,
		interrupt=>Net_70);
LED_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_354,
		fb=>(tmpFB_0__LED_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_R_net_0),
		siovref=>(tmpSIOVREF__LED_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_R_net_0);
LED_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f01ac283-c0fc-4ddc-ac58-ac5dc0d93e8c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_B_net_0),
		siovref=>(tmpSIOVREF__LED_B_net_0),
		annotation=>Net_67,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_B_net_0);
LED_G:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ddf64ecb-d8f1-4282-8891-0f604dccbe05",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_G_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_G_net_0),
		siovref=>(tmpSIOVREF__LED_G_net_0),
		annotation=>Net_68,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_G_net_0);
Pin_BAT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_BAT_net_0),
		analog=>Net_199,
		io=>(tmpIO_0__Pin_BAT_net_0),
		siovref=>(tmpSIOVREF__Pin_BAT_net_0),
		annotation=>Net_75,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_BAT_net_0);
\Timer_1H:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_78,
		enable=>one,
		clock_out=>\Timer_1H:TimerUDB:ClockOutFromEnBlock\);
\Timer_1H:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_78,
		enable=>one,
		clock_out=>\Timer_1H:TimerUDB:Clk_Ctl_i\);
\Timer_1H:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_1H:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_1H:TimerUDB:control_7\, \Timer_1H:TimerUDB:control_6\, \Timer_1H:TimerUDB:control_5\, \Timer_1H:TimerUDB:control_4\,
			\Timer_1H:TimerUDB:control_3\, \Timer_1H:TimerUDB:control_2\, \Timer_1H:TimerUDB:control_1\, \Timer_1H:TimerUDB:control_0\));
\Timer_1H:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_1H:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_1H:TimerUDB:status_3\,
			\Timer_1H:TimerUDB:status_2\, zero, \Timer_1H:TimerUDB:status_tc\),
		interrupt=>\Timer_1H:Net_55\);
\Timer_1H:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_1H:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_1H:TimerUDB:control_7\, \Timer_1H:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1H:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1H:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_1H:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_1H:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_1H:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_1H:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_1H:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_1H:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_1H:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_1H:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_1H:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_1H:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_1H:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_1H:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_1H:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_1H:TimerUDB:sT16:timerdp:cap_1\, \Timer_1H:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_1H:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_1H:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_1H:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_1H:TimerUDB:control_7\, \Timer_1H:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1H:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1H:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_1H:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_1H:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_1H:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_1H:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_1H:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_1H:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_1H:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_1H:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_1H:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_1H:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_1H:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_1H:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_1H:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_1H:TimerUDB:sT16:timerdp:cap_1\, \Timer_1H:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_1H:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_Counter_1H:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1df41219-fabb-40e6-af78-9b5345eb451d",
		source_clock_id=>"",
		divisor=>0,
		period=>"1E+15",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_78,
		dig_domain_out=>open);
isr_Counter_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_91);
Clock_Counter_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"35f3ea49-2b50-46bf-bad9-700e33a781f3",
		source_clock_id=>"",
		divisor=>0,
		period=>"1E+15",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_85,
		dig_domain_out=>open);
isr_Counter_1H:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_265);
\Timer_3:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_85,
		enable=>one,
		clock_out=>\Timer_3:TimerUDB:ClockOutFromEnBlock\);
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_85,
		enable=>one,
		clock_out=>\Timer_3:TimerUDB:Clk_Ctl_i\);
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_3:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_3:TimerUDB:control_7\, \Timer_3:TimerUDB:control_6\, \Timer_3:TimerUDB:control_5\, \Timer_3:TimerUDB:control_4\,
			\Timer_3:TimerUDB:control_3\, \Timer_3:TimerUDB:control_2\, \Timer_3:TimerUDB:control_1\, \Timer_3:TimerUDB:control_0\));
\Timer_3:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_3:TimerUDB:status_3\,
			\Timer_3:TimerUDB:status_2\, zero, \Timer_3:TimerUDB:status_tc\),
		interrupt=>\Timer_3:Net_55\);
\Timer_3:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_3:TimerUDB:control_7\, \Timer_3:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_3:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_3:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_3:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
BUZ:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6c746bec-d28c-430f-9803-55d5dde8af3c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_534,
		fb=>(tmpFB_0__BUZ_net_0),
		analog=>(open),
		io=>(tmpIO_0__BUZ_net_0),
		siovref=>(tmpSIOVREF__BUZ_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUZ_net_0);
\PWM_BUZ:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_117,
		enable=>one,
		clock_out=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\);
\PWM_BUZ:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_BUZ:PWMUDB:control_7\, \PWM_BUZ:PWMUDB:control_6\, \PWM_BUZ:PWMUDB:control_5\, \PWM_BUZ:PWMUDB:control_4\,
			\PWM_BUZ:PWMUDB:control_3\, \PWM_BUZ:PWMUDB:control_2\, \PWM_BUZ:PWMUDB:control_1\, \PWM_BUZ:PWMUDB:control_0\));
\PWM_BUZ:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_BUZ:PWMUDB:status_5\, zero, \PWM_BUZ:PWMUDB:status_3\,
			\PWM_BUZ:PWMUDB:status_2\, \PWM_BUZ:PWMUDB:status_1\, \PWM_BUZ:PWMUDB:status_0\),
		interrupt=>\PWM_BUZ:Net_55\);
\PWM_BUZ:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_BUZ:PWMUDB:tc_i\, \PWM_BUZ:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_BUZ:PWMUDB:cmp1_eq\,
		cl0=>\PWM_BUZ:PWMUDB:cmp1_less\,
		z0=>\PWM_BUZ:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_BUZ:PWMUDB:cmp2_eq\,
		cl1=>\PWM_BUZ:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_BUZ:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_BUZ:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BUZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_PWM:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4e5e3dad-c9dd-42d9-8dd2-b45d9d52d01a",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_117,
		dig_domain_out=>open);
Clock_Counter_30:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c2308e75-c6b7-4be1-9254-4676a7773727",
		source_clock_id=>"",
		divisor=>0,
		period=>"1E+15",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_451,
		dig_domain_out=>open);
isr_Counter_30:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_341);
\Timer_30:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_451,
		enable=>one,
		clock_out=>\Timer_30:TimerUDB:ClockOutFromEnBlock\);
\Timer_30:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_451,
		enable=>one,
		clock_out=>\Timer_30:TimerUDB:Clk_Ctl_i\);
\Timer_30:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_30:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_30:TimerUDB:control_7\, \Timer_30:TimerUDB:control_6\, \Timer_30:TimerUDB:control_5\, \Timer_30:TimerUDB:control_4\,
			\Timer_30:TimerUDB:control_3\, \Timer_30:TimerUDB:control_2\, \Timer_30:TimerUDB:control_1\, \Timer_30:TimerUDB:control_0\));
\Timer_30:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_30:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_30:TimerUDB:status_3\,
			\Timer_30:TimerUDB:status_2\, zero, \Timer_30:TimerUDB:status_tc\),
		interrupt=>\Timer_30:Net_55\);
\Timer_30:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_30:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_30:TimerUDB:control_7\, \Timer_30:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_30:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_30:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_30:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_LED:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_324,
		enable=>one,
		clock_out=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\);
\PWM_LED:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_LED:PWMUDB:control_7\, \PWM_LED:PWMUDB:control_6\, \PWM_LED:PWMUDB:control_5\, \PWM_LED:PWMUDB:control_4\,
			\PWM_LED:PWMUDB:control_3\, \PWM_LED:PWMUDB:control_2\, \PWM_LED:PWMUDB:control_1\, \PWM_LED:PWMUDB:control_0\));
\PWM_LED:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_LED:PWMUDB:status_5\, zero, \PWM_LED:PWMUDB:status_3\,
			\PWM_LED:PWMUDB:status_2\, \PWM_LED:PWMUDB:status_1\, \PWM_LED:PWMUDB:status_0\),
		interrupt=>\PWM_LED:Net_55\);
\PWM_LED:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_LED:PWMUDB:tc_i\, \PWM_LED:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_LED:PWMUDB:cmp1_eq\,
		cl0=>\PWM_LED:PWMUDB:cmp1_less\,
		z0=>\PWM_LED:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_LED:PWMUDB:cmp2_eq\,
		cl1=>\PWM_LED:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_LED:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_LED:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_LED:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_PWM_LED:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"81a7e53c-bfd5-40c4-82ec-882a93d2139c",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_324,
		dig_domain_out=>open);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_376:cy_dff
	PORT MAP(d=>Net_376D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_376);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\Timer_1H:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_1H:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1H:TimerUDB:capture_last\);
\Timer_1H:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_1H:TimerUDB:status_tc\,
		clk=>\Timer_1H:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_265);
\Timer_1H:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_1H:TimerUDB:control_7\,
		clk=>\Timer_1H:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1H:TimerUDB:hwEnable_reg\);
\Timer_1H:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_1H:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1H:TimerUDB:capture_out_reg_i\);
\Timer_3:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:capture_last\);
\Timer_3:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:status_tc\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_91);
\Timer_3:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:control_7\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:hwEnable_reg\);
\Timer_3:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:capture_out_reg_i\);
\PWM_BUZ:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:min_kill_reg\);
\PWM_BUZ:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:prevCapture\);
\PWM_BUZ:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:trig_last\);
\PWM_BUZ:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_BUZ:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:runmode_enable\);
\PWM_BUZ:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_BUZ:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:sc_kill_tmp\);
\PWM_BUZ:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:ltch_kill_reg\);
\PWM_BUZ:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_BUZ:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:dith_count_1\);
\PWM_BUZ:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_BUZ:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:dith_count_0\);
\PWM_BUZ:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_BUZ:PWMUDB:cmp1_less\,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:prevCompare1\);
\PWM_BUZ:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_BUZ:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:status_0\);
\PWM_BUZ:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:status_1\);
\PWM_BUZ:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:status_5\);
\PWM_BUZ:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_BUZ:PWMUDB:pwm_i\,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_534);
\PWM_BUZ:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:pwm1_i_reg\);
\PWM_BUZ:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:pwm2_i_reg\);
\PWM_BUZ:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_BUZ:PWMUDB:status_2\,
		clk=>\PWM_BUZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUZ:PWMUDB:tc_i_reg\);
\Timer_30:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_30:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_30:TimerUDB:capture_last\);
\Timer_30:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_30:TimerUDB:status_tc\,
		clk=>\Timer_30:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_341);
\Timer_30:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_30:TimerUDB:control_7\,
		clk=>\Timer_30:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_30:TimerUDB:hwEnable_reg\);
\Timer_30:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_30:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_30:TimerUDB:capture_out_reg_i\);
\PWM_LED:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:min_kill_reg\);
\PWM_LED:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:prevCapture\);
\PWM_LED:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:trig_last\);
\PWM_LED:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_LED:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:runmode_enable\);
\PWM_LED:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_LED:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:sc_kill_tmp\);
\PWM_LED:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:ltch_kill_reg\);
\PWM_LED:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_LED:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:dith_count_1\);
\PWM_LED:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_LED:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:dith_count_0\);
\PWM_LED:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_LED:PWMUDB:cmp1_less\,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:prevCompare1\);
\PWM_LED:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_LED:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:status_0\);
\PWM_LED:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:status_1\);
\PWM_LED:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:status_5\);
\PWM_LED:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_LED:PWMUDB:pwm_i\,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_354);
\PWM_LED:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:pwm1_i_reg\);
\PWM_LED:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:pwm2_i_reg\);
\PWM_LED:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_LED:PWMUDB:status_2\,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:tc_i_reg\);

END R_T_L;
