{"design__instance__count": 125, "design__instance__area": 3843.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.0028403305914252996, "power__switching__total": 0.0005386771517805755, "power__leakage__total": 4.57616593507737e-08, "power__total": 0.003379053669050336, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.25153393968535614, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2516410762102625, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6204789080378929, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.480291375820608, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.620479, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 4.480291, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2524859004447442, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.2525933700365674, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3528254455130835, "timing__setup__ws__corner:nom_ss_125C_4v50": -0.3186722087521326, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -0.3186722087521326, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -0.3186722087521326, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.352825, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -0.318672, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 1, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.25111927137393103, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25122635238768454, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2949793826027381, "timing__setup__ws__corner:nom_ff_n40C_5v50": 6.269173357888507, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.294979, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 6.521877, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2509179046671446, "clock__skew__worst_setup": 0.2510095535804194, "timing__hold__ws": 0.29101993860688546, "timing__setup__ws": -0.40544013738344187, "timing__hold__tns": 0, "timing__setup__tns": -0.40544013738344187, "timing__hold__wns": 0, "timing__setup__wns": -0.40544013738344187, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.29102, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 3, "timing__setup_r2r__ws": -0.40544, "timing__setup_r2r_vio__count": 3, "design__die__bbox": "0.0 0.0 97.255 115.175", "design__core__bbox": "6.72 15.68 90.16 98.0", "design__io": 8, "design__die__area": 11201.3, "design__core__area": 6868.78, "design__instance__count__stdcell": 213, "design__instance__area__stdcell": 4230.15, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.615852, "design__instance__utilization__stdcell": 0.615852, "design__rows": 21, "design__rows:GF018hv5v_mcu_sc7": 21, "design__sites": 3129, "design__sites:GF018hv5v_mcu_sc7": 3129, "design__instance__count__class:buffer": 16, "design__instance__area__class:buffer": 215.13, "design__instance__count__class:inverter": 8, "design__instance__area__class:inverter": 74.6368, "design__instance__count__class:sequential_cell": 25, "design__instance__area__class:sequential_cell": 1595.91, "design__instance__count__class:multi_input_combinational_cell": 64, "design__instance__area__class:multi_input_combinational_cell": 1372, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 6, "design__io__hpwl": 509161, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 2635.1, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 8, "design__instance__area__class:timing_repair_buffer": 239.277, "design__instance__count__class:clock_buffer": 4, "design__instance__area__class:clock_buffer": 346.842, "design__instance__count__setup_buffer": 3, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 125, "route__net__special": 2, "route__drc_errors__iter:0": 19, "route__wirelength__iter:0": 2603, "route__drc_errors__iter:1": 0, "route__wirelength__iter:1": 2576, "route__drc_errors": 0, "route__wirelength": 2576, "route__vias": 641, "route__vias__singlecut": 641, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 176.14, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.25124833480419384, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2513399837174687, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6144185334419724, "timing__setup__ws__corner:min_tt_025C_5v00": 4.521664504137191, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.614419, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 4.521665, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2520141666682395, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2521062041595839, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3431385273046592, "timing__setup__ws__corner:min_ss_125C_4v50": -0.2448334937420612, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -0.2448334937420612, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -0.2448334937420612, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.343139, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -0.244833, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2509179046671446, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2510095535804194, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.29101993860688546, "timing__setup__ws__corner:min_ff_n40C_5v50": 6.278287401000022, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.29102, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 6.548564, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.25186206610956413, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.25198630006953326, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6277026298630685, "timing__setup__ws__corner:max_tt_025C_5v00": 4.430846037708282, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.627703, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 4.430846, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.2530282444076122, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.2531529224568037, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3643916382884402, "timing__setup__ws__corner:max_ss_125C_4v50": -0.40544013738344187, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -0.40544013738344187, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -0.40544013738344187, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.364392, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -0.40544, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2513503643030425, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2514745427518588, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2997102650890693, "timing__setup__ws__corner:max_ff_n40C_5v50": 6.258264306140011, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.29971, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 6.490146, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99818, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99963, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.001822, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00133683, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.000313182, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00133683, "design_powergrid__voltage__worst": 0.00133683, "design_powergrid__voltage__worst__net:VDD": 4.99818, "design_powergrid__drop__worst": 0.001822, "design_powergrid__drop__worst__net:VDD": 0.001822, "design_powergrid__voltage__worst__net:VSS": 0.00133683, "design_powergrid__drop__worst__net:VSS": 0.00133683, "ir__voltage__worst": 5, "ir__drop__avg": 0.000367, "ir__drop__worst": 0.00182, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}