[05/08 12:21:41      0s] 
[05/08 12:21:41      0s] Cadence Innovus(TM) Implementation System.
[05/08 12:21:41      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/08 12:21:41      0s] 
[05/08 12:21:41      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[05/08 12:21:41      0s] Options:	-overwrite -init scripts/innoPlace.tcl -log logs/innoPlace.log -cmd logs/innoPlace.cmdlog 
[05/08 12:21:41      0s] Date:		Thu May  8 12:21:41 2025
[05/08 12:21:41      0s] Host:		pc-klas2-9.esat.kuleuven.be (x86_64 w/Linux 5.14.0-503.40.1.el9_5.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
[05/08 12:21:41      0s] OS:		Rocky Linux 9.5 (Blue Onyx)
[05/08 12:21:41      0s] 
[05/08 12:21:41      0s] License:
[05/08 12:21:41      0s] 		[12:21:41.179033] Configured Lic search path (21.01-s002): /esat/micas-data/software/Cadence/innovus_21.17/share/license/license.dat

[05/08 12:21:41      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/08 12:21:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/08 12:21:51      9s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[05/08 12:21:53     10s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[05/08 12:21:53     10s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[05/08 12:21:53     10s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[05/08 12:21:53     10s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[05/08 12:21:53     10s] @(#)CDS: CPE v21.17-s068
[05/08 12:21:53     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[05/08 12:21:53     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[05/08 12:21:53     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/08 12:21:53     10s] @(#)CDS: RCDB 11.15.0
[05/08 12:21:53     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[05/08 12:21:53     10s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[05/08 12:21:53     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_23704_pc-klas2-9.esat.kuleuven.be_r0926826_KnNLl8.

[05/08 12:21:53     10s] Change the soft stacksize limit to 0.2%RAM (30 mbytes). Set global soft_stack_size_limit to change the value.
[05/08 12:21:54     11s] 
[05/08 12:21:54     11s] **INFO:  MMMC transition support version v31-84 
[05/08 12:21:54     11s] 
[05/08 12:21:54     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/08 12:21:54     11s] <CMD> suppressMessage ENCEXT-2799
[05/08 12:21:54     11s] Sourcing file "scripts/innoPlace.tcl" ...
[05/08 12:21:54     11s] <CMD> suppressMessage ENCLF 200
[05/08 12:21:54     11s] <CMD> suppressMessage ENCESI 3010
[05/08 12:21:54     11s] <CMD> suppressMessage IMPESI 2013 2014 3086 3140
[05/08 12:21:54     11s] <CMD> suppressMessage IMPCCOPT 2187 2311
[05/08 12:21:54     11s] <CMD> setDesignMode -process 45
[05/08 12:21:54     11s] ##  Process: 45            (User Set)               
[05/08 12:21:54     11s] ##     Node: (not set)                           
[05/08 12:21:54     11s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/08 12:21:54     11s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/08 12:21:54     11s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/08 12:21:54     11s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/08 12:21:54     11s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/08 12:21:54     11s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/08 12:21:54     11s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
[05/08 12:21:54     11s] <CMD> is_common_ui_mode
[05/08 12:21:54     11s] <CMD> restoreDesign /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat sparc_exu_alu
[05/08 12:21:54     11s] #% Begin load design ... (date=05/08 12:21:54, mem=966.4M)
[05/08 12:21:54     11s] Set Default Input Pin Transition as 0.1 ps.
[05/08 12:21:54     11s] Loading design 'sparc_exu_alu' saved by 'Innovus' '21.17-s075_1' on 'Thu May 8 11:27:12 2025'.
[05/08 12:21:54     11s] % Begin Load MMMC data ... (date=05/08 12:21:54, mem=968.0M)
[05/08 12:21:54     11s] % End Load MMMC data ... (date=05/08 12:21:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=969.1M, current mem=969.1M)
[05/08 12:21:54     11s] **WARN: (IMPSYT-4001):	init_cpf_file '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/cpf/sparc_exu_alu.cpf' specified along with init_mmmc_file '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/viewDefinition.tcl'. The init_cpf_file will not be loaded by init_design.
[05/08 12:21:54     11s] 
[05/08 12:21:54     11s] Loading LEF file /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/lef/gsclib045_tech.lef ...
[05/08 12:21:54     11s] 
[05/08 12:21:54     11s] Loading LEF file /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/lef/gsclib045_macro.lef ...
[05/08 12:21:54     11s] Set DBUPerIGU to M2 pitch 400.
[05/08 12:21:55     12s] 
[05/08 12:21:55     12s] Loading LEF file /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/lef/gsclib045_hvt_macro.lef ...
[05/08 12:21:55     12s] 
[05/08 12:21:55     12s] Loading LEF file /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/lef/gsclib045_lvt_macro.lef ...
[05/08 12:21:55     12s] **WARN: (EMS-42):	Message (IMPLF-200) has been suppressed from output.
[05/08 12:21:55     12s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/08 12:21:55     12s] Loading view definition file from /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/viewDefinition.tcl
[05/08 12:21:55     12s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 12:21:55     12s] Read 489 cells in library 'slow_vdd1v0' 
[05/08 12:21:55     12s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
[05/08 12:21:55     12s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:55     12s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/08 12:21:55     12s] Read 480 cells in library 'slow_vdd1v0' 
[05/08 12:21:55     12s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[05/08 12:21:55     12s] Read 489 cells in library 'fast_vdd1v0' 
[05/08 12:21:55     12s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
[05/08 12:21:55     12s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
[05/08 12:21:56     13s] Read 480 cells in library 'fast_vdd1v0' 
[05/08 12:21:56     13s] Ending "PreSetAnalysisView" (total cpu=0:00:01.0, real=0:00:01.0, peak res=1064.3M, current mem=1001.6M)
[05/08 12:21:56     13s] *** End library_loading (cpu=0.02min, real=0.02min, mem=55.9M, fe_cpu=0.22min, fe_real=0.25min, fe_mem=1064.5M) ***
[05/08 12:21:56     13s] % Begin Load netlist data ... (date=05/08 12:21:56, mem=1001.2M)
[05/08 12:21:56     13s] *** Begin netlist parsing (mem=1064.5M) ***
[05/08 12:21:56     13s] Created 969 new cells from 2 timing libraries.
[05/08 12:21:56     13s] Reading netlist ...
[05/08 12:21:56     13s] Backslashed names will retain backslash and a trailing blank character.
[05/08 12:21:56     13s] Reading verilogBinary netlist '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/sparc_exu_alu.v.bin'
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] *** Memory Usage v#1 (Current mem = 1070.523M, initial mem = 485.867M) ***
[05/08 12:21:56     13s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1070.5M) ***
[05/08 12:21:56     13s] % End Load netlist data ... (date=05/08 12:21:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1024.0M, current mem=1024.0M)
[05/08 12:21:56     13s] Set top cell to sparc_exu_alu.
[05/08 12:21:56     13s] Hooked 1938 DB cells to tlib cells.
[05/08 12:21:56     13s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1047.6M, current mem=1047.6M)
[05/08 12:21:56     13s] Starting recursive module instantiation check.
[05/08 12:21:56     13s] No recursion found.
[05/08 12:21:56     13s] Building hierarchical netlist for Cell sparc_exu_alu ...
[05/08 12:21:56     13s] *** Netlist is unique.
[05/08 12:21:56     13s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/08 12:21:56     13s] ** info: there are 2537 modules.
[05/08 12:21:56     13s] ** info: there are 1820 stdCell insts.
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] *** Memory Usage v#1 (Current mem = 1129.938M, initial mem = 485.867M) ***
[05/08 12:21:56     13s] *info: set bottom ioPad orient R0
[05/08 12:21:56     13s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 12:21:56     13s] Type 'man IMPFP-3961' for more detail.
[05/08 12:21:56     13s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 12:21:56     13s] Type 'man IMPFP-3961' for more detail.
[05/08 12:21:56     13s] Start create_tracks
[05/08 12:21:56     13s] Loading preference file /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/gui.pref.tcl ...
[05/08 12:21:56     13s] ##  Process: 45            (User Set)               
[05/08 12:21:56     13s] ##     Node: (not set)                           
[05/08 12:21:56     13s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/08 12:21:56     13s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/08 12:21:56     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/08 12:21:56     13s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/08 12:21:56     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/08 12:21:56     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/08 12:21:56     13s] Slack adjustment of -0 applied on <default> path group
[05/08 12:21:56     13s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[05/08 12:21:56     13s] Type 'man IMPOPT-3602' for more detail.
[05/08 12:21:56     13s] Effort level <high> specified for reg2reg path_group
[05/08 12:21:56     13s] Slack adjustment of -0 applied on reg2reg path_group
[05/08 12:21:56     13s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[05/08 12:21:56     13s] Type 'man IMPOPT-3602' for more detail.
[05/08 12:21:56     13s] Effort level <high> specified for reg2cgate path_group
[05/08 12:21:56     13s] Slack adjustment of -0 applied on reg2cgate path_group
[05/08 12:21:56     13s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/08 12:21:56     13s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[05/08 12:21:56     13s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/08 12:21:56     13s] Change floorplan default-technical-site to 'CoreSite'.
[05/08 12:21:56     13s] Extraction setup Delayed 
[05/08 12:21:56     13s] *Info: initialize multi-corner CTS.
[05/08 12:21:56     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.5M, current mem=1064.2M)
[05/08 12:21:56     13s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 12:21:56     13s] Summary for sequential cells identification: 
[05/08 12:21:56     13s]   Identified SBFF number: 208
[05/08 12:21:56     13s]   Identified MBFF number: 0
[05/08 12:21:56     13s]   Identified SB Latch number: 0
[05/08 12:21:56     13s]   Identified MB Latch number: 0
[05/08 12:21:56     13s]   Not identified SBFF number: 32
[05/08 12:21:56     13s]   Not identified MBFF number: 0
[05/08 12:21:56     13s]   Not identified SB Latch number: 0
[05/08 12:21:56     13s]   Not identified MB Latch number: 0
[05/08 12:21:56     13s]   Number of sequential cells which are not FFs: 64
[05/08 12:21:56     13s] Total number of combinational cells: 636
[05/08 12:21:56     13s] Total number of sequential cells: 304
[05/08 12:21:56     13s] Total number of tristate cells: 20
[05/08 12:21:56     13s] Total number of level shifter cells: 0
[05/08 12:21:56     13s] Total number of power gating cells: 0
[05/08 12:21:56     13s] Total number of isolation cells: 0
[05/08 12:21:56     13s] Total number of power switch cells: 0
[05/08 12:21:56     13s] Total number of pulse generator cells: 0
[05/08 12:21:56     13s] Total number of always on buffers: 0
[05/08 12:21:56     13s] Total number of retention cells: 0
[05/08 12:21:56     13s] Total number of physical cells: 9
[05/08 12:21:56     13s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[05/08 12:21:56     13s] Total number of usable buffers: 32
[05/08 12:21:56     13s] List of unusable buffers:
[05/08 12:21:56     13s] Total number of unusable buffers: 0
[05/08 12:21:56     13s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[05/08 12:21:56     13s] Total number of usable inverters: 38
[05/08 12:21:56     13s] List of unusable inverters:
[05/08 12:21:56     13s] Total number of unusable inverters: 0
[05/08 12:21:56     13s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[05/08 12:21:56     13s] Total number of identified usable delay cells: 16
[05/08 12:21:56     13s] List of identified unusable delay cells:
[05/08 12:21:56     13s] Total number of identified unusable delay cells: 0
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] TimeStamp Deleting Cell Server End ...
[05/08 12:21:56     13s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1339.6M, current mem=1339.6M)
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 12:21:56     13s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 12:21:56     13s] Summary for sequential cells identification: 
[05/08 12:21:56     13s]   Identified SBFF number: 208
[05/08 12:21:56     13s]   Identified MBFF number: 0
[05/08 12:21:56     13s]   Identified SB Latch number: 0
[05/08 12:21:56     13s]   Identified MB Latch number: 0
[05/08 12:21:56     13s]   Not identified SBFF number: 32
[05/08 12:21:56     13s]   Not identified MBFF number: 0
[05/08 12:21:56     13s]   Not identified SB Latch number: 0
[05/08 12:21:56     13s]   Not identified MB Latch number: 0
[05/08 12:21:56     13s]   Number of sequential cells which are not FFs: 64
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] Trim Metal Layers:
[05/08 12:21:56     13s]  Visiting view : AV_0100_wc_rc125_setup
[05/08 12:21:56     13s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[05/08 12:21:56     13s]    : PowerDomain = none : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[05/08 12:21:56     13s]  Visiting view : AV_0100_bc_rc0_hold
[05/08 12:21:56     13s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 1
[05/08 12:21:56     13s]    : PowerDomain = none : Weighted F : unweighted  = 4.60 (1.000) with rcCorner = -1
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:21:56     13s] 
[05/08 12:21:56     13s] TimeStamp Deleting Cell Server End ...
[05/08 12:21:56     13s] Reading floorplan file - /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/sparc_exu_alu.fp.gz (mem = 1393.2M).
[05/08 12:21:56     13s] % Begin Load floorplan data ... (date=05/08 12:21:56, mem=1341.0M)
[05/08 12:21:56     13s] *info: reset 2672 existing net BottomPreferredLayer and AvoidDetour
[05/08 12:21:56     13s] Deleting old partition specification.
[05/08 12:21:56     13s] Set FPlanBox to (0 0 580000 528200)
[05/08 12:21:56     13s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 12:21:56     13s] Type 'man IMPFP-3961' for more detail.
[05/08 12:21:56     13s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 12:21:56     13s] Type 'man IMPFP-3961' for more detail.
[05/08 12:21:56     13s] Start create_tracks
[05/08 12:21:56     13s] There are 1456 members in group TOP.
[05/08 12:21:56     13s]  ... processed partition successfully.
[05/08 12:21:56     13s] Reading binary special route file /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/sparc_exu_alu.fp.spr.gz (Created by Innovus v21.17-s075_1 on Thu May  8 11:27:11 2025, version: 1)
[05/08 12:21:56     13s] Convert 0 swires and 0 svias from compressed groups
[05/08 12:21:56     13s] 83 swires and 745 svias were compressed
[05/08 12:21:56     13s] 83 swires and 40 svias were decompressed from small or sparse groups
[05/08 12:21:56     13s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1342.9M, current mem=1342.9M)
[05/08 12:21:56     13s] Extracting standard cell pins and blockage ...... 
[05/08 12:21:56     13s] Pin and blockage extraction finished
[05/08 12:21:56     13s] % End Load floorplan data ... (date=05/08 12:21:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.1M, current mem=1345.1M)
[05/08 12:21:57     13s] Reading congestion map file /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/sparc_exu_alu.route.congmap.gz ...
[05/08 12:21:57     13s] % Begin Load SymbolTable ... (date=05/08 12:21:57, mem=1345.4M)
[05/08 12:21:57     13s] % End Load SymbolTable ... (date=05/08 12:21:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.9M, current mem=1345.9M)
[05/08 12:21:57     13s] Loading place ...
[05/08 12:21:57     13s] % Begin Load placement data ... (date=05/08 12:21:57, mem=1345.9M)
[05/08 12:21:57     13s] Reading placement file - /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/sparc_exu_alu.place.gz.
[05/08 12:21:57     13s] ** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Thu May  8 11:27:11 2025, version# 2) ...
[05/08 12:21:57     13s] Read Views for adaptive view pruning ...
[05/08 12:21:57     13s] Read 0 views from Binary DB for adaptive view pruning
[05/08 12:21:57     13s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1395.2M) ***
[05/08 12:21:57     13s] Total net length = 6.134e+02 (8.915e-01 6.125e+02) (ext = 6.116e+02)
[05/08 12:21:57     13s] % End Load placement data ... (date=05/08 12:21:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1346.0M, current mem=1346.0M)
[05/08 12:21:57     13s] Reading PG file /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Thu May  8 11:27:11 2025)
[05/08 12:21:57     13s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1392.2M) ***
[05/08 12:21:57     13s] Restoring CPF database ...
[05/08 12:21:57     13s] 
[05/08 12:21:57     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 12:21:57     13s] Summary for sequential cells identification: 
[05/08 12:21:57     13s]   Identified SBFF number: 208
[05/08 12:21:57     13s]   Identified MBFF number: 0
[05/08 12:21:57     13s]   Identified SB Latch number: 0
[05/08 12:21:57     13s]   Identified MB Latch number: 0
[05/08 12:21:57     13s]   Not identified SBFF number: 32
[05/08 12:21:57     13s]   Not identified MBFF number: 0
[05/08 12:21:57     13s]   Not identified SB Latch number: 0
[05/08 12:21:57     13s]   Not identified MB Latch number: 0
[05/08 12:21:57     13s]   Number of sequential cells which are not FFs: 64
[05/08 12:21:57     13s] Total number of combinational cells: 636
[05/08 12:21:57     13s] Total number of sequential cells: 304
[05/08 12:21:57     13s] Total number of tristate cells: 20
[05/08 12:21:57     13s] Total number of level shifter cells: 0
[05/08 12:21:57     13s] Total number of power gating cells: 0
[05/08 12:21:57     13s] Total number of isolation cells: 0
[05/08 12:21:57     13s] Total number of power switch cells: 0
[05/08 12:21:57     13s] Total number of pulse generator cells: 0
[05/08 12:21:57     13s] Total number of always on buffers: 0
[05/08 12:21:57     13s] Total number of retention cells: 0
[05/08 12:21:57     13s] Total number of physical cells: 9
[05/08 12:21:57     13s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[05/08 12:21:57     13s] Total number of usable buffers: 32
[05/08 12:21:57     13s] List of unusable buffers:
[05/08 12:21:57     13s] Total number of unusable buffers: 0
[05/08 12:21:57     13s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[05/08 12:21:57     13s] Total number of usable inverters: 38
[05/08 12:21:57     13s] List of unusable inverters:
[05/08 12:21:57     13s] Total number of unusable inverters: 0
[05/08 12:21:57     13s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[05/08 12:21:57     13s] Total number of identified usable delay cells: 16
[05/08 12:21:57     13s] List of identified unusable delay cells:
[05/08 12:21:57     13s] Total number of identified unusable delay cells: 0
[05/08 12:21:57     13s] 
[05/08 12:21:57     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/08 12:21:57     13s] 
[05/08 12:21:57     13s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:21:57     13s] 
[05/08 12:21:57     13s] TimeStamp Deleting Cell Server End ...
[05/08 12:21:57     13s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.7M, current mem=1358.6M)
[05/08 12:21:57     13s] 
[05/08 12:21:57     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 12:21:57     13s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 12:21:57     13s] Summary for sequential cells identification: 
[05/08 12:21:57     13s]   Identified SBFF number: 208
[05/08 12:21:57     13s]   Identified MBFF number: 0
[05/08 12:21:57     13s]   Identified SB Latch number: 0
[05/08 12:21:57     13s]   Identified MB Latch number: 0
[05/08 12:21:57     13s]   Not identified SBFF number: 32
[05/08 12:21:57     13s]   Not identified MBFF number: 0
[05/08 12:21:57     13s]   Not identified SB Latch number: 0
[05/08 12:21:57     13s]   Not identified MB Latch number: 0
[05/08 12:21:57     13s]   Number of sequential cells which are not FFs: 64
[05/08 12:21:57     13s]  Visiting view : AV_0100_wc_rc125_setup
[05/08 12:21:57     13s]    : PowerDomain = TOP : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[05/08 12:21:57     13s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[05/08 12:21:57     13s]  Visiting view : AV_0100_bc_rc0_hold
[05/08 12:21:57     13s]    : PowerDomain = TOP : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 1
[05/08 12:21:57     13s]    : PowerDomain = TOP : Weighted F : unweighted  = 4.60 (1.000) with rcCorner = -1
[05/08 12:21:57     13s] 
[05/08 12:21:57     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[05/08 12:21:57     13s] 
[05/08 12:21:57     13s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:21:57     13s] 
[05/08 12:21:57     13s] TimeStamp Deleting Cell Server End ...
[05/08 12:21:57     13s] Verifying CPF level_shifter rules ...
[05/08 12:21:57     13s] Verifying CPF isolation rules ...
[05/08 12:21:57     13s] No isolation cell in libraries.
[05/08 12:21:57     13s] No level shifter cell in libraries.
[05/08 12:21:57     13s] restoreCpf: cpu=0:00:00.10 real=0:00:00.00
[05/08 12:21:57     13s] % Begin Load routing data ... (date=05/08 12:21:57, mem=1362.0M)
[05/08 12:21:57     13s] Reading routing file - /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/sparc_exu_alu.route.gz.
[05/08 12:21:57     13s] Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Thu May  8 11:27:11 2025 Format: 20.1) ...
[05/08 12:21:57     13s] *** Total 2300 nets are successfully restored.
[05/08 12:21:57     13s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1435.7M) ***
[05/08 12:21:57     13s] % End Load routing data ... (date=05/08 12:21:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1362.3M, current mem=1362.3M)
[05/08 12:21:57     13s] TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
[05/08 12:21:57     13s] Reading property file /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/sparc_exu_alu.prop
[05/08 12:21:57     13s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1438.7M) ***
[05/08 12:21:57     14s] Set Default Input Pin Transition as 0.1 ps.
[05/08 12:21:57     14s] Loading preRoute extraction data from directory '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/extraction/' ...
[05/08 12:21:57     14s] Restore PreRoute RC Grid meta data successful.
[05/08 12:21:57     14s] Extraction setup Started 
[05/08 12:21:57     14s] 
[05/08 12:21:57     14s] Trim Metal Layers:
[05/08 12:21:57     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/08 12:21:57     14s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/08 12:21:57     14s] __QRC_SADV_USE_LE__ is set 0
[05/08 12:21:58     14s] Metal Layer Id 1 is Metal1 
[05/08 12:21:58     14s] Metal Layer Id 2 is Metal2 
[05/08 12:21:58     14s] Metal Layer Id 3 is Metal3 
[05/08 12:21:58     14s] Metal Layer Id 4 is Metal4 
[05/08 12:21:58     14s] Metal Layer Id 5 is Metal5 
[05/08 12:21:58     14s] Metal Layer Id 6 is Metal6 
[05/08 12:21:58     14s] Metal Layer Id 7 is Metal7 
[05/08 12:21:58     14s] Metal Layer Id 8 is Metal8 
[05/08 12:21:58     14s] Metal Layer Id 9 is Metal9 
[05/08 12:21:58     14s] Metal Layer Id 10 is Metal10 
[05/08 12:21:58     14s] Metal Layer Id 11 is Metal11 
[05/08 12:21:58     14s] Via Layer Id 33 is Cont 
[05/08 12:21:58     14s] Via Layer Id 34 is Via1 
[05/08 12:21:58     14s] Via Layer Id 35 is Via2 
[05/08 12:21:58     14s] Via Layer Id 36 is Via3 
[05/08 12:21:58     14s] Via Layer Id 37 is Via4 
[05/08 12:21:58     14s] Via Layer Id 38 is Via5 
[05/08 12:21:58     14s] Via Layer Id 39 is Via6 
[05/08 12:21:58     14s] Via Layer Id 40 is Via7 
[05/08 12:21:58     14s] Via Layer Id 41 is Via8 
[05/08 12:21:58     14s] Via Layer Id 42 is Via9 
[05/08 12:21:58     14s] Via Layer Id 43 is Via10 
[05/08 12:21:58     14s] Via Layer Id 44 is Bondpad 
[05/08 12:21:58     14s] 
[05/08 12:21:58     14s] Trim Metal Layers:
[05/08 12:21:58     14s] Generating auto layer map file.
[05/08 12:21:58     14s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[05/08 12:21:58     14s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[05/08 12:21:58     14s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[05/08 12:21:58     14s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[05/08 12:21:58     14s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[05/08 12:21:58     14s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[05/08 12:21:58     14s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[05/08 12:21:58     14s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[05/08 12:21:58     14s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[05/08 12:21:58     14s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[05/08 12:21:58     14s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[05/08 12:21:58     14s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[05/08 12:21:58     14s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[05/08 12:21:58     14s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[05/08 12:21:58     14s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[05/08 12:21:58     14s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[05/08 12:21:58     14s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[05/08 12:21:58     14s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[05/08 12:21:58     14s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[05/08 12:21:58     14s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[05/08 12:21:58     14s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[05/08 12:21:58     14s] Metal Layer Id 1 mapped to 6 
[05/08 12:21:58     14s] Via Layer Id 1 mapped to 7 
[05/08 12:21:58     14s] Metal Layer Id 2 mapped to 8 
[05/08 12:21:58     14s] Via Layer Id 2 mapped to 9 
[05/08 12:21:58     14s] Metal Layer Id 3 mapped to 10 
[05/08 12:21:58     14s] Via Layer Id 3 mapped to 11 
[05/08 12:21:58     14s] Metal Layer Id 4 mapped to 12 
[05/08 12:21:58     14s] Via Layer Id 4 mapped to 13 
[05/08 12:21:58     14s] Metal Layer Id 5 mapped to 14 
[05/08 12:21:58     14s] Via Layer Id 5 mapped to 15 
[05/08 12:21:58     14s] Metal Layer Id 6 mapped to 16 
[05/08 12:21:58     14s] Via Layer Id 6 mapped to 17 
[05/08 12:21:58     14s] Metal Layer Id 7 mapped to 18 
[05/08 12:21:58     14s] Via Layer Id 7 mapped to 19 
[05/08 12:21:58     14s] Metal Layer Id 8 mapped to 20 
[05/08 12:21:58     14s] Via Layer Id 8 mapped to 21 
[05/08 12:21:58     14s] Metal Layer Id 9 mapped to 22 
[05/08 12:21:58     14s] Via Layer Id 9 mapped to 23 
[05/08 12:21:58     14s] Metal Layer Id 10 mapped to 24 
[05/08 12:21:58     14s] Via Layer Id 10 mapped to 25 
[05/08 12:21:58     14s] Metal Layer Id 11 mapped to 27 
[05/08 12:21:58     14s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[05/08 12:21:58     14s] eee: Reading patterns meta data.
[05/08 12:21:58     14s] Restore PreRoute Pattern Extraction data successful in header.
[05/08 12:21:58     14s] Loading preRoute extracted patterns from file '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/sparc_exu_alu.techData.gz' ...
[05/08 12:21:58     14s] readViaRC viaRead:119, nrVia:119
[05/08 12:21:58     14s] isWireRCValid Validate checksum:4711880, FromFile:4711880accessWirePatterns Pattern count:31752, FromFile:31752 Checksum:4711880, FromFile:4711880
[05/08 12:21:58     14s] eee: PatternAvail:1, PreRoutePatternReadFailed:0
[05/08 12:21:58     14s] Restore PreRoute Pattern Extraction data successful.
[05/08 12:21:58     14s] Completed (cpu: 0:00:00.4 real: 0:00:01.0)
[05/08 12:21:58     14s] Set Shrink Factor to 1.00000
[05/08 12:21:58     14s] Summary of Active RC-Corners : 
[05/08 12:21:58     14s]  
[05/08 12:21:58     14s]  Analysis View: AV_0100_wc_rc125_setup
[05/08 12:21:58     14s]     RC-Corner Name        : rc125
[05/08 12:21:58     14s]     RC-Corner Index       : 0
[05/08 12:21:58     14s]     RC-Corner Temperature : 125 Celsius
[05/08 12:21:58     14s]     RC-Corner Cap Table   : ''
[05/08 12:21:58     14s]     RC-Corner PreRoute Res Factor         : 1
[05/08 12:21:58     14s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 12:21:58     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 12:21:58     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 12:21:58     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 12:21:58     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 12:21:58     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 12:21:58     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 12:21:58     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 12:21:58     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 12:21:58     14s]     RC-Corner Technology file: '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/rc0/qrcTechFile'
[05/08 12:21:58     14s]  
[05/08 12:21:58     14s]  Analysis View: AV_0100_bc_rc0_hold
[05/08 12:21:58     14s]     RC-Corner Name        : rc0
[05/08 12:21:58     14s]     RC-Corner Index       : 1
[05/08 12:21:58     14s]     RC-Corner Temperature : 0 Celsius
[05/08 12:21:58     14s]     RC-Corner Cap Table   : ''
[05/08 12:21:58     14s]     RC-Corner PreRoute Res Factor         : 1
[05/08 12:21:58     14s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 12:21:58     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 12:21:58     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 12:21:58     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 12:21:58     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 12:21:58     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 12:21:58     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 12:21:58     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 12:21:58     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 12:21:58     14s]     RC-Corner Technology file: '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/rc0/qrcTechFile'
[05/08 12:21:58     14s] Technology file '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/rc0/qrcTechFile' associated with first view 'AV_0100_wc_rc125_setup' will be used as the primary corner for the multi-corner extraction.
[05/08 12:21:58     14s] 
[05/08 12:21:58     14s] Trim Metal Layers:
[05/08 12:21:58     14s] LayerId::1 widthSet size::1
[05/08 12:21:58     14s] LayerId::2 widthSet size::1
[05/08 12:21:58     14s] LayerId::3 widthSet size::1
[05/08 12:21:58     14s] LayerId::4 widthSet size::1
[05/08 12:21:58     14s] LayerId::5 widthSet size::1
[05/08 12:21:58     14s] LayerId::6 widthSet size::1
[05/08 12:21:58     14s] LayerId::7 widthSet size::1
[05/08 12:21:58     14s] LayerId::8 widthSet size::1
[05/08 12:21:58     14s] LayerId::9 widthSet size::1
[05/08 12:21:58     14s] LayerId::10 widthSet size::1
[05/08 12:21:58     14s] LayerId::11 widthSet size::1
[05/08 12:21:58     14s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::1
[05/08 12:21:58     14s] LayerId::2 widthSet size::1
[05/08 12:21:58     14s] LayerId::3 widthSet size::1
[05/08 12:21:58     14s] LayerId::4 widthSet size::1
[05/08 12:21:58     14s] LayerId::5 widthSet size::1
[05/08 12:21:58     14s] LayerId::6 widthSet size::1
[05/08 12:21:58     14s] LayerId::7 widthSet size::1
[05/08 12:21:58     14s] LayerId::8 widthSet size::1
[05/08 12:21:58     14s] LayerId::9 widthSet size::1
[05/08 12:21:58     14s] LayerId::10 widthSet size::1
[05/08 12:21:58     14s] LayerId::11 widthSet size::1
[05/08 12:21:58     14s] Updating RC grid for preRoute extraction ...
[05/08 12:21:58     14s] eee: pegSigSF::1.070000
[05/08 12:21:58     14s] Initializing multi-corner resistance tables ...
[05/08 12:21:58     14s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[05/08 12:21:58     14s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:58     14s] eee: l::3 avDens::0.001478 usedTrk::0.266082 availTrk::180.000000 sigTrk::0.266082
[05/08 12:21:58     14s] eee: l::4 avDens::0.010262 usedTrk::18.424561 availTrk::1795.500000 sigTrk::18.424561
[05/08 12:21:58     14s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[05/08 12:21:58     14s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[05/08 12:21:58     14s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:58     14s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:58     14s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:58     14s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:58     14s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:58     14s] {RT rc125 0 4 4 0}
[05/08 12:21:58     14s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.327600 newSi=0.000000 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 12:21:58     14s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/08 12:21:58     14s] Start generating vias ..
[05/08 12:21:58     14s] #create default rule from bind_ndr_rule rule=0x7f12eae88c10 0x7f12bdf04568
[05/08 12:21:58     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[05/08 12:21:58     14s] #Skip building auto via since it is not turned on.
[05/08 12:21:58     14s] Extracting standard cell pins and blockage ...... 
[05/08 12:21:58     14s] Pin and blockage extraction finished
[05/08 12:21:58     14s] Via generation completed.
[05/08 12:21:58     14s] % Begin Load power constraints ... (date=05/08 12:21:58, mem=1406.5M)
[05/08 12:21:58     14s] % End Load power constraints ... (date=05/08 12:21:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.7M, current mem=1406.7M)
[05/08 12:21:58     14s] % Begin load AAE data ... (date=05/08 12:21:58, mem=1433.3M)
[05/08 12:21:58     15s] AAE DB initialization (MEM=1503.33 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/08 12:21:58     15s] % End load AAE data ... (date=05/08 12:21:58, total cpu=0:00:00.4, real=0:00:00.0, peak res=1439.4M, current mem=1439.4M)
[05/08 12:21:58     15s] 
[05/08 12:21:58     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/08 12:21:58     15s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 12:21:58     15s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 12:21:58     15s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 12:21:58     15s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 12:21:58     15s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 12:21:58     15s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 12:21:58     15s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 12:21:58     15s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 12:21:58     15s] Summary for sequential cells identification: 
[05/08 12:21:58     15s]   Identified SBFF number: 208
[05/08 12:21:58     15s]   Identified MBFF number: 0
[05/08 12:21:58     15s]   Identified SB Latch number: 0
[05/08 12:21:58     15s]   Identified MB Latch number: 0
[05/08 12:21:58     15s]   Not identified SBFF number: 32
[05/08 12:21:58     15s]   Not identified MBFF number: 0
[05/08 12:21:58     15s]   Not identified SB Latch number: 0
[05/08 12:21:58     15s]   Not identified MB Latch number: 0
[05/08 12:21:58     15s]   Number of sequential cells which are not FFs: 64
[05/08 12:21:58     15s] Total number of combinational cells: 636
[05/08 12:21:58     15s] Total number of sequential cells: 304
[05/08 12:21:58     15s] Total number of tristate cells: 20
[05/08 12:21:58     15s] Total number of level shifter cells: 0
[05/08 12:21:58     15s] Total number of power gating cells: 0
[05/08 12:21:58     15s] Total number of isolation cells: 0
[05/08 12:21:58     15s] Total number of power switch cells: 0
[05/08 12:21:58     15s] Total number of pulse generator cells: 0
[05/08 12:21:58     15s] Total number of always on buffers: 0
[05/08 12:21:58     15s] Total number of retention cells: 0
[05/08 12:21:58     15s] Total number of physical cells: 9
[05/08 12:21:58     15s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[05/08 12:21:58     15s] Total number of usable buffers: 32
[05/08 12:21:58     15s] List of unusable buffers:
[05/08 12:21:58     15s] Total number of unusable buffers: 0
[05/08 12:21:58     15s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[05/08 12:21:58     15s] Total number of usable inverters: 38
[05/08 12:21:58     15s] List of unusable inverters:
[05/08 12:21:58     15s] Total number of unusable inverters: 0
[05/08 12:21:58     15s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[05/08 12:21:58     15s] Total number of identified usable delay cells: 16
[05/08 12:21:58     15s] List of identified unusable delay cells:
[05/08 12:21:58     15s] Total number of identified unusable delay cells: 0
[05/08 12:21:58     15s] 
[05/08 12:21:58     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/08 12:21:58     15s] 
[05/08 12:21:58     15s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:21:58     15s] 
[05/08 12:21:58     15s] TimeStamp Deleting Cell Server End ...
[05/08 12:21:58     15s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[05/08 12:21:58     15s] timing_enable_separate_device_slew_effect_sensitivities
[05/08 12:21:58     15s] #% End load design ... (date=05/08 12:21:58, total cpu=0:00:03.7, real=0:00:04.0, peak res=1463.7M, current mem=1440.1M)
[05/08 12:21:58     15s] 
[05/08 12:21:58     15s] *** Summary of all messages that are not suppressed in this session:
[05/08 12:21:58     15s] Severity  ID               Count  Summary                                  
[05/08 12:21:58     15s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/08 12:21:58     15s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/08 12:21:58     15s] WARNING   IMPSYT-4001          1  init_cpf_file '%s' specified along with ...
[05/08 12:21:58     15s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[05/08 12:21:58     15s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[05/08 12:21:58     15s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/08 12:21:58     15s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/08 12:21:58     15s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/08 12:21:58     15s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/08 12:21:58     15s] *** Message Summary: 55 warning(s), 0 error(s)
[05/08 12:21:58     15s] 
[05/08 12:21:58     15s] <CMD> set_analysis_view -setup {AV_0100_wc_rc125_setup} -hold {AV_0100_bc_rc0_hold}
[05/08 12:21:58     15s] Extraction setup Started 
[05/08 12:21:58     15s] 
[05/08 12:21:58     15s] Trim Metal Layers:
[05/08 12:21:58     15s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/08 12:21:58     15s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/08 12:21:58     15s] __QRC_SADV_USE_LE__ is set 0
[05/08 12:21:58     15s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[05/08 12:21:58     15s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[05/08 12:21:58     15s] Restore PreRoute Pattern Extraction data successful.
[05/08 12:21:58     15s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[05/08 12:21:58     15s] Set Shrink Factor to 1.00000
[05/08 12:21:58     15s] Summary of Active RC-Corners : 
[05/08 12:21:58     15s]  
[05/08 12:21:58     15s]  Analysis View: AV_0100_wc_rc125_setup
[05/08 12:21:58     15s]     RC-Corner Name        : rc125
[05/08 12:21:58     15s]     RC-Corner Index       : 0
[05/08 12:21:58     15s]     RC-Corner Temperature : 125 Celsius
[05/08 12:21:58     15s]     RC-Corner Cap Table   : ''
[05/08 12:21:58     15s]     RC-Corner PreRoute Res Factor         : 1
[05/08 12:21:58     15s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 12:21:58     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 12:21:58     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 12:21:58     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 12:21:58     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 12:21:58     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 12:21:58     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 12:21:58     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 12:21:58     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 12:21:58     15s]     RC-Corner Technology file: '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/rc0/qrcTechFile'
[05/08 12:21:58     15s]  
[05/08 12:21:58     15s]  Analysis View: AV_0100_bc_rc0_hold
[05/08 12:21:58     15s]     RC-Corner Name        : rc0
[05/08 12:21:58     15s]     RC-Corner Index       : 1
[05/08 12:21:58     15s]     RC-Corner Temperature : 0 Celsius
[05/08 12:21:58     15s]     RC-Corner Cap Table   : ''
[05/08 12:21:58     15s]     RC-Corner PreRoute Res Factor         : 1
[05/08 12:21:58     15s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 12:21:58     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 12:21:58     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 12:21:58     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 12:21:58     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 12:21:58     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 12:21:58     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 12:21:58     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 12:21:58     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 12:21:58     15s]     RC-Corner Technology file: '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/rc0/qrcTechFile'
[05/08 12:21:58     15s] Technology file '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/rc0/qrcTechFile' associated with first view 'AV_0100_wc_rc125_setup' will be used as the primary corner for the multi-corner extraction.
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] Trim Metal Layers:
[05/08 12:21:59     15s] LayerId::1 widthSet size::1
[05/08 12:21:59     15s] LayerId::2 widthSet size::1
[05/08 12:21:59     15s] LayerId::3 widthSet size::1
[05/08 12:21:59     15s] LayerId::4 widthSet size::1
[05/08 12:21:59     15s] LayerId::5 widthSet size::1
[05/08 12:21:59     15s] LayerId::6 widthSet size::1
[05/08 12:21:59     15s] LayerId::7 widthSet size::1
[05/08 12:21:59     15s] LayerId::8 widthSet size::1
[05/08 12:21:59     15s] LayerId::9 widthSet size::1
[05/08 12:21:59     15s] LayerId::10 widthSet size::1
[05/08 12:21:59     15s] LayerId::11 widthSet size::1
[05/08 12:21:59     15s] Updating RC grid for preRoute extraction ...
[05/08 12:21:59     15s] eee: pegSigSF::1.070000
[05/08 12:21:59     15s] Initializing multi-corner resistance tables ...
[05/08 12:21:59     15s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[05/08 12:21:59     15s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:59     15s] eee: l::3 avDens::0.001478 usedTrk::0.266082 availTrk::180.000000 sigTrk::0.266082
[05/08 12:21:59     15s] eee: l::4 avDens::0.010262 usedTrk::18.424561 availTrk::1795.500000 sigTrk::18.424561
[05/08 12:21:59     15s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[05/08 12:21:59     15s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[05/08 12:21:59     15s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:59     15s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:59     15s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:59     15s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:59     15s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:21:59     15s] {RT rc125 0 4 4 0}
[05/08 12:21:59     15s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.327600 newSi=0.000000 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 12:21:59     15s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1440.1M, current mem=1169.1M)
[05/08 12:21:59     15s] Reading timing constraints file '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/alu.sdc' ...
[05/08 12:21:59     15s] Current (total cpu=0:00:15.5, real=0:00:18.0, peak res=1463.7M, current mem=1447.6M)
[05/08 12:21:59     15s] INFO (CTE): Constraints read successfully.
[05/08 12:21:59     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1460.2M, current mem=1460.2M)
[05/08 12:21:59     15s] Current (total cpu=0:00:15.5, real=0:00:18.0, peak res=1463.7M, current mem=1460.2M)
[05/08 12:21:59     15s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/08 12:21:59     15s] Current (total cpu=0:00:15.5, real=0:00:18.0, peak res=1463.7M, current mem=1460.2M)
[05/08 12:21:59     15s] INFO (CTE): Constraints read successfully.
[05/08 12:21:59     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1462.0M, current mem=1462.0M)
[05/08 12:21:59     15s] Current (total cpu=0:00:15.6, real=0:00:18.0, peak res=1463.7M, current mem=1462.0M)
[05/08 12:21:59     15s] Current (total cpu=0:00:15.6, real=0:00:18.0, peak res=1463.7M, current mem=1462.0M)
[05/08 12:21:59     15s] INFO (CTE): Constraints read successfully.
[05/08 12:21:59     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.8M, current mem=1463.8M)
[05/08 12:21:59     15s] Current (total cpu=0:00:15.6, real=0:00:18.0, peak res=1463.8M, current mem=1463.8M)
[05/08 12:21:59     15s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 12:21:59     15s] Summary for sequential cells identification: 
[05/08 12:21:59     15s]   Identified SBFF number: 208
[05/08 12:21:59     15s]   Identified MBFF number: 0
[05/08 12:21:59     15s]   Identified SB Latch number: 0
[05/08 12:21:59     15s]   Identified MB Latch number: 0
[05/08 12:21:59     15s]   Not identified SBFF number: 32
[05/08 12:21:59     15s]   Not identified MBFF number: 0
[05/08 12:21:59     15s]   Not identified SB Latch number: 0
[05/08 12:21:59     15s]   Not identified MB Latch number: 0
[05/08 12:21:59     15s]   Number of sequential cells which are not FFs: 64
[05/08 12:21:59     15s] Total number of combinational cells: 636
[05/08 12:21:59     15s] Total number of sequential cells: 304
[05/08 12:21:59     15s] Total number of tristate cells: 20
[05/08 12:21:59     15s] Total number of level shifter cells: 0
[05/08 12:21:59     15s] Total number of power gating cells: 0
[05/08 12:21:59     15s] Total number of isolation cells: 0
[05/08 12:21:59     15s] Total number of power switch cells: 0
[05/08 12:21:59     15s] Total number of pulse generator cells: 0
[05/08 12:21:59     15s] Total number of always on buffers: 0
[05/08 12:21:59     15s] Total number of retention cells: 0
[05/08 12:21:59     15s] Total number of physical cells: 9
[05/08 12:21:59     15s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[05/08 12:21:59     15s] Total number of usable buffers: 32
[05/08 12:21:59     15s] List of unusable buffers:
[05/08 12:21:59     15s] Total number of unusable buffers: 0
[05/08 12:21:59     15s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[05/08 12:21:59     15s] Total number of usable inverters: 38
[05/08 12:21:59     15s] List of unusable inverters:
[05/08 12:21:59     15s] Total number of unusable inverters: 0
[05/08 12:21:59     15s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[05/08 12:21:59     15s] Total number of identified usable delay cells: 16
[05/08 12:21:59     15s] List of identified unusable delay cells:
[05/08 12:21:59     15s] Total number of identified unusable delay cells: 0
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] TimeStamp Deleting Cell Server End ...
[05/08 12:21:59     15s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1464.5M, current mem=1464.3M)
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 12:21:59     15s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 12:21:59     15s] Summary for sequential cells identification: 
[05/08 12:21:59     15s]   Identified SBFF number: 208
[05/08 12:21:59     15s]   Identified MBFF number: 0
[05/08 12:21:59     15s]   Identified SB Latch number: 0
[05/08 12:21:59     15s]   Identified MB Latch number: 0
[05/08 12:21:59     15s]   Not identified SBFF number: 32
[05/08 12:21:59     15s]   Not identified MBFF number: 0
[05/08 12:21:59     15s]   Not identified SB Latch number: 0
[05/08 12:21:59     15s]   Not identified MB Latch number: 0
[05/08 12:21:59     15s]   Number of sequential cells which are not FFs: 64
[05/08 12:21:59     15s]  Visiting view : AV_0100_wc_rc125_setup
[05/08 12:21:59     15s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.50 (1.000) with rcCorner = 0
[05/08 12:21:59     15s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[05/08 12:21:59     15s]  Visiting view : AV_0100_bc_rc0_hold
[05/08 12:21:59     15s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[05/08 12:21:59     15s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[05/08 12:21:59     15s] TLC MultiMap info (StdDelay):
[05/08 12:21:59     15s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[05/08 12:21:59     15s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[05/08 12:21:59     15s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[05/08 12:21:59     15s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[05/08 12:21:59     15s]  Setting StdDelay to: 25.5ps
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] TimeStamp Deleting Cell Server End ...
[05/08 12:21:59     15s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
[05/08 12:21:59     15s] <CMD> all_constraint_modes -active 
[05/08 12:21:59     15s] <CMD> set_interactive_constraint_modes [ all_constraint_modes -active ]
[05/08 12:21:59     15s] <CMD> set_timing_derate -early 0.925 -late 1.0 -delay_corner AV_0100_wc_rc125_setup_dc
[05/08 12:21:59     15s] <CMD> set_timing_derate -early 1.0 -late 1.12 -delay_corner AV_0100_bc_rc0_hold_dc
[05/08 12:21:59     15s] <CMD> place_opt_design
[05/08 12:21:59     15s] **INFO: User settings:
[05/08 12:21:59     15s] setDesignMode -process                  45
[05/08 12:21:59     15s] setDesignMode -topRoutingLayer          Metal4
[05/08 12:21:59     15s] setExtractRCMode -coupling_c_th         0.1
[05/08 12:21:59     15s] setExtractRCMode -engine                preRoute
[05/08 12:21:59     15s] setExtractRCMode -relative_c_th         1
[05/08 12:21:59     15s] setExtractRCMode -total_c_th            0
[05/08 12:21:59     15s] setDelayCalMode -enable_high_fanout     true
[05/08 12:21:59     15s] setDelayCalMode -engine                 aae
[05/08 12:21:59     15s] setDelayCalMode -ignoreNetLoad          false
[05/08 12:21:59     15s] setDelayCalMode -socv_accuracy_mode     low
[05/08 12:21:59     15s] setAnalysisMode -analysisType           onChipVariation
[05/08 12:21:59     15s] setAnalysisMode -checkType              setup
[05/08 12:21:59     15s] setAnalysisMode -clkSrcPath             false
[05/08 12:21:59     15s] setAnalysisMode -clockPropagation       forcedIdeal
[05/08 12:21:59     15s] setAnalysisMode -cppr                   both
[05/08 12:21:59     15s] setRouteMode -earlyGlobalMaxRouteLayer  4
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:15.7/0:00:17.0 (0.9), mem = 1522.7M
[05/08 12:21:59     15s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/08 12:21:59     15s] *** Starting GigaPlace ***
[05/08 12:21:59     15s] #optDebug: fT-E <X 2 3 1 0>
[05/08 12:21:59     15s] OPERPROF: Starting DPlace-Init at level 1, MEM:1522.7M, EPOCH TIME: 1746699719.337527
[05/08 12:21:59     15s] # Init pin-track-align, new floorplan.
[05/08 12:21:59     15s] Processing tracks to init pin-track alignment.
[05/08 12:21:59     15s] z: 2, totalTracks: 1
[05/08 12:21:59     15s] z: 4, totalTracks: 1
[05/08 12:21:59     15s] z: 6, totalTracks: 1
[05/08 12:21:59     15s] z: 8, totalTracks: 1
[05/08 12:21:59     15s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:21:59     15s] All LLGs are deleted
[05/08 12:21:59     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:21:59     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:21:59     15s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1522.7M, EPOCH TIME: 1746699719.523948
[05/08 12:21:59     15s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1522.7M, EPOCH TIME: 1746699719.524129
[05/08 12:21:59     15s] # Building TOP llgBox search-tree.
[05/08 12:21:59     15s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:21:59     15s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1522.7M, EPOCH TIME: 1746699719.524612
[05/08 12:21:59     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:21:59     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:21:59     15s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1522.7M, EPOCH TIME: 1746699719.526819
[05/08 12:21:59     15s] Max number of tech site patterns supported in site array is 256.
[05/08 12:21:59     15s] Core basic site is CoreSite
[05/08 12:21:59     15s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1522.7M, EPOCH TIME: 1746699719.560399
[05/08 12:21:59     15s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f12bf2f4ec0.
[05/08 12:21:59     15s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/08 12:21:59     15s] After signature check, allow fast init is false, keep pre-filter is false.
[05/08 12:21:59     15s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/08 12:21:59     15s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:1650.7M, EPOCH TIME: 1746699719.562628
[05/08 12:21:59     15s] Use non-trimmed site array because memory saving is not enough.
[05/08 12:21:59     15s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[05/08 12:21:59     15s] SiteArray: use 761,856 bytes
[05/08 12:21:59     15s] SiteArray: current memory after site array memory allocation 1651.4M
[05/08 12:21:59     15s] SiteArray: FP blocked sites are writable
[05/08 12:21:59     15s] PD TOP has 0 placeable physical insts.
[05/08 12:21:59     15s] Estimated cell power/ground rail width = 0.160 um
[05/08 12:21:59     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 12:21:59     15s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1651.4M, EPOCH TIME: 1746699719.564280
[05/08 12:21:59     15s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.010, MEM:1651.4M, EPOCH TIME: 1746699719.573896
[05/08 12:21:59     15s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[05/08 12:21:59     15s] Atter site array init, number of instance map data is 0.
[05/08 12:21:59     15s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.049, REAL:0.049, MEM:1651.4M, EPOCH TIME: 1746699719.575453
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:21:59     15s] OPERPROF:     Starting CMU at level 3, MEM:1651.4M, EPOCH TIME: 1746699719.576733
[05/08 12:21:59     15s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1651.4M, EPOCH TIME: 1746699719.576954
[05/08 12:21:59     15s] 
[05/08 12:21:59     15s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:21:59     15s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.053, MEM:1651.4M, EPOCH TIME: 1746699719.578037
[05/08 12:21:59     15s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1651.4M, EPOCH TIME: 1746699719.578058
[05/08 12:21:59     15s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1659.4M, EPOCH TIME: 1746699719.578371
[05/08 12:21:59     15s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1659.4MB).
[05/08 12:21:59     15s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.241, REAL:0.244, MEM:1659.4M, EPOCH TIME: 1746699719.581301
[05/08 12:21:59     15s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1659.4M, EPOCH TIME: 1746699719.581324
[05/08 12:21:59     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:21:59     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:21:59     15s] All LLGs are deleted
[05/08 12:21:59     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:21:59     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:21:59     15s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1659.4M, EPOCH TIME: 1746699719.582096
[05/08 12:21:59     15s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1659.4M, EPOCH TIME: 1746699719.582174
[05/08 12:21:59     15s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1656.4M, EPOCH TIME: 1746699719.583657
[05/08 12:21:59     15s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:15.9/0:00:17.3 (0.9), mem = 1656.4M
[05/08 12:21:59     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 12:21:59     15s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 194, percentage of missing scan cell = 0.00% (0 / 194)
[05/08 12:21:59     15s] no activity file in design. spp won't run.
[05/08 12:21:59     15s] #Start colorize_geometry on Thu May  8 12:21:59 2025
[05/08 12:21:59     15s] #
[05/08 12:21:59     15s] ### Time Record (colorize_geometry) is installed.
[05/08 12:21:59     15s] ### Time Record (Pre Callback) is installed.
[05/08 12:21:59     15s] ### Time Record (Pre Callback) is uninstalled.
[05/08 12:21:59     15s] ### Time Record (DB Import) is installed.
[05/08 12:21:59     15s] #create default rule from bind_ndr_rule rule=0x7f12eae88c10 0x7f12c0ab8568
[05/08 12:22:00     16s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=813393535 placement=1144108932 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[05/08 12:22:00     16s] ### Time Record (DB Import) is uninstalled.
[05/08 12:22:00     16s] ### Time Record (DB Export) is installed.
[05/08 12:22:00     16s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=813393535 placement=1144108932 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[05/08 12:22:00     16s] ### Time Record (DB Export) is uninstalled.
[05/08 12:22:00     16s] ### Time Record (Post Callback) is installed.
[05/08 12:22:00     16s] ### Time Record (Post Callback) is uninstalled.
[05/08 12:22:00     16s] #
[05/08 12:22:00     16s] #colorize_geometry statistics:
[05/08 12:22:00     16s] #Cpu time = 00:00:00
[05/08 12:22:00     16s] #Elapsed time = 00:00:00
[05/08 12:22:00     16s] #Increased memory = 83.93 (MB)
[05/08 12:22:00     16s] #Total memory = 1563.28 (MB)
[05/08 12:22:00     16s] #Peak memory = 1564.19 (MB)
[05/08 12:22:00     16s] #Number of warnings = 0
[05/08 12:22:00     16s] #Total number of warnings = 1
[05/08 12:22:00     16s] #Number of fails = 0
[05/08 12:22:00     16s] #Total number of fails = 0
[05/08 12:22:00     16s] #Complete colorize_geometry on Thu May  8 12:22:00 2025
[05/08 12:22:00     16s] #
[05/08 12:22:00     16s] ### Time Record (colorize_geometry) is uninstalled.
[05/08 12:22:00     16s] ### 
[05/08 12:22:00     16s] ###   Scalability Statistics
[05/08 12:22:00     16s] ### 
[05/08 12:22:00     16s] ### ------------------------+----------------+----------------+----------------+
[05/08 12:22:00     16s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/08 12:22:00     16s] ### ------------------------+----------------+----------------+----------------+
[05/08 12:22:00     16s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/08 12:22:00     16s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/08 12:22:00     16s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/08 12:22:00     16s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/08 12:22:00     16s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/08 12:22:00     16s] ### ------------------------+----------------+----------------+----------------+
[05/08 12:22:00     16s] ### 
[05/08 12:22:00     16s] {MMLU 0 0 2289}
[05/08 12:22:00     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.5 mem=1741.4M
[05/08 12:22:00     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.5 mem=1741.4M
[05/08 12:22:00     16s] *** Start deleteBufferTree ***
[05/08 12:22:00     16s] Turning on -handlePartition option for MSV flow
[05/08 12:22:00     16s] Info: Detect buffers to remove automatically.
[05/08 12:22:00     16s] Analyzing netlist ...
[05/08 12:22:00     16s] Updating netlist
[05/08 12:22:00     16s] 
[05/08 12:22:00     16s] *summary: 3 instances (buffers/inverters) removed
[05/08 12:22:00     16s] *** Finish deleteBufferTree (0:00:00.1) ***
[05/08 12:22:00     16s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/08 12:22:00     16s] Info: 1 threads available for lower-level modules during optimization.
[05/08 12:22:00     16s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1807.3M, EPOCH TIME: 1746699720.315750
[05/08 12:22:00     16s] Deleted 0 physical inst  (cell - / prefix -).
[05/08 12:22:00     16s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.005, MEM:1807.3M, EPOCH TIME: 1746699720.320650
[05/08 12:22:00     16s] INFO: #ExclusiveGroups=0
[05/08 12:22:00     16s] INFO: There are no Exclusive Groups.
[05/08 12:22:00     16s] No user-set net weight.
[05/08 12:22:00     16s] Net fanout histogram:
[05/08 12:22:00     16s] 2		: 1436 (66.6%) nets
[05/08 12:22:00     16s] 3		: 306 (14.2%) nets
[05/08 12:22:00     16s] 4     -	14	: 393 (18.2%) nets
[05/08 12:22:00     16s] 15    -	39	: 3 (0.1%) nets
[05/08 12:22:00     16s] 40    -	79	: 15 (0.7%) nets
[05/08 12:22:00     16s] 80    -	159	: 3 (0.1%) nets
[05/08 12:22:00     16s] 160   -	319	: 0 (0.0%) nets
[05/08 12:22:00     16s] 320   -	639	: 0 (0.0%) nets
[05/08 12:22:00     16s] 640   -	1279	: 0 (0.0%) nets
[05/08 12:22:00     16s] 1280  -	2559	: 0 (0.0%) nets
[05/08 12:22:00     16s] 2560  -	5119	: 0 (0.0%) nets
[05/08 12:22:00     16s] 5120+		: 0 (0.0%) nets
[05/08 12:22:00     16s] no activity file in design. spp won't run.
[05/08 12:22:00     16s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/08 12:22:00     16s] Scan chains were not defined.
[05/08 12:22:00     16s] Processing tracks to init pin-track alignment.
[05/08 12:22:00     16s] z: 2, totalTracks: 1
[05/08 12:22:00     16s] z: 4, totalTracks: 1
[05/08 12:22:00     16s] z: 6, totalTracks: 1
[05/08 12:22:00     16s] z: 8, totalTracks: 1
[05/08 12:22:00     16s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:00     16s] All LLGs are deleted
[05/08 12:22:00     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:00     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:00     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1807.3M, EPOCH TIME: 1746699720.328686
[05/08 12:22:00     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1807.3M, EPOCH TIME: 1746699720.328838
[05/08 12:22:00     16s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:00     16s] #std cell=1817 (0 fixed + 1817 movable) #buf cell=0 #inv cell=70 #block=0 (0 floating + 0 preplaced)
[05/08 12:22:00     16s] #ioInst=0 #net=2156 #term=7066 #term/net=3.28, #fixedIo=0, #floatIo=0, #fixedPin=524, #floatPin=0
[05/08 12:22:00     16s] stdCell: 1817 single + 0 double + 0 multi
[05/08 12:22:00     16s] Total standard cell length = 2.3444 (mm), area = 0.0040 (mm^2)
[05/08 12:22:00     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1807.3M, EPOCH TIME: 1746699720.329323
[05/08 12:22:00     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:00     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:00     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1807.3M, EPOCH TIME: 1746699720.331507
[05/08 12:22:00     16s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:00     16s] Core basic site is CoreSite
[05/08 12:22:00     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1807.3M, EPOCH TIME: 1746699720.364861
[05/08 12:22:00     16s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:00     16s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/08 12:22:00     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1807.3M, EPOCH TIME: 1746699720.365783
[05/08 12:22:00     16s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[05/08 12:22:00     16s] SiteArray: use 761,856 bytes
[05/08 12:22:00     16s] SiteArray: current memory after site array memory allocation 1807.3M
[05/08 12:22:00     16s] SiteArray: FP blocked sites are writable
[05/08 12:22:00     16s] PD TOP has 0 placeable physical insts.
[05/08 12:22:00     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 12:22:00     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1807.3M, EPOCH TIME: 1746699720.367381
[05/08 12:22:00     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:1807.3M, EPOCH TIME: 1746699720.377015
[05/08 12:22:00     16s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[05/08 12:22:00     16s] Atter site array init, number of instance map data is 0.
[05/08 12:22:00     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.046, REAL:0.047, MEM:1807.3M, EPOCH TIME: 1746699720.378199
[05/08 12:22:00     16s] 
[05/08 12:22:00     16s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:00     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.049, MEM:1807.3M, EPOCH TIME: 1746699720.378790
[05/08 12:22:00     16s] 
[05/08 12:22:00     16s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:00     16s] Average module density = 0.086.
[05/08 12:22:00     16s] Density for the design = 0.086.
[05/08 12:22:00     16s]        = stdcell_area 11722 sites (4009 um^2) / alloc_area 136850 sites (46803 um^2).
[05/08 12:22:00     16s] Pin Density = 0.05163.
[05/08 12:22:00     16s]             = total # of pins 7066 / total area 136850.
[05/08 12:22:00     16s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1807.3M, EPOCH TIME: 1746699720.381360
[05/08 12:22:00     16s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.001, MEM:1807.3M, EPOCH TIME: 1746699720.382006
[05/08 12:22:00     16s] OPERPROF: Starting pre-place ADS at level 1, MEM:1807.3M, EPOCH TIME: 1746699720.384150
[05/08 12:22:00     16s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1807.3M, EPOCH TIME: 1746699720.389861
[05/08 12:22:00     16s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1807.3M, EPOCH TIME: 1746699720.389883
[05/08 12:22:00     16s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1807.3M, EPOCH TIME: 1746699720.389915
[05/08 12:22:00     16s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1807.3M, EPOCH TIME: 1746699720.389937
[05/08 12:22:00     16s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1807.3M, EPOCH TIME: 1746699720.389951
[05/08 12:22:00     16s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:1807.3M, EPOCH TIME: 1746699720.391033
[05/08 12:22:00     16s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1807.3M, EPOCH TIME: 1746699720.391051
[05/08 12:22:00     16s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1807.3M, EPOCH TIME: 1746699720.391553
[05/08 12:22:00     16s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.002, REAL:0.002, MEM:1807.3M, EPOCH TIME: 1746699720.391569
[05/08 12:22:00     16s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.002, REAL:0.002, MEM:1807.3M, EPOCH TIME: 1746699720.391615
[05/08 12:22:00     16s] ADSU 0.086 -> 0.097. site 136850.000 -> 121018.150. GS 13.680
[05/08 12:22:00     16s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.005, REAL:0.009, MEM:1807.3M, EPOCH TIME: 1746699720.393117
[05/08 12:22:00     16s] OPERPROF: Starting spMPad at level 1, MEM:1807.3M, EPOCH TIME: 1746699720.393231
[05/08 12:22:00     16s] OPERPROF:   Starting spContextMPad at level 2, MEM:1807.3M, EPOCH TIME: 1746699720.393284
[05/08 12:22:00     16s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1807.3M, EPOCH TIME: 1746699720.393300
[05/08 12:22:00     16s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1807.3M, EPOCH TIME: 1746699720.393314
[05/08 12:22:00     16s] Initial padding reaches pin density 0.393 for top
[05/08 12:22:00     16s] InitPadU 0.097 -> 0.180 for top
[05/08 12:22:00     16s] 
[05/08 12:22:00     16s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1807.3M, EPOCH TIME: 1746699720.400989
[05/08 12:22:00     16s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1807.3M, EPOCH TIME: 1746699720.401727
[05/08 12:22:00     16s] === lastAutoLevel = 8 
[05/08 12:22:00     16s] OPERPROF: Starting spInitNetWt at level 1, MEM:1807.3M, EPOCH TIME: 1746699720.404036
[05/08 12:22:00     16s] no activity file in design. spp won't run.
[05/08 12:22:00     16s] [spp] 0
[05/08 12:22:00     16s] [adp] 0:1:1:3
[05/08 12:22:00     16s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.002, MEM:1807.3M, EPOCH TIME: 1746699720.406089
[05/08 12:22:00     16s] Clock gating cells determined by native netlist tracing.
[05/08 12:22:00     16s] no activity file in design. spp won't run.
[05/08 12:22:00     16s] no activity file in design. spp won't run.
[05/08 12:22:00     16s] OPERPROF: Starting npMain at level 1, MEM:1807.3M, EPOCH TIME: 1746699720.410593
[05/08 12:22:01     16s] OPERPROF:   Starting npPlace at level 2, MEM:1808.3M, EPOCH TIME: 1746699721.432379
[05/08 12:22:01     16s] Iteration  1: Total net bbox = 1.077e+05 (8.34e+04 2.44e+04)
[05/08 12:22:01     16s]               Est.  stn bbox = 1.155e+05 (8.94e+04 2.61e+04)
[05/08 12:22:01     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1812.3M
[05/08 12:22:01     16s] Iteration  2: Total net bbox = 1.077e+05 (8.34e+04 2.44e+04)
[05/08 12:22:01     16s]               Est.  stn bbox = 1.155e+05 (8.94e+04 2.61e+04)
[05/08 12:22:01     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1812.3M
[05/08 12:22:01     16s] OPERPROF:     Starting InitSKP at level 3, MEM:1812.3M, EPOCH TIME: 1746699721.470240
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 12:22:01     16s] TLC MultiMap info (StdDelay):
[05/08 12:22:01     16s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[05/08 12:22:01     16s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[05/08 12:22:01     16s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[05/08 12:22:01     16s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[05/08 12:22:01     16s]  Setting StdDelay to: 25.5ps
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Deleting Cell Server End ...
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 12:22:01     16s] TLC MultiMap info (StdDelay):
[05/08 12:22:01     16s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[05/08 12:22:01     16s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[05/08 12:22:01     16s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[05/08 12:22:01     16s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[05/08 12:22:01     16s]  Setting StdDelay to: 25.5ps
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Deleting Cell Server End ...
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 12:22:01     16s] TLC MultiMap info (StdDelay):
[05/08 12:22:01     16s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[05/08 12:22:01     16s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[05/08 12:22:01     16s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[05/08 12:22:01     16s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[05/08 12:22:01     16s]  Setting StdDelay to: 25.5ps
[05/08 12:22:01     16s] 
[05/08 12:22:01     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 12:22:02     17s] *** Finished SKP initialization (cpu=0:00:00.7, real=0:00:01.0)***
[05/08 12:22:02     17s] OPERPROF:     Finished InitSKP at level 3, CPU:0.722, REAL:0.743, MEM:1928.9M, EPOCH TIME: 1746699722.212817
[05/08 12:22:02     17s] exp_mt_sequential is set from setPlaceMode option to 1
[05/08 12:22:02     17s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/08 12:22:02     17s] place_exp_mt_interval set to default 32
[05/08 12:22:02     17s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/08 12:22:02     17s] Iteration  3: Total net bbox = 8.012e+04 (6.00e+04 2.01e+04)
[05/08 12:22:02     17s]               Est.  stn bbox = 8.621e+04 (6.37e+04 2.25e+04)
[05/08 12:22:02     17s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1946.1M
[05/08 12:22:02     18s] Iteration  4: Total net bbox = 8.186e+04 (6.21e+04 1.98e+04)
[05/08 12:22:02     18s]               Est.  stn bbox = 9.010e+04 (6.79e+04 2.22e+04)
[05/08 12:22:02     18s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1950.2M
[05/08 12:22:02     18s] Iteration  5: Total net bbox = 8.186e+04 (6.21e+04 1.98e+04)
[05/08 12:22:02     18s]               Est.  stn bbox = 9.010e+04 (6.79e+04 2.22e+04)
[05/08 12:22:02     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1950.2M
[05/08 12:22:02     18s] OPERPROF:   Finished npPlace at level 2, CPU:1.341, REAL:1.375, MEM:1950.2M, EPOCH TIME: 1746699722.807649
[05/08 12:22:02     18s] OPERPROF: Finished npMain at level 1, CPU:1.355, REAL:2.398, MEM:1950.2M, EPOCH TIME: 1746699722.808629
[05/08 12:22:02     18s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1950.2M, EPOCH TIME: 1746699722.810081
[05/08 12:22:02     18s] *Info(CAP): clkGateAware moves 1 insts, mean move: 97.41 um, max move: 97.41 um
[05/08 12:22:02     18s] *Info(CAP): max move on inst (RC_CG_HIER_INST0/RC_CGIC_INST): (31.52, 158.15) --> (96.50, 125.72)
[05/08 12:22:02     18s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1950.2M, EPOCH TIME: 1746699722.810309
[05/08 12:22:02     18s] OPERPROF: Starting npMain at level 1, MEM:1950.2M, EPOCH TIME: 1746699722.810392
[05/08 12:22:02     18s] OPERPROF:   Starting npPlace at level 2, MEM:1950.2M, EPOCH TIME: 1746699722.814825
[05/08 12:22:05     20s] Iteration  6: Total net bbox = 8.506e+04 (6.21e+04 2.30e+04)
[05/08 12:22:05     20s]               Est.  stn bbox = 9.379e+04 (6.75e+04 2.63e+04)
[05/08 12:22:05     20s]               cpu = 0:00:02.2 real = 0:00:03.0 mem = 1946.2M
[05/08 12:22:05     20s] OPERPROF:   Finished npPlace at level 2, CPU:2.244, REAL:2.256, MEM:1946.2M, EPOCH TIME: 1746699725.070524
[05/08 12:22:05     20s] OPERPROF: Finished npMain at level 1, CPU:2.253, REAL:2.266, MEM:1946.2M, EPOCH TIME: 1746699725.075958
[05/08 12:22:05     20s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1946.2M, EPOCH TIME: 1746699725.076243
[05/08 12:22:05     20s] *Info(CAP): clkGateAware moves 1 insts, mean move: 78.84 um, max move: 78.84 um
[05/08 12:22:05     20s] *Info(CAP): max move on inst (RC_CG_HIER_INST0/RC_CGIC_INST): (51.81, 161.58) --> (96.41, 127.34)
[05/08 12:22:05     20s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1946.2M, EPOCH TIME: 1746699725.076473
[05/08 12:22:05     20s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1946.2M, EPOCH TIME: 1746699725.076542
[05/08 12:22:05     20s] Starting Early Global Route rough congestion estimation: mem = 1946.2M
[05/08 12:22:05     20s] (I)      ==================== Layers =====================
[05/08 12:22:05     20s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:05     20s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/08 12:22:05     20s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:05     20s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/08 12:22:05     20s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/08 12:22:05     20s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:05     20s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/08 12:22:05     20s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/08 12:22:05     20s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/08 12:22:05     20s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/08 12:22:05     20s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/08 12:22:05     20s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/08 12:22:05     20s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/08 12:22:05     20s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/08 12:22:05     20s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/08 12:22:05     20s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/08 12:22:05     20s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/08 12:22:05     20s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/08 12:22:05     20s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/08 12:22:05     20s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/08 12:22:05     20s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:05     20s] (I)      Started Import and model ( Curr Mem: 1946.25 MB )
[05/08 12:22:05     20s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:05     20s] (I)      == Non-default Options ==
[05/08 12:22:05     20s] (I)      Print mode                                         : 2
[05/08 12:22:05     20s] (I)      Stop if highly congested                           : false
[05/08 12:22:05     20s] (I)      Maximum routing layer                              : 4
[05/08 12:22:05     20s] (I)      Assign partition pins                              : false
[05/08 12:22:05     20s] (I)      Support large GCell                                : true
[05/08 12:22:05     20s] (I)      Number of threads                                  : 1
[05/08 12:22:05     20s] (I)      Number of rows per GCell                           : 8
[05/08 12:22:05     20s] (I)      Max num rows per GCell                             : 32
[05/08 12:22:05     20s] (I)      Method to set GCell size                           : row
[05/08 12:22:05     20s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[05/08 12:22:05     20s] (I)      Use row-based GCell size
[05/08 12:22:05     20s] (I)      Use row-based GCell align
[05/08 12:22:05     20s] (I)      layer 0 area = 80000
[05/08 12:22:05     20s] (I)      layer 1 area = 80000
[05/08 12:22:05     20s] (I)      layer 2 area = 80000
[05/08 12:22:05     20s] (I)      layer 3 area = 80000
[05/08 12:22:05     20s] (I)      GCell unit size   : 3420
[05/08 12:22:05     20s] (I)      GCell multiplier  : 8
[05/08 12:22:05     20s] (I)      GCell row height  : 3420
[05/08 12:22:05     20s] (I)      Actual row height : 3420
[05/08 12:22:05     20s] (I)      GCell align ref   : 60000 60040
[05/08 12:22:05     20s] [NR-eGR] Track table information for default rule: 
[05/08 12:22:05     20s] [NR-eGR] Metal1 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal2 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal3 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal4 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal5 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal6 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal7 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal8 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal9 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal10 has single uniform track structure
[05/08 12:22:05     20s] [NR-eGR] Metal11 has single uniform track structure
[05/08 12:22:05     20s] (I)      ==================== Default via =====================
[05/08 12:22:05     20s] (I)      +----+------------------+----------------------------+
[05/08 12:22:05     20s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 12:22:05     20s] (I)      +----+------------------+----------------------------+
[05/08 12:22:05     20s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 12:22:05     20s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 12:22:05     20s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 12:22:05     20s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 12:22:05     20s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 12:22:05     20s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 12:22:05     20s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 12:22:05     20s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 12:22:05     20s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 12:22:05     20s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 12:22:05     20s] (I)      +----+------------------+----------------------------+
[05/08 12:22:05     20s] [NR-eGR] Read 14848 PG shapes
[05/08 12:22:05     20s] [NR-eGR] Read 0 clock shapes
[05/08 12:22:05     20s] [NR-eGR] Read 0 other shapes
[05/08 12:22:05     20s] [NR-eGR] #Routing Blockages  : 0
[05/08 12:22:05     20s] [NR-eGR] #Instance Blockages : 0
[05/08 12:22:05     20s] [NR-eGR] #PG Blockages       : 14848
[05/08 12:22:05     20s] [NR-eGR] #Halo Blockages     : 0
[05/08 12:22:05     20s] [NR-eGR] #Boundary Blockages : 0
[05/08 12:22:05     20s] [NR-eGR] #Clock Blockages    : 0
[05/08 12:22:05     20s] [NR-eGR] #Other Blockages    : 0
[05/08 12:22:05     20s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/08 12:22:05     20s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 12:22:05     20s] [NR-eGR] Read 2156 nets ( ignored 0 )
[05/08 12:22:05     20s] (I)      early_global_route_priority property id does not exist.
[05/08 12:22:05     20s] (I)      Read Num Blocks=14848  Num Prerouted Wires=0  Num CS=0
[05/08 12:22:05     20s] (I)      Layer 1 (V) : #blockages 4948 : #preroutes 0
[05/08 12:22:05     20s] (I)      Layer 2 (H) : #blockages 4950 : #preroutes 0
[05/08 12:22:05     20s] (I)      Layer 3 (V) : #blockages 4950 : #preroutes 0
[05/08 12:22:05     20s] (I)      Number of ignored nets                =      0
[05/08 12:22:05     20s] (I)      Number of connected nets              =      0
[05/08 12:22:05     20s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/08 12:22:05     20s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/08 12:22:05     20s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/08 12:22:05     20s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/08 12:22:05     20s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 12:22:05     20s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/08 12:22:05     20s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/08 12:22:05     20s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 12:22:05     20s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 12:22:05     20s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[05/08 12:22:05     20s] (I)      Ndr track 0 does not exist
[05/08 12:22:05     20s] (I)      ---------------------Grid Graph Info--------------------
[05/08 12:22:05     20s] (I)      Routing area        : (0, 0) - (580000, 528200)
[05/08 12:22:05     20s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[05/08 12:22:05     20s] (I)      Site width          :   400  (dbu)
[05/08 12:22:05     20s] (I)      Row height          :  3420  (dbu)
[05/08 12:22:05     20s] (I)      GCell row height    :  3420  (dbu)
[05/08 12:22:05     20s] (I)      GCell width         : 27360  (dbu)
[05/08 12:22:05     20s] (I)      GCell height        : 27360  (dbu)
[05/08 12:22:05     20s] (I)      Grid                :    22    20     4
[05/08 12:22:05     20s] (I)      Layer numbers       :     1     2     3     4
[05/08 12:22:05     20s] (I)      Vertical capacity   :     0 27360     0 27360
[05/08 12:22:05     20s] (I)      Horizontal capacity :     0     0 27360     0
[05/08 12:22:05     20s] (I)      Default wire width  :   120   160   160   160
[05/08 12:22:05     20s] (I)      Default wire space  :   120   140   140   140
[05/08 12:22:05     20s] (I)      Default wire pitch  :   240   300   300   300
[05/08 12:22:05     20s] (I)      Default pitch size  :   240   400   380   400
[05/08 12:22:05     20s] (I)      First track coord   :   190   200   190   200
[05/08 12:22:05     20s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40
[05/08 12:22:05     20s] (I)      Total num of tracks :  1390  1450  1390  1450
[05/08 12:22:05     20s] (I)      Num of masks        :     1     1     1     1
[05/08 12:22:05     20s] (I)      Num of trim masks   :     0     0     0     0
[05/08 12:22:05     20s] (I)      --------------------------------------------------------
[05/08 12:22:05     20s] 
[05/08 12:22:05     20s] [NR-eGR] ============ Routing rule table ============
[05/08 12:22:05     20s] [NR-eGR] Rule id: 0  Nets: 2156
[05/08 12:22:05     20s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/08 12:22:05     20s] (I)                    Layer    2    3    4 
[05/08 12:22:05     20s] (I)                    Pitch  400  380  400 
[05/08 12:22:05     20s] (I)             #Used tracks    1    1    1 
[05/08 12:22:05     20s] (I)       #Fully used tracks    1    1    1 
[05/08 12:22:05     20s] [NR-eGR] ========================================
[05/08 12:22:05     20s] [NR-eGR] 
[05/08 12:22:05     20s] (I)      =============== Blocked Tracks ===============
[05/08 12:22:05     20s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:05     20s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/08 12:22:05     20s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:05     20s] (I)      |     1 |       0 |        0 |         0.00% |
[05/08 12:22:05     20s] (I)      |     2 |   29000 |     6992 |        24.11% |
[05/08 12:22:05     20s] (I)      |     3 |   30580 |     4468 |        14.61% |
[05/08 12:22:05     20s] (I)      |     4 |   29000 |     7456 |        25.71% |
[05/08 12:22:05     20s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:05     20s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1946.25 MB )
[05/08 12:22:05     20s] (I)      Reset routing kernel
[05/08 12:22:05     20s] (I)      numLocalWires=6093  numGlobalNetBranches=1658  numLocalNetBranches=1408
[05/08 12:22:05     20s] (I)      totalPins=7066  totalGlobalPin=2956 (41.83%)
[05/08 12:22:05     20s] (I)      total 2D Cap : 84117 = (28966 H, 55151 V)
[05/08 12:22:05     20s] (I)      
[05/08 12:22:05     20s] (I)      ============  Phase 1a Route ============
[05/08 12:22:05     20s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 12:22:05     20s] (I)      Usage: 6477 = (4589 H, 1888 V) = (15.84% H, 3.42% V) = (6.278e+04um H, 2.583e+04um V)
[05/08 12:22:05     20s] (I)      
[05/08 12:22:05     20s] (I)      ============  Phase 1b Route ============
[05/08 12:22:05     20s] (I)      Usage: 6477 = (4589 H, 1888 V) = (15.84% H, 3.42% V) = (6.278e+04um H, 2.583e+04um V)
[05/08 12:22:05     20s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/08 12:22:05     20s] 
[05/08 12:22:05     20s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 12:22:05     20s] Finished Early Global Route rough congestion estimation: mem = 1946.2M
[05/08 12:22:05     20s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.036, REAL:0.081, MEM:1946.2M, EPOCH TIME: 1746699725.157836
[05/08 12:22:05     20s] earlyGlobalRoute rough estimation gcell size 8 row height
[05/08 12:22:05     20s] OPERPROF: Starting CDPad at level 1, MEM:1946.2M, EPOCH TIME: 1746699725.157941
[05/08 12:22:05     20s] CDPadU 0.180 -> 0.180. R=0.097, N=1817, GS=13.680
[05/08 12:22:05     20s] OPERPROF: Finished CDPad at level 1, CPU:0.012, REAL:0.012, MEM:1946.2M, EPOCH TIME: 1746699725.170014
[05/08 12:22:05     20s] OPERPROF: Starting npMain at level 1, MEM:1946.2M, EPOCH TIME: 1746699725.170340
[05/08 12:22:05     20s] OPERPROF:   Starting npPlace at level 2, MEM:1946.2M, EPOCH TIME: 1746699725.180197
[05/08 12:22:05     20s] OPERPROF:   Finished npPlace at level 2, CPU:0.028, REAL:0.028, MEM:1946.2M, EPOCH TIME: 1746699725.208082
[05/08 12:22:05     20s] OPERPROF: Finished npMain at level 1, CPU:0.043, REAL:0.043, MEM:1946.2M, EPOCH TIME: 1746699725.213752
[05/08 12:22:05     20s] Global placement CDP skipped at cutLevel 7.
[05/08 12:22:05     20s] Iteration  7: Total net bbox = 8.569e+04 (6.24e+04 2.33e+04)
[05/08 12:22:05     20s]               Est.  stn bbox = 9.443e+04 (6.78e+04 2.66e+04)
[05/08 12:22:05     20s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1946.2M
[05/08 12:22:05     20s] Iteration  8: Total net bbox = 8.569e+04 (6.24e+04 2.33e+04)
[05/08 12:22:05     20s]               Est.  stn bbox = 9.443e+04 (6.78e+04 2.66e+04)
[05/08 12:22:05     20s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1946.2M
[05/08 12:22:05     20s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1946.2M, EPOCH TIME: 1746699725.218076
[05/08 12:22:05     20s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 12:22:05     20s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1946.2M, EPOCH TIME: 1746699725.218200
[05/08 12:22:05     20s] OPERPROF: Starting npMain at level 1, MEM:1946.2M, EPOCH TIME: 1746699725.218289
[05/08 12:22:05     20s] OPERPROF:   Starting npPlace at level 2, MEM:1946.2M, EPOCH TIME: 1746699725.223208
[05/08 12:22:06     21s] OPERPROF:   Finished npPlace at level 2, CPU:1.578, REAL:1.606, MEM:1946.2M, EPOCH TIME: 1746699726.829588
[05/08 12:22:06     21s] OPERPROF: Finished npMain at level 1, CPU:1.588, REAL:1.616, MEM:1946.2M, EPOCH TIME: 1746699726.834505
[05/08 12:22:06     21s] Legalizing MH Cells... 0 / 0 (level 5)
[05/08 12:22:06     21s] No instances found in the vector
[05/08 12:22:06     21s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1946.2M, DRC: 0)
[05/08 12:22:06     21s] 0 (out of 0) MH cells were successfully legalized.
[05/08 12:22:06     21s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1946.2M, EPOCH TIME: 1746699726.834841
[05/08 12:22:06     21s] *Info(CAP): clkGateAware moves 1 insts, mean move: 16.98 um, max move: 16.98 um
[05/08 12:22:06     21s] *Info(CAP): max move on inst (RC_CG_HIER_INST0/RC_CGIC_INST): (88.37, 130.09) --> (101.34, 126.09)
[05/08 12:22:06     21s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1946.2M, EPOCH TIME: 1746699726.835021
[05/08 12:22:06     21s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1946.2M, EPOCH TIME: 1746699726.835082
[05/08 12:22:06     21s] Starting Early Global Route rough congestion estimation: mem = 1946.2M
[05/08 12:22:06     21s] (I)      ==================== Layers =====================
[05/08 12:22:06     21s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:06     21s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/08 12:22:06     21s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:06     21s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/08 12:22:06     21s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/08 12:22:06     21s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:06     21s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/08 12:22:06     21s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/08 12:22:06     21s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/08 12:22:06     21s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/08 12:22:06     21s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/08 12:22:06     21s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/08 12:22:06     21s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/08 12:22:06     21s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/08 12:22:06     21s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/08 12:22:06     21s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/08 12:22:06     21s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/08 12:22:06     21s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/08 12:22:06     21s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/08 12:22:06     21s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/08 12:22:06     21s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:06     21s] (I)      Started Import and model ( Curr Mem: 1946.25 MB )
[05/08 12:22:06     21s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:06     21s] (I)      == Non-default Options ==
[05/08 12:22:06     21s] (I)      Print mode                                         : 2
[05/08 12:22:06     21s] (I)      Stop if highly congested                           : false
[05/08 12:22:06     21s] (I)      Maximum routing layer                              : 4
[05/08 12:22:06     21s] (I)      Assign partition pins                              : false
[05/08 12:22:06     21s] (I)      Support large GCell                                : true
[05/08 12:22:06     21s] (I)      Number of threads                                  : 1
[05/08 12:22:06     21s] (I)      Number of rows per GCell                           : 4
[05/08 12:22:06     21s] (I)      Max num rows per GCell                             : 32
[05/08 12:22:06     21s] (I)      Method to set GCell size                           : row
[05/08 12:22:06     21s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[05/08 12:22:06     21s] (I)      Use row-based GCell size
[05/08 12:22:06     21s] (I)      Use row-based GCell align
[05/08 12:22:06     21s] (I)      layer 0 area = 80000
[05/08 12:22:06     21s] (I)      layer 1 area = 80000
[05/08 12:22:06     21s] (I)      layer 2 area = 80000
[05/08 12:22:06     21s] (I)      layer 3 area = 80000
[05/08 12:22:06     21s] (I)      GCell unit size   : 3420
[05/08 12:22:06     21s] (I)      GCell multiplier  : 4
[05/08 12:22:06     21s] (I)      GCell row height  : 3420
[05/08 12:22:06     21s] (I)      Actual row height : 3420
[05/08 12:22:06     21s] (I)      GCell align ref   : 60000 60040
[05/08 12:22:06     21s] [NR-eGR] Track table information for default rule: 
[05/08 12:22:06     21s] [NR-eGR] Metal1 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal2 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal3 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal4 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal5 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal6 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal7 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal8 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal9 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal10 has single uniform track structure
[05/08 12:22:06     21s] [NR-eGR] Metal11 has single uniform track structure
[05/08 12:22:06     21s] (I)      ==================== Default via =====================
[05/08 12:22:06     21s] (I)      +----+------------------+----------------------------+
[05/08 12:22:06     21s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 12:22:06     21s] (I)      +----+------------------+----------------------------+
[05/08 12:22:06     21s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 12:22:06     21s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 12:22:06     21s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 12:22:06     21s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 12:22:06     21s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 12:22:06     21s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 12:22:06     21s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 12:22:06     21s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 12:22:06     21s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 12:22:06     21s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 12:22:06     21s] (I)      +----+------------------+----------------------------+
[05/08 12:22:06     21s] [NR-eGR] Read 14848 PG shapes
[05/08 12:22:06     21s] [NR-eGR] Read 0 clock shapes
[05/08 12:22:06     21s] [NR-eGR] Read 0 other shapes
[05/08 12:22:06     21s] [NR-eGR] #Routing Blockages  : 0
[05/08 12:22:06     21s] [NR-eGR] #Instance Blockages : 0
[05/08 12:22:06     21s] [NR-eGR] #PG Blockages       : 14848
[05/08 12:22:06     21s] [NR-eGR] #Halo Blockages     : 0
[05/08 12:22:06     21s] [NR-eGR] #Boundary Blockages : 0
[05/08 12:22:06     21s] [NR-eGR] #Clock Blockages    : 0
[05/08 12:22:06     21s] [NR-eGR] #Other Blockages    : 0
[05/08 12:22:06     21s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/08 12:22:06     21s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 12:22:06     21s] [NR-eGR] Read 2156 nets ( ignored 0 )
[05/08 12:22:06     21s] (I)      early_global_route_priority property id does not exist.
[05/08 12:22:06     21s] (I)      Read Num Blocks=14848  Num Prerouted Wires=0  Num CS=0
[05/08 12:22:06     21s] (I)      Layer 1 (V) : #blockages 4948 : #preroutes 0
[05/08 12:22:06     21s] (I)      Layer 2 (H) : #blockages 4950 : #preroutes 0
[05/08 12:22:06     21s] (I)      Layer 3 (V) : #blockages 4950 : #preroutes 0
[05/08 12:22:06     21s] (I)      Number of ignored nets                =      0
[05/08 12:22:06     21s] (I)      Number of connected nets              =      0
[05/08 12:22:06     21s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/08 12:22:06     21s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/08 12:22:06     21s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/08 12:22:06     21s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/08 12:22:06     21s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 12:22:06     21s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/08 12:22:06     21s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/08 12:22:06     21s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 12:22:06     21s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 12:22:06     21s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[05/08 12:22:06     21s] (I)      Ndr track 0 does not exist
[05/08 12:22:06     21s] (I)      ---------------------Grid Graph Info--------------------
[05/08 12:22:06     21s] (I)      Routing area        : (0, 0) - (580000, 528200)
[05/08 12:22:06     21s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[05/08 12:22:06     21s] (I)      Site width          :   400  (dbu)
[05/08 12:22:06     21s] (I)      Row height          :  3420  (dbu)
[05/08 12:22:06     21s] (I)      GCell row height    :  3420  (dbu)
[05/08 12:22:06     21s] (I)      GCell width         : 13680  (dbu)
[05/08 12:22:06     21s] (I)      GCell height        : 13680  (dbu)
[05/08 12:22:06     21s] (I)      Grid                :    43    39     4
[05/08 12:22:06     21s] (I)      Layer numbers       :     1     2     3     4
[05/08 12:22:06     21s] (I)      Vertical capacity   :     0 13680     0 13680
[05/08 12:22:06     21s] (I)      Horizontal capacity :     0     0 13680     0
[05/08 12:22:06     21s] (I)      Default wire width  :   120   160   160   160
[05/08 12:22:06     21s] (I)      Default wire space  :   120   140   140   140
[05/08 12:22:06     21s] (I)      Default wire pitch  :   240   300   300   300
[05/08 12:22:06     21s] (I)      Default pitch size  :   240   400   380   400
[05/08 12:22:06     21s] (I)      First track coord   :   190   200   190   200
[05/08 12:22:06     21s] (I)      Num tracks per GCell: 57.00 34.20 36.00 34.20
[05/08 12:22:06     21s] (I)      Total num of tracks :  1390  1450  1390  1450
[05/08 12:22:06     21s] (I)      Num of masks        :     1     1     1     1
[05/08 12:22:06     21s] (I)      Num of trim masks   :     0     0     0     0
[05/08 12:22:06     21s] (I)      --------------------------------------------------------
[05/08 12:22:06     21s] 
[05/08 12:22:06     21s] [NR-eGR] ============ Routing rule table ============
[05/08 12:22:06     21s] [NR-eGR] Rule id: 0  Nets: 2156
[05/08 12:22:06     21s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/08 12:22:06     21s] (I)                    Layer    2    3    4 
[05/08 12:22:06     21s] (I)                    Pitch  400  380  400 
[05/08 12:22:06     21s] (I)             #Used tracks    1    1    1 
[05/08 12:22:06     21s] (I)       #Fully used tracks    1    1    1 
[05/08 12:22:06     21s] [NR-eGR] ========================================
[05/08 12:22:06     21s] [NR-eGR] 
[05/08 12:22:06     21s] (I)      =============== Blocked Tracks ===============
[05/08 12:22:06     21s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:06     21s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/08 12:22:06     21s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:06     21s] (I)      |     1 |       0 |        0 |         0.00% |
[05/08 12:22:06     21s] (I)      |     2 |   56550 |    13736 |        24.29% |
[05/08 12:22:06     21s] (I)      |     3 |   59770 |     6626 |        11.09% |
[05/08 12:22:06     21s] (I)      |     4 |   56550 |    14680 |        25.96% |
[05/08 12:22:06     21s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:06     21s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1946.25 MB )
[05/08 12:22:06     21s] (I)      Reset routing kernel
[05/08 12:22:06     21s] (I)      numLocalWires=4504  numGlobalNetBranches=1297  numLocalNetBranches=965
[05/08 12:22:06     21s] (I)      totalPins=7066  totalGlobalPin=4036 (57.12%)
[05/08 12:22:06     21s] (I)      total 2D Cap : 163756 = (56469 H, 107287 V)
[05/08 12:22:06     21s] (I)      
[05/08 12:22:06     21s] (I)      ============  Phase 1a Route ============
[05/08 12:22:06     21s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 12:22:06     21s] (I)      Usage: 13128 = (9322 H, 3806 V) = (16.51% H, 3.55% V) = (6.376e+04um H, 2.603e+04um V)
[05/08 12:22:06     21s] (I)      
[05/08 12:22:06     21s] (I)      ============  Phase 1b Route ============
[05/08 12:22:06     21s] (I)      Usage: 13128 = (9322 H, 3806 V) = (16.51% H, 3.55% V) = (6.376e+04um H, 2.603e+04um V)
[05/08 12:22:06     21s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/08 12:22:06     21s] 
[05/08 12:22:06     21s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 12:22:06     21s] Finished Early Global Route rough congestion estimation: mem = 1946.2M
[05/08 12:22:06     21s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.013, REAL:0.014, MEM:1946.2M, EPOCH TIME: 1746699726.848629
[05/08 12:22:06     21s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/08 12:22:06     21s] OPERPROF: Starting CDPad at level 1, MEM:1946.2M, EPOCH TIME: 1746699726.848678
[05/08 12:22:06     22s] CDPadU 0.180 -> 0.180. R=0.097, N=1817, GS=6.840
[05/08 12:22:06     22s] OPERPROF: Finished CDPad at level 1, CPU:0.007, REAL:0.007, MEM:1946.2M, EPOCH TIME: 1746699726.855557
[05/08 12:22:06     22s] OPERPROF: Starting npMain at level 1, MEM:1946.2M, EPOCH TIME: 1746699726.855677
[05/08 12:22:06     22s] OPERPROF:   Starting npPlace at level 2, MEM:1946.2M, EPOCH TIME: 1746699726.860402
[05/08 12:22:06     22s] OPERPROF:   Finished npPlace at level 2, CPU:0.011, REAL:0.011, MEM:1946.2M, EPOCH TIME: 1746699726.871204
[05/08 12:22:06     22s] OPERPROF: Finished npMain at level 1, CPU:0.017, REAL:0.018, MEM:1946.2M, EPOCH TIME: 1746699726.873389
[05/08 12:22:06     22s] Global placement CDP skipped at cutLevel 9.
[05/08 12:22:06     22s] Iteration  9: Total net bbox = 8.657e+04 (6.32e+04 2.33e+04)
[05/08 12:22:06     22s]               Est.  stn bbox = 9.534e+04 (6.87e+04 2.66e+04)
[05/08 12:22:06     22s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1946.2M
[05/08 12:22:06     22s] Iteration 10: Total net bbox = 8.657e+04 (6.32e+04 2.33e+04)
[05/08 12:22:06     22s]               Est.  stn bbox = 9.534e+04 (6.87e+04 2.66e+04)
[05/08 12:22:06     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1946.2M
[05/08 12:22:06     22s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1946.2M, EPOCH TIME: 1746699726.876196
[05/08 12:22:06     22s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 12:22:06     22s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1946.2M, EPOCH TIME: 1746699726.876296
[05/08 12:22:06     22s] Legalizing MH Cells... 0 / 0 (level 8)
[05/08 12:22:06     22s] No instances found in the vector
[05/08 12:22:06     22s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1946.2M, DRC: 0)
[05/08 12:22:06     22s] 0 (out of 0) MH cells were successfully legalized.
[05/08 12:22:06     22s] OPERPROF: Starting npMain at level 1, MEM:1946.2M, EPOCH TIME: 1746699726.876387
[05/08 12:22:06     22s] OPERPROF:   Starting npPlace at level 2, MEM:1946.2M, EPOCH TIME: 1746699726.880544
[05/08 12:22:08     23s] GP RA stats: MHOnly 0 nrInst 1817 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/08 12:22:08     23s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1978.2M, EPOCH TIME: 1746699728.787847
[05/08 12:22:08     23s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1978.2M, EPOCH TIME: 1746699728.787961
[05/08 12:22:08     23s] OPERPROF:   Finished npPlace at level 2, CPU:1.893, REAL:1.908, MEM:1962.2M, EPOCH TIME: 1746699728.788491
[05/08 12:22:08     23s] OPERPROF: Finished npMain at level 1, CPU:1.902, REAL:1.918, MEM:1946.2M, EPOCH TIME: 1746699728.793913
[05/08 12:22:08     23s] Iteration 11: Total net bbox = 8.805e+04 (6.38e+04 2.42e+04)
[05/08 12:22:08     23s]               Est.  stn bbox = 9.684e+04 (6.93e+04 2.75e+04)
[05/08 12:22:08     23s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1946.2M
[05/08 12:22:08     23s] Iteration 12: Total net bbox = 8.805e+04 (6.38e+04 2.42e+04)
[05/08 12:22:08     23s]               Est.  stn bbox = 9.684e+04 (6.93e+04 2.75e+04)
[05/08 12:22:08     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1946.2M
[05/08 12:22:08     23s] [adp] clock
[05/08 12:22:08     23s] [adp] weight, nr nets, wire length
[05/08 12:22:08     23s] [adp]      0        2  408.999000
[05/08 12:22:08     23s] [adp] data
[05/08 12:22:08     23s] [adp] weight, nr nets, wire length
[05/08 12:22:08     23s] [adp]      0     2154  87644.121500
[05/08 12:22:08     23s] [adp] 0.000000|0.000000|0.000000
[05/08 12:22:08     23s] Iteration 13: Total net bbox = 8.805e+04 (6.38e+04 2.42e+04)
[05/08 12:22:08     23s]               Est.  stn bbox = 9.684e+04 (6.93e+04 2.75e+04)
[05/08 12:22:08     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1946.2M
[05/08 12:22:08     23s] Clear WL Bound Manager after Global Placement... 
[05/08 12:22:08     23s] Finished Global Placement (cpu=0:00:07.2, real=0:00:08.0, mem=1946.2M)
[05/08 12:22:08     23s] Keep Tdgp Graph and DB for later use
[05/08 12:22:08     23s] Info: 1 clock gating cells identified, 1 (on average) moved 5/5
[05/08 12:22:08     23s] Saved padding area to DB
[05/08 12:22:08     23s] All LLGs are deleted
[05/08 12:22:08     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.2M, EPOCH TIME: 1746699728.800909
[05/08 12:22:08     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.2M, EPOCH TIME: 1746699728.801019
[05/08 12:22:08     23s] Solver runtime cpu: 0:00:06.1 real: 0:00:06.1
[05/08 12:22:08     23s] Core Placement runtime cpu: 0:00:07.1 real: 0:00:08.0
[05/08 12:22:08     23s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/08 12:22:08     23s] Type 'man IMPSP-9025' for more detail.
[05/08 12:22:08     23s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1946.2M, EPOCH TIME: 1746699728.804972
[05/08 12:22:08     23s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1946.2M, EPOCH TIME: 1746699728.805046
[05/08 12:22:08     23s] Processing tracks to init pin-track alignment.
[05/08 12:22:08     23s] z: 2, totalTracks: 1
[05/08 12:22:08     23s] z: 4, totalTracks: 1
[05/08 12:22:08     23s] z: 6, totalTracks: 1
[05/08 12:22:08     23s] z: 8, totalTracks: 1
[05/08 12:22:08     23s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:08     23s] All LLGs are deleted
[05/08 12:22:08     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     23s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1946.2M, EPOCH TIME: 1746699728.808468
[05/08 12:22:08     23s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1946.2M, EPOCH TIME: 1746699728.808576
[05/08 12:22:08     23s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:08     23s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1946.2M, EPOCH TIME: 1746699728.808903
[05/08 12:22:08     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     23s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1946.2M, EPOCH TIME: 1746699728.811097
[05/08 12:22:08     23s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:08     23s] Core basic site is CoreSite
[05/08 12:22:08     23s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1946.2M, EPOCH TIME: 1746699728.844717
[05/08 12:22:08     23s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:08     23s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:08     23s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.001, REAL:0.001, MEM:1946.2M, EPOCH TIME: 1746699728.845637
[05/08 12:22:08     23s] Fast DP-INIT is on for default
[05/08 12:22:08     23s] PD TOP has 0 placeable physical insts.
[05/08 12:22:08     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 12:22:08     23s] Atter site array init, number of instance map data is 0.
[05/08 12:22:08     23s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.036, REAL:0.036, MEM:1946.2M, EPOCH TIME: 1746699728.847234
[05/08 12:22:08     23s] 
[05/08 12:22:08     23s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:08     23s] OPERPROF:       Starting CMU at level 4, MEM:1946.2M, EPOCH TIME: 1746699728.847653
[05/08 12:22:08     23s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.005, MEM:1946.2M, EPOCH TIME: 1746699728.852773
[05/08 12:22:08     23s] 
[05/08 12:22:08     23s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:08     23s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.039, REAL:0.044, MEM:1946.2M, EPOCH TIME: 1746699728.852968
[05/08 12:22:08     23s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1946.2M, EPOCH TIME: 1746699728.852992
[05/08 12:22:08     23s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1946.2M, EPOCH TIME: 1746699728.853183
[05/08 12:22:08     23s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1946.2MB).
[05/08 12:22:08     23s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.044, REAL:0.049, MEM:1946.2M, EPOCH TIME: 1746699728.854161
[05/08 12:22:08     23s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.044, REAL:0.049, MEM:1946.2M, EPOCH TIME: 1746699728.854187
[05/08 12:22:08     23s] TDRefine: refinePlace mode is spiral
[05/08 12:22:08     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23704.1
[05/08 12:22:08     23s] OPERPROF: Starting RefinePlace at level 1, MEM:1946.2M, EPOCH TIME: 1746699728.854290
[05/08 12:22:08     23s] *** Starting refinePlace (0:00:24.0 mem=1946.2M) ***
[05/08 12:22:08     23s] Total net bbox length = 8.805e+04 (6.385e+04 2.421e+04) (ext = 6.002e+04)
[05/08 12:22:08     23s] 
[05/08 12:22:08     23s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:08     23s] # spcSbClkGt: 1
[05/08 12:22:08     23s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/08 12:22:08     23s] Skipping level-shifter placement due to all shifters are placed legally
[05/08 12:22:08     23s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:08     23s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:08     23s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:08     23s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1946.2M, EPOCH TIME: 1746699728.857956
[05/08 12:22:08     23s] Starting refinePlace ...
[05/08 12:22:08     23s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:08     23s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:08     23s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1946.2M, EPOCH TIME: 1746699728.868820
[05/08 12:22:08     23s] DDP initSite1 nrRow 119 nrJob 119
[05/08 12:22:08     23s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1946.2M, EPOCH TIME: 1746699728.868877
[05/08 12:22:08     23s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1946.2M, EPOCH TIME: 1746699728.868994
[05/08 12:22:08     23s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1946.2M, EPOCH TIME: 1746699728.869019
[05/08 12:22:08     23s] DDP markSite nrRow 119 nrJob 119
[05/08 12:22:08     23s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1946.2M, EPOCH TIME: 1746699728.869315
[05/08 12:22:08     23s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:1946.2M, EPOCH TIME: 1746699728.869360
[05/08 12:22:08     23s]   Spread Effort: high, standalone mode, useDDP on.
[05/08 12:22:08     24s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1946.2MB) @(0:00:24.0 - 0:00:24.0).
[05/08 12:22:08     24s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:08     24s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 12:22:08     24s] Placement tweakage begins.
[05/08 12:22:08     24s] wire length = 9.389e+04
[05/08 12:22:08     24s] wire length = 9.384e+04
[05/08 12:22:08     24s] Placement tweakage ends.
[05/08 12:22:08     24s] Move report: tweak moves 118 insts, mean move: 3.84 um, max move: 15.97 um 
[05/08 12:22:08     24s] 	Max move on inst (addsub_sub_dff_sw/g1085): (56.53, 168.54) --> (54.05, 155.06)
[05/08 12:22:08     24s] 
[05/08 12:22:08     24s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[05/08 12:22:08     24s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f12bf2f4ec0.
[05/08 12:22:08     24s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/08 12:22:08     24s] Move report: legalization moves 1817 insts, mean move: 1.04 um, max move: 3.60 um spiral
[05/08 12:22:08     24s] 	Max move on inst (addsub_sub_dff_lo/g1084): (58.18, 163.40) --> (58.00, 159.98)
[05/08 12:22:08     24s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:08     24s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:08     24s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1917.3MB) @(0:00:24.0 - 0:00:24.1).
[05/08 12:22:08     24s] Move report: Detail placement moves 1817 insts, mean move: 1.24 um, max move: 16.22 um 
[05/08 12:22:08     24s] 	Max move on inst (addsub_sub_dff_sw/g1085): (56.53, 168.54) --> (54.00, 154.85)
[05/08 12:22:08     24s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1917.3MB
[05/08 12:22:08     24s] Statistics of distance of Instance movement in refine placement:
[05/08 12:22:08     24s]   maximum (X+Y) =        16.22 um
[05/08 12:22:08     24s]   inst (addsub_sub_dff_sw/g1085) with max move: (56.5305, 168.54) -> (54, 154.85)
[05/08 12:22:08     24s]   mean    (X+Y) =         1.24 um
[05/08 12:22:08     24s] Summary Report:
[05/08 12:22:08     24s] Instances move: 1817 (out of 1817 movable)
[05/08 12:22:08     24s] Instances flipped: 0
[05/08 12:22:08     24s] Mean displacement: 1.24 um
[05/08 12:22:08     24s] Max displacement: 16.22 um (Instance: addsub_sub_dff_sw/g1085) (56.5305, 168.54) -> (54, 154.85)
[05/08 12:22:08     24s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1XL
[05/08 12:22:08     24s] Total instances moved : 1817
[05/08 12:22:08     24s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.066, REAL:0.080, MEM:1917.3M, EPOCH TIME: 1746699728.937979
[05/08 12:22:08     24s] Total net bbox length = 8.852e+04 (6.390e+04 2.462e+04) (ext = 5.995e+04)
[05/08 12:22:08     24s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1917.3MB
[05/08 12:22:08     24s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1917.3MB) @(0:00:24.0 - 0:00:24.1).
[05/08 12:22:08     24s] *** Finished refinePlace (0:00:24.1 mem=1917.3M) ***
[05/08 12:22:08     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23704.1
[05/08 12:22:08     24s] OPERPROF: Finished RefinePlace at level 1, CPU:0.068, REAL:0.084, MEM:1917.3M, EPOCH TIME: 1746699728.938408
[05/08 12:22:08     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1917.3M, EPOCH TIME: 1746699728.938433
[05/08 12:22:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1817).
[05/08 12:22:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] All LLGs are deleted
[05/08 12:22:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1917.3M, EPOCH TIME: 1746699728.939503
[05/08 12:22:08     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1917.3M, EPOCH TIME: 1746699728.939603
[05/08 12:22:08     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1914.3M, EPOCH TIME: 1746699728.941399
[05/08 12:22:08     24s] *** Finished Initial Placement (cpu=0:00:07.4, real=0:00:08.0, mem=1914.3M) ***
[05/08 12:22:08     24s] Processing tracks to init pin-track alignment.
[05/08 12:22:08     24s] z: 2, totalTracks: 1
[05/08 12:22:08     24s] z: 4, totalTracks: 1
[05/08 12:22:08     24s] z: 6, totalTracks: 1
[05/08 12:22:08     24s] z: 8, totalTracks: 1
[05/08 12:22:08     24s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:08     24s] All LLGs are deleted
[05/08 12:22:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1914.3M, EPOCH TIME: 1746699728.944668
[05/08 12:22:08     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1914.3M, EPOCH TIME: 1746699728.944766
[05/08 12:22:08     24s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:08     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1914.3M, EPOCH TIME: 1746699728.945059
[05/08 12:22:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1914.3M, EPOCH TIME: 1746699728.947185
[05/08 12:22:08     24s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:08     24s] Core basic site is CoreSite
[05/08 12:22:08     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1914.3M, EPOCH TIME: 1746699728.980199
[05/08 12:22:08     24s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:08     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:08     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1914.3M, EPOCH TIME: 1746699728.981126
[05/08 12:22:08     24s] Fast DP-INIT is on for default
[05/08 12:22:08     24s] PD TOP has 0 placeable physical insts.
[05/08 12:22:08     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 12:22:08     24s] Atter site array init, number of instance map data is 0.
[05/08 12:22:08     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1914.3M, EPOCH TIME: 1746699728.982636
[05/08 12:22:08     24s] 
[05/08 12:22:08     24s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:08     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.038, MEM:1914.3M, EPOCH TIME: 1746699728.983208
[05/08 12:22:08     24s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1914.3M, EPOCH TIME: 1746699728.983889
[05/08 12:22:08     24s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1914.3M, EPOCH TIME: 1746699728.984120
[05/08 12:22:08     24s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:1930.3M, EPOCH TIME: 1746699728.984802
[05/08 12:22:08     24s] powerDomain TOP : bins with density > 0.750 =  0.00 % ( 0 / 168 )
[05/08 12:22:08     24s] Density distribution unevenness ratio = 71.016%
[05/08 12:22:08     24s] Density distribution unevenness ratio (U70) = 0.000%
[05/08 12:22:08     24s] Density distribution unevenness ratio (U80) = 0.000%
[05/08 12:22:08     24s] Density distribution unevenness ratio (U90) = 0.000%
[05/08 12:22:08     24s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:1930.3M, EPOCH TIME: 1746699728.984857
[05/08 12:22:08     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1930.3M, EPOCH TIME: 1746699728.984872
[05/08 12:22:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] All LLGs are deleted
[05/08 12:22:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:08     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1930.3M, EPOCH TIME: 1746699728.985727
[05/08 12:22:08     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1930.3M, EPOCH TIME: 1746699728.985800
[05/08 12:22:08     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1930.3M, EPOCH TIME: 1746699728.987147
[05/08 12:22:08     24s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/08 12:22:08     24s] 
[05/08 12:22:08     24s] *** Start incrementalPlace ***
[05/08 12:22:08     24s] User Input Parameters:
[05/08 12:22:08     24s] - Congestion Driven    : On
[05/08 12:22:08     24s] - Timing Driven        : On
[05/08 12:22:08     24s] - Area-Violation Based : On
[05/08 12:22:08     24s] - Start Rollback Level : -5
[05/08 12:22:08     24s] - Legalized            : On
[05/08 12:22:08     24s] - Window Based         : Off
[05/08 12:22:08     24s] - eDen incr mode       : Off
[05/08 12:22:08     24s] - Small incr mode      : Off
[05/08 12:22:08     24s] 
[05/08 12:22:08     24s] No Views given, use default active views for adaptive view pruning
[05/08 12:22:08     24s] SKP will enable view:
[05/08 12:22:08     24s]   AV_0100_wc_rc125_setup
[05/08 12:22:08     24s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1932.3M, EPOCH TIME: 1746699728.994096
[05/08 12:22:09     24s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.017, MEM:1932.3M, EPOCH TIME: 1746699729.011028
[05/08 12:22:09     24s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1932.3M, EPOCH TIME: 1746699729.011077
[05/08 12:22:09     24s] Starting Early Global Route congestion estimation: mem = 1932.3M
[05/08 12:22:09     24s] (I)      ==================== Layers =====================
[05/08 12:22:09     24s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:09     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/08 12:22:09     24s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:09     24s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/08 12:22:09     24s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/08 12:22:09     24s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:09     24s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/08 12:22:09     24s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/08 12:22:09     24s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/08 12:22:09     24s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/08 12:22:09     24s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/08 12:22:09     24s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/08 12:22:09     24s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/08 12:22:09     24s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/08 12:22:09     24s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/08 12:22:09     24s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/08 12:22:09     24s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/08 12:22:09     24s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/08 12:22:09     24s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/08 12:22:09     24s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/08 12:22:09     24s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:09     24s] (I)      Started Import and model ( Curr Mem: 1932.30 MB )
[05/08 12:22:09     24s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:09     24s] (I)      == Non-default Options ==
[05/08 12:22:09     24s] (I)      Maximum routing layer                              : 4
[05/08 12:22:09     24s] (I)      Number of threads                                  : 1
[05/08 12:22:09     24s] (I)      Use non-blocking free Dbs wires                    : false
[05/08 12:22:09     24s] (I)      Method to set GCell size                           : row
[05/08 12:22:09     24s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[05/08 12:22:09     24s] (I)      Use row-based GCell size
[05/08 12:22:09     24s] (I)      Use row-based GCell align
[05/08 12:22:09     24s] (I)      layer 0 area = 80000
[05/08 12:22:09     24s] (I)      layer 1 area = 80000
[05/08 12:22:09     24s] (I)      layer 2 area = 80000
[05/08 12:22:09     24s] (I)      layer 3 area = 80000
[05/08 12:22:09     24s] (I)      GCell unit size   : 3420
[05/08 12:22:09     24s] (I)      GCell multiplier  : 1
[05/08 12:22:09     24s] (I)      GCell row height  : 3420
[05/08 12:22:09     24s] (I)      Actual row height : 3420
[05/08 12:22:09     24s] (I)      GCell align ref   : 60000 60040
[05/08 12:22:09     24s] [NR-eGR] Track table information for default rule: 
[05/08 12:22:09     24s] [NR-eGR] Metal1 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal2 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal3 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal4 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal5 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal6 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal7 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal8 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal9 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal10 has single uniform track structure
[05/08 12:22:09     24s] [NR-eGR] Metal11 has single uniform track structure
[05/08 12:22:09     24s] (I)      ==================== Default via =====================
[05/08 12:22:09     24s] (I)      +----+------------------+----------------------------+
[05/08 12:22:09     24s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 12:22:09     24s] (I)      +----+------------------+----------------------------+
[05/08 12:22:09     24s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 12:22:09     24s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 12:22:09     24s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 12:22:09     24s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 12:22:09     24s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 12:22:09     24s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 12:22:09     24s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 12:22:09     24s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 12:22:09     24s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 12:22:09     24s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 12:22:09     24s] (I)      +----+------------------+----------------------------+
[05/08 12:22:09     24s] [NR-eGR] Read 14848 PG shapes
[05/08 12:22:09     24s] [NR-eGR] Read 0 clock shapes
[05/08 12:22:09     24s] [NR-eGR] Read 0 other shapes
[05/08 12:22:09     24s] [NR-eGR] #Routing Blockages  : 0
[05/08 12:22:09     24s] [NR-eGR] #Instance Blockages : 0
[05/08 12:22:09     24s] [NR-eGR] #PG Blockages       : 14848
[05/08 12:22:09     24s] [NR-eGR] #Halo Blockages     : 0
[05/08 12:22:09     24s] [NR-eGR] #Boundary Blockages : 0
[05/08 12:22:09     24s] [NR-eGR] #Clock Blockages    : 0
[05/08 12:22:09     24s] [NR-eGR] #Other Blockages    : 0
[05/08 12:22:09     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/08 12:22:09     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 12:22:09     24s] [NR-eGR] Read 2156 nets ( ignored 0 )
[05/08 12:22:09     24s] (I)      early_global_route_priority property id does not exist.
[05/08 12:22:09     24s] (I)      Read Num Blocks=14848  Num Prerouted Wires=0  Num CS=0
[05/08 12:22:09     24s] (I)      Layer 1 (V) : #blockages 4948 : #preroutes 0
[05/08 12:22:09     24s] (I)      Layer 2 (H) : #blockages 4950 : #preroutes 0
[05/08 12:22:09     24s] (I)      Layer 3 (V) : #blockages 4950 : #preroutes 0
[05/08 12:22:09     24s] (I)      Number of ignored nets                =      0
[05/08 12:22:09     24s] (I)      Number of connected nets              =      0
[05/08 12:22:09     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/08 12:22:09     24s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/08 12:22:09     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/08 12:22:09     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/08 12:22:09     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 12:22:09     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/08 12:22:09     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/08 12:22:09     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 12:22:09     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 12:22:09     24s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[05/08 12:22:09     24s] (I)      Ndr track 0 does not exist
[05/08 12:22:09     24s] (I)      ---------------------Grid Graph Info--------------------
[05/08 12:22:09     24s] (I)      Routing area        : (0, 0) - (580000, 528200)
[05/08 12:22:09     24s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[05/08 12:22:09     24s] (I)      Site width          :   400  (dbu)
[05/08 12:22:09     24s] (I)      Row height          :  3420  (dbu)
[05/08 12:22:09     24s] (I)      GCell row height    :  3420  (dbu)
[05/08 12:22:09     24s] (I)      GCell width         :  3420  (dbu)
[05/08 12:22:09     24s] (I)      GCell height        :  3420  (dbu)
[05/08 12:22:09     24s] (I)      Grid                :   170   154     4
[05/08 12:22:09     24s] (I)      Layer numbers       :     1     2     3     4
[05/08 12:22:09     24s] (I)      Vertical capacity   :     0  3420     0  3420
[05/08 12:22:09     24s] (I)      Horizontal capacity :     0     0  3420     0
[05/08 12:22:09     24s] (I)      Default wire width  :   120   160   160   160
[05/08 12:22:09     24s] (I)      Default wire space  :   120   140   140   140
[05/08 12:22:09     24s] (I)      Default wire pitch  :   240   300   300   300
[05/08 12:22:09     24s] (I)      Default pitch size  :   240   400   380   400
[05/08 12:22:09     24s] (I)      First track coord   :   190   200   190   200
[05/08 12:22:09     24s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[05/08 12:22:09     24s] (I)      Total num of tracks :  1390  1450  1390  1450
[05/08 12:22:09     24s] (I)      Num of masks        :     1     1     1     1
[05/08 12:22:09     24s] (I)      Num of trim masks   :     0     0     0     0
[05/08 12:22:09     24s] (I)      --------------------------------------------------------
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] [NR-eGR] ============ Routing rule table ============
[05/08 12:22:09     24s] [NR-eGR] Rule id: 0  Nets: 2156
[05/08 12:22:09     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/08 12:22:09     24s] (I)                    Layer    2    3    4 
[05/08 12:22:09     24s] (I)                    Pitch  400  380  400 
[05/08 12:22:09     24s] (I)             #Used tracks    1    1    1 
[05/08 12:22:09     24s] (I)       #Fully used tracks    1    1    1 
[05/08 12:22:09     24s] [NR-eGR] ========================================
[05/08 12:22:09     24s] [NR-eGR] 
[05/08 12:22:09     24s] (I)      =============== Blocked Tracks ===============
[05/08 12:22:09     24s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:09     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/08 12:22:09     24s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:09     24s] (I)      |     1 |       0 |        0 |         0.00% |
[05/08 12:22:09     24s] (I)      |     2 |  223300 |    53840 |        24.11% |
[05/08 12:22:09     24s] (I)      |     3 |  236300 |    11324 |         4.79% |
[05/08 12:22:09     24s] (I)      |     4 |  223300 |    57500 |        25.75% |
[05/08 12:22:09     24s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:09     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1932.30 MB )
[05/08 12:22:09     24s] (I)      Reset routing kernel
[05/08 12:22:09     24s] (I)      Started Global Routing ( Curr Mem: 1932.30 MB )
[05/08 12:22:09     24s] (I)      totalPins=7066  totalGlobalPin=6940 (98.22%)
[05/08 12:22:09     24s] (I)      total 2D Cap : 633104 = (224976 H, 408128 V)
[05/08 12:22:09     24s] [NR-eGR] Layer group 1: route 2156 net(s) in layer range [2, 4]
[05/08 12:22:09     24s] (I)      
[05/08 12:22:09     24s] (I)      ============  Phase 1a Route ============
[05/08 12:22:09     24s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 12:22:09     24s] (I)      Usage: 54254 = (38209 H, 16045 V) = (16.98% H, 3.93% V) = (6.534e+04um H, 2.744e+04um V)
[05/08 12:22:09     24s] (I)      
[05/08 12:22:09     24s] (I)      ============  Phase 1b Route ============
[05/08 12:22:09     24s] (I)      Usage: 54267 = (38209 H, 16058 V) = (16.98% H, 3.93% V) = (6.534e+04um H, 2.746e+04um V)
[05/08 12:22:09     24s] (I)      Overflow of layer group 1: 0.01% H + 0.35% V. EstWL: 9.279657e+04um
[05/08 12:22:09     24s] (I)      Congestion metric : 0.01%H 0.35%V, 0.36%HV
[05/08 12:22:09     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/08 12:22:09     24s] (I)      
[05/08 12:22:09     24s] (I)      ============  Phase 1c Route ============
[05/08 12:22:09     24s] (I)      Level2 Grid: 34 x 31
[05/08 12:22:09     24s] (I)      Usage: 54295 = (38221 H, 16074 V) = (16.99% H, 3.94% V) = (6.536e+04um H, 2.749e+04um V)
[05/08 12:22:09     24s] (I)      
[05/08 12:22:09     24s] (I)      ============  Phase 1d Route ============
[05/08 12:22:09     24s] (I)      Usage: 54323 = (38227 H, 16096 V) = (16.99% H, 3.94% V) = (6.537e+04um H, 2.752e+04um V)
[05/08 12:22:09     24s] (I)      
[05/08 12:22:09     24s] (I)      ============  Phase 1e Route ============
[05/08 12:22:09     24s] (I)      Usage: 54323 = (38227 H, 16096 V) = (16.99% H, 3.94% V) = (6.537e+04um H, 2.752e+04um V)
[05/08 12:22:09     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.289233e+04um
[05/08 12:22:09     24s] (I)      
[05/08 12:22:09     24s] (I)      ============  Phase 1l Route ============
[05/08 12:22:09     24s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/08 12:22:09     24s] (I)      Layer  2:     207502     11942         4         752      221633    ( 0.34%) 
[05/08 12:22:09     24s] (I)      Layer  3:     226262     38127         2           0      234234    ( 0.00%) 
[05/08 12:22:09     24s] (I)      Layer  4:     203659      6350         0        4386      217999    ( 1.97%) 
[05/08 12:22:09     24s] (I)      Total:        637423     56419         6        5138      673866    ( 0.76%) 
[05/08 12:22:09     24s] (I)      
[05/08 12:22:09     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 12:22:09     24s] [NR-eGR]                        OverCon            
[05/08 12:22:09     24s] [NR-eGR]                         #Gcell     %Gcell
[05/08 12:22:09     24s] [NR-eGR]        Layer             (1-2)    OverCon
[05/08 12:22:09     24s] [NR-eGR] ----------------------------------------------
[05/08 12:22:09     24s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:09     24s] [NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[05/08 12:22:09     24s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[05/08 12:22:09     24s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:09     24s] [NR-eGR] ----------------------------------------------
[05/08 12:22:09     24s] [NR-eGR]        Total         4( 0.01%)   ( 0.01%) 
[05/08 12:22:09     24s] [NR-eGR] 
[05/08 12:22:09     24s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1932.30 MB )
[05/08 12:22:09     24s] (I)      total 2D Cap : 641147 = (228122 H, 413025 V)
[05/08 12:22:09     24s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[05/08 12:22:09     24s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1932.3M
[05/08 12:22:09     24s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.041, REAL:0.041, MEM:1932.3M, EPOCH TIME: 1746699729.052283
[05/08 12:22:09     24s] OPERPROF: Starting HotSpotCal at level 1, MEM:1932.3M, EPOCH TIME: 1746699729.052303
[05/08 12:22:09     24s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:09     24s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 12:22:09     24s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:09     24s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 12:22:09     24s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:09     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 12:22:09     24s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 12:22:09     24s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.002, MEM:1932.3M, EPOCH TIME: 1746699729.054044
[05/08 12:22:09     24s] Skipped repairing congestion.
[05/08 12:22:09     24s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1932.3M, EPOCH TIME: 1746699729.055531
[05/08 12:22:09     24s] Starting Early Global Route wiring: mem = 1932.3M
[05/08 12:22:09     24s] (I)      ============= Track Assignment ============
[05/08 12:22:09     24s] (I)      Started Track Assignment (1T) ( Curr Mem: 1932.30 MB )
[05/08 12:22:09     24s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/08 12:22:09     24s] (I)      Run Multi-thread track assignment
[05/08 12:22:09     24s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1932.30 MB )
[05/08 12:22:09     24s] (I)      Started Export ( Curr Mem: 1932.30 MB )
[05/08 12:22:09     24s] [NR-eGR]                  Length (um)   Vias 
[05/08 12:22:09     24s] [NR-eGR] ------------------------------------
[05/08 12:22:09     24s] [NR-eGR]  Metal1   (1H)             0   6542 
[05/08 12:22:09     24s] [NR-eGR]  Metal2   (2V)         18043  10583 
[05/08 12:22:09     24s] [NR-eGR]  Metal3   (3H)         66647   1090 
[05/08 12:22:09     24s] [NR-eGR]  Metal4   (4V)         10890      0 
[05/08 12:22:09     24s] [NR-eGR]  Metal5   (5H)             0      0 
[05/08 12:22:09     24s] [NR-eGR]  Metal6   (6V)             0      0 
[05/08 12:22:09     24s] [NR-eGR]  Metal7   (7H)             0      0 
[05/08 12:22:09     24s] [NR-eGR]  Metal8   (8V)             0      0 
[05/08 12:22:09     24s] [NR-eGR]  Metal9   (9H)             0      0 
[05/08 12:22:09     24s] [NR-eGR]  Metal10  (10V)            0      0 
[05/08 12:22:09     24s] [NR-eGR]  Metal11  (11H)            0      0 
[05/08 12:22:09     24s] [NR-eGR] ------------------------------------
[05/08 12:22:09     24s] [NR-eGR]           Total        95579  18215 
[05/08 12:22:09     24s] [NR-eGR] --------------------------------------------------------------------------
[05/08 12:22:09     24s] [NR-eGR] Total half perimeter of net bounding box: 88517um
[05/08 12:22:09     24s] [NR-eGR] Total length: 95579um, number of vias: 18215
[05/08 12:22:09     24s] [NR-eGR] --------------------------------------------------------------------------
[05/08 12:22:09     24s] [NR-eGR] Total eGR-routed clock nets wire length: 1044um, number of vias: 569
[05/08 12:22:09     24s] [NR-eGR] --------------------------------------------------------------------------
[05/08 12:22:09     24s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1932.30 MB )
[05/08 12:22:09     24s] Early Global Route wiring runtime: 0.03 seconds, mem = 1932.3M
[05/08 12:22:09     24s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.027, REAL:0.031, MEM:1932.3M, EPOCH TIME: 1746699729.086295
[05/08 12:22:09     24s] 0 delay mode for cte disabled.
[05/08 12:22:09     24s] SKP cleared!
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:01.0)***
[05/08 12:22:09     24s] Tdgp not successfully inited but do clear! skip clearing
[05/08 12:22:09     24s] **placeDesign ... cpu = 0: 0: 8, real = 0: 0:10, mem = 1930.3M **
[05/08 12:22:09     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 12:22:09     24s] VSMManager cleared!
[05/08 12:22:09     24s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.3/0:00:09.6 (0.9), totSession cpu/real = 0:00:24.2/0:00:26.9 (0.9), mem = 1930.3M
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] =============================================================================================
[05/08 12:22:09     24s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.17-s075_1
[05/08 12:22:09     24s] =============================================================================================
[05/08 12:22:09     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:09     24s] ---------------------------------------------------------------------------------------------
[05/08 12:22:09     24s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[05/08 12:22:09     24s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:09     24s] [ TimingUpdate           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/08 12:22:09     24s] [ MISC                   ]          0:00:09.5  (  99.3 % )     0:00:09.5 /  0:00:08.3    0.9
[05/08 12:22:09     24s] ---------------------------------------------------------------------------------------------
[05/08 12:22:09     24s]  GlobalPlace #1 TOTAL               0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:08.3    0.9
[05/08 12:22:09     24s] ---------------------------------------------------------------------------------------------
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] Enable CTE adjustment.
[05/08 12:22:09     24s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1715.5M, totSessionCpu=0:00:24 **
[05/08 12:22:09     24s] GigaOpt running with 1 threads.
[05/08 12:22:09     24s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.2/0:00:26.9 (0.9), mem = 1930.3M
[05/08 12:22:09     24s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 12:22:09     24s] [GPS-MSV] CPF Flow. Number of Power Domains: 2
[05/08 12:22:09     24s] [GPS-MSV]   Power Domain 'virtual_PDaon' (tag=1) Logical Virtual
[05/08 12:22:09     24s] [GPS-MSV]   Power Domain 'TOP' (tag=2) Default
[05/08 12:22:09     24s] [GPS-MSV] Related mode (msv/opt) setting
[05/08 12:22:09     24s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/08 12:22:09     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1930.3M, EPOCH TIME: 1746699729.147107
[05/08 12:22:09     24s] Processing tracks to init pin-track alignment.
[05/08 12:22:09     24s] z: 2, totalTracks: 1
[05/08 12:22:09     24s] z: 4, totalTracks: 1
[05/08 12:22:09     24s] z: 6, totalTracks: 1
[05/08 12:22:09     24s] z: 8, totalTracks: 1
[05/08 12:22:09     24s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:09     24s] All LLGs are deleted
[05/08 12:22:09     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1930.3M, EPOCH TIME: 1746699729.150717
[05/08 12:22:09     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1930.3M, EPOCH TIME: 1746699729.150855
[05/08 12:22:09     24s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:09     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1930.3M, EPOCH TIME: 1746699729.151163
[05/08 12:22:09     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1930.3M, EPOCH TIME: 1746699729.153372
[05/08 12:22:09     24s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:09     24s] Core basic site is CoreSite
[05/08 12:22:09     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1930.3M, EPOCH TIME: 1746699729.186638
[05/08 12:22:09     24s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:09     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:09     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1930.3M, EPOCH TIME: 1746699729.187480
[05/08 12:22:09     24s] Fast DP-INIT is on for default
[05/08 12:22:09     24s] PD TOP has 0 placeable physical insts.
[05/08 12:22:09     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 12:22:09     24s] Atter site array init, number of instance map data is 0.
[05/08 12:22:09     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.035, REAL:0.035, MEM:1930.3M, EPOCH TIME: 1746699729.188809
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:09     24s] OPERPROF:     Starting CMU at level 3, MEM:1930.3M, EPOCH TIME: 1746699729.189218
[05/08 12:22:09     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1930.3M, EPOCH TIME: 1746699729.189373
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:09     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.038, MEM:1930.3M, EPOCH TIME: 1746699729.189549
[05/08 12:22:09     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1930.3M, EPOCH TIME: 1746699729.189568
[05/08 12:22:09     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1930.3M, EPOCH TIME: 1746699729.189789
[05/08 12:22:09     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1930.3MB).
[05/08 12:22:09     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.044, MEM:1930.3M, EPOCH TIME: 1746699729.190690
[05/08 12:22:09     24s] Cell 'XOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XNOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XNOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XNOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XNOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XNOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'XNOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATSRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATSRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATSRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATSRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNTSCAX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNTSCAX6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNTSCAX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNTSCAX3HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNTSCAX20HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNTSCAX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNTSCAX16HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNTSCAX12HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNCAX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNCAX6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNCAX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNCAX3HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNCAX20HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNCAX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNCAX16HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TLATNCAX12HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TIELOHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TIEHIHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFX6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFX3HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFX20HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFX16HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFX12HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'TBUFX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SMDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SMDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SMDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SMDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SEDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFSHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFQXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR4XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR4X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR4X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR4X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR4X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR4X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR3XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR3X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR3X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR3X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR3X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR3X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR2X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR2X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OR2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI33XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI33X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI33X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI33X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI32XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI32X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI32X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI32X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI31XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI31X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI31X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI31X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI2BB2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI2BB2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI2BB2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI2BB2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI2BB1XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI2BB1X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI2BB1X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI2BB1X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI22XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI22X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI22X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI22X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI222XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI222X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI222X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI222X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI221XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI221X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI221X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI221X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI21XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI21X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI21X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI21X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI211XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI211X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI211X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OAI211X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OA22XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OA22X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OA22X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OA22X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OA21XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OA21X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OA21X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'OA21X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4BXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4BX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4BX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4BX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4BBXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4BBX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4BBX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR4BBX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3BXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3BX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3BX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR3BX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2BXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2BX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2BX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NOR2BX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4BXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4BX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4BX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4BX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4BBXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4BBX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4BBX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND4BBX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3BXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3BX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3BX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND3BX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2BXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2BX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2BX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'NAND2BX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI4XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI4X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI4X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI4X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI3XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI3X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI3X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI3X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI2X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI2X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MXI2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX4XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX4X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX4X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX4X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX3XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX3X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX3X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX3X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX2X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX2X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MX2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'MDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVX6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVX3HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVX20HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVX16HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVX12HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'INVX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'HOLDX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'EDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DLY4X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DLY4X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DLY3X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DLY3X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DLY2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DLY2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DLY1X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DLY1X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFSHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFQXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKXOR2X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKXOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKXOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKXOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKMX2X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKMX2X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKMX2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKMX2X3HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKMX2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKMX2X12HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKINVX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKINVX6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKINVX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKINVX3HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKINVX20HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKINVX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKINVX16HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKINVX12HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKINVX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKBUFX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKBUFX6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKBUFX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKBUFX3HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKBUFX20HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKBUFX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKBUFX16HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKBUFX12HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKAND2X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKAND2X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKAND2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKAND2X3HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKAND2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'CLKAND2X12HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BUFX8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BUFX6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BUFX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BUFX3HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BUFX20HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BUFX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BUFX16HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BUFX12HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BMXIX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'BMXIX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI33XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI33X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI33X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI33X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI32XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI32X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI32X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI32X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI31XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI31X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI31X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI31X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI2BB2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI2BB2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI2BB2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI2BB2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI2BB1XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI2BB1X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI2BB1X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI2BB1X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI22XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI22X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI22X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI22X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI222XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI222X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI222X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI222X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI221XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI221X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI221X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI221X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI21XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI21X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI21X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI21X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI211XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI211X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI211X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AOI211X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AO22XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AO22X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AO22X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AO22X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AO21XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AO21X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AO21X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AO21X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ANTENNAHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND4XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND4X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND4X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND4X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND4X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND4X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND3XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND3X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND3X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND3X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND3X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND3X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND2XLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND2X8HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND2X6HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND2X4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND2X2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'AND2X1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDHXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDHX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDHX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDHX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDFXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDFX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDFX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDFX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDFHXLHVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDFHX4HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDFHX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ADDFHX1HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ACHCONX2HVT' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'HSWCX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'HSWBX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFSX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFSRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFSRQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFSQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFRQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFNX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFNSX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFNSRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFNSRQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFNSQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFNRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFNRQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SRDFFNQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SPDFF4RX2' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SPDFF4RX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SPDFF2RX2' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SPDFF2RX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFF4RX2' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFF4RX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFF2RX2' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'SDFF2RX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RTLATX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RTLATSRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RTLATRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFSX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFSRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFSRQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFSQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFRQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFNX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFNSX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFNSRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFNSRQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFNSQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFNRX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFNRQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'RDFFNQX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'PINVX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'PBUFX2' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLHX1_TO' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLHX1_FROM' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLH_ISONL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLH_ISONL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLH_ISONH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLH_ISONH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLH_ISOL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLH_ISOL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLH_ISOH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSLH_ISOH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHLX1_TO' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHLX1_FROM' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHL_ISONL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHL_ISONL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHL_ISONH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHL_ISONH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHL_ISOL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHL_ISOL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHL_ISOH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'LSHL_ISOH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ISONLX1_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ISONLX1_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ISOLX1_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ISOLX1_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ISOHX1_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ISOHX1_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ISOHLDX1_ON' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'ISOHLDX1_OFF' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'HSWX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'HSWNX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'HSWDX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'HSWDNX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'FSWX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'FSWNX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFF4X2' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFF4X1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFF4RX2' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFF4RX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFF2X2' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFF2X1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFF2RX2' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] Cell 'DFF2RX1' is marked internal dont-use due to tech site checking failure.
[05/08 12:22:09     24s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/08 12:22:09     24s] 	Cell ACHCONX2HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDFHX1HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDFHX2HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDFHX4HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDFHXLHVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDFX1HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDFX2HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDFX4HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDFXLHVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDHX1HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDHX2HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDHX4HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell ADDHXLHVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell AND2X1HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell AND2X2HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell AND2X4HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell AND2X6HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell AND2X8HVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell AND2XLHVT, site CoreSite.
[05/08 12:22:09     24s] 	Cell AND3X1HVT, site CoreSite.
[05/08 12:22:09     24s] 	...
[05/08 12:22:09     24s] 	Reporting only the 20 first cells found...
[05/08 12:22:09     24s] .
[05/08 12:22:09     24s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1930.3M, EPOCH TIME: 1746699729.192313
[05/08 12:22:09     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1930.3M, EPOCH TIME: 1746699729.196374
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] Trim Metal Layers:
[05/08 12:22:09     24s] LayerId::1 widthSet size::1
[05/08 12:22:09     24s] LayerId::2 widthSet size::1
[05/08 12:22:09     24s] LayerId::3 widthSet size::1
[05/08 12:22:09     24s] LayerId::4 widthSet size::1
[05/08 12:22:09     24s] LayerId::5 widthSet size::1
[05/08 12:22:09     24s] LayerId::6 widthSet size::1
[05/08 12:22:09     24s] LayerId::7 widthSet size::1
[05/08 12:22:09     24s] LayerId::8 widthSet size::1
[05/08 12:22:09     24s] LayerId::9 widthSet size::1
[05/08 12:22:09     24s] LayerId::10 widthSet size::1
[05/08 12:22:09     24s] LayerId::11 widthSet size::1
[05/08 12:22:09     24s] Updating RC grid for preRoute extraction ...
[05/08 12:22:09     24s] eee: pegSigSF::1.070000
[05/08 12:22:09     24s] Initializing multi-corner resistance tables ...
[05/08 12:22:09     24s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[05/08 12:22:09     24s] eee: l::2 avDens::0.122317 usedTrk::1056.267777 availTrk::8635.500000 sigTrk::1056.267777
[05/08 12:22:09     24s] eee: l::3 avDens::0.266174 usedTrk::3904.766832 availTrk::14670.000000 sigTrk::3904.766832
[05/08 12:22:09     24s] eee: l::4 avDens::0.071717 usedTrk::656.100087 availTrk::9148.500000 sigTrk::656.100087
[05/08 12:22:09     24s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[05/08 12:22:09     24s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[05/08 12:22:09     24s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:09     24s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:09     24s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:09     24s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:09     24s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:09     24s] {RT rc125 0 4 4 0}
[05/08 12:22:09     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.235697 uaWl=1.000000 uaWlH=0.113938 aWlH=0.000000 lMod=0 pMax=0.836800 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] Creating Lib Analyzer ...
[05/08 12:22:09     24s] Total number of usable buffers from Lib Analyzer: 32 ( CLKBUFX2LVT BUFX2LVT CLKBUFX2 BUFX2 CLKBUFX3LVT BUFX3LVT CLKBUFX3 BUFX3 CLKBUFX4LVT BUFX4LVT CLKBUFX4 BUFX4 CLKBUFX6LVT BUFX6LVT CLKBUFX6 BUFX6 CLKBUFX8LVT BUFX8LVT CLKBUFX8 BUFX8 CLKBUFX12LVT BUFX12LVT CLKBUFX12 BUFX12 CLKBUFX16LVT BUFX16LVT CLKBUFX16 BUFX16 CLKBUFX20LVT BUFX20LVT CLKBUFX20 BUFX20)
[05/08 12:22:09     24s] Total number of usable inverters from Lib Analyzer: 38 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 CLKINVX1 INVX3LVT CLKINVX2LVT INVX3 CLKINVX2 INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX4 CLKINVX4 CLKINVX3 INVX6LVT CLKINVX6LVT INVX6 CLKINVX6 INVX8LVT CLKINVX8LVT INVX8 CLKINVX8 INVX12LVT CLKINVX12LVT INVX12 CLKINVX12 INVX16LVT CLKINVX16LVT INVX16 CLKINVX16 INVX20LVT CLKINVX20LVT INVX20 CLKINVX20)
[05/08 12:22:09     24s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] {RT rc125 0 4 4 0}
[05/08 12:22:09     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.7 mem=1938.3M
[05/08 12:22:09     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.7 mem=1938.3M
[05/08 12:22:09     24s] Creating Lib Analyzer, finished. 
[05/08 12:22:09     24s] AAE DB initialization (MEM=1947.87 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/08 12:22:09     24s] #optDebug: fT-S <1 2 3 1 0>
[05/08 12:22:09     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1947.9M, EPOCH TIME: 1746699729.639273
[05/08 12:22:09     24s] Processing tracks to init pin-track alignment.
[05/08 12:22:09     24s] z: 2, totalTracks: 1
[05/08 12:22:09     24s] z: 4, totalTracks: 1
[05/08 12:22:09     24s] z: 6, totalTracks: 1
[05/08 12:22:09     24s] z: 8, totalTracks: 1
[05/08 12:22:09     24s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:09     24s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:09     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1947.9M, EPOCH TIME: 1746699729.643241
[05/08 12:22:09     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] PD TOP has 0 placeable physical insts.
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:09     24s] OPERPROF:     Starting CMU at level 3, MEM:1947.9M, EPOCH TIME: 1746699729.680196
[05/08 12:22:09     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1947.9M, EPOCH TIME: 1746699729.680405
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:09     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:1947.9M, EPOCH TIME: 1746699729.680600
[05/08 12:22:09     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1947.9M, EPOCH TIME: 1746699729.680621
[05/08 12:22:09     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1947.9M, EPOCH TIME: 1746699729.680843
[05/08 12:22:09     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1947.9MB).
[05/08 12:22:09     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:1947.9M, EPOCH TIME: 1746699729.681713
[05/08 12:22:09     24s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1947.9M, EPOCH TIME: 1746699729.681738
[05/08 12:22:09     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1947.9M, EPOCH TIME: 1746699729.685659
[05/08 12:22:09     24s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1720.1M, totSessionCpu=0:00:25 **
[05/08 12:22:09     24s] *** optDesign -preCTS ***
[05/08 12:22:09     24s] DRC Margin: user margin 0.0; extra margin 0.2
[05/08 12:22:09     24s] Setup Target Slack: user slack 0; extra slack 0.0
[05/08 12:22:09     24s] Hold Target Slack: user slack 0
[05/08 12:22:09     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1947.9M, EPOCH TIME: 1746699729.741120
[05/08 12:22:09     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:09     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:1947.9M, EPOCH TIME: 1746699729.778275
[05/08 12:22:09     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:22:09     24s] Deleting Lib Analyzer.
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] TimeStamp Deleting Cell Server End ...
[05/08 12:22:09     24s] Multi-VT timing optimization disabled based on library information.
[05/08 12:22:09     24s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 12:22:09     24s] Summary for sequential cells identification: 
[05/08 12:22:09     24s]   Identified SBFF number: 208
[05/08 12:22:09     24s]   Identified MBFF number: 0
[05/08 12:22:09     24s]   Identified SB Latch number: 0
[05/08 12:22:09     24s]   Identified MB Latch number: 0
[05/08 12:22:09     24s]   Not identified SBFF number: 32
[05/08 12:22:09     24s]   Not identified MBFF number: 0
[05/08 12:22:09     24s]   Not identified SB Latch number: 0
[05/08 12:22:09     24s]   Not identified MB Latch number: 0
[05/08 12:22:09     24s]   Number of sequential cells which are not FFs: 64
[05/08 12:22:09     24s]  Visiting view : AV_0100_wc_rc125_setup
[05/08 12:22:09     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.50 (1.000) with rcCorner = 0
[05/08 12:22:09     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[05/08 12:22:09     24s]  Visiting view : AV_0100_bc_rc0_hold
[05/08 12:22:09     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[05/08 12:22:09     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[05/08 12:22:09     24s] TLC MultiMap info (StdDelay):
[05/08 12:22:09     24s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[05/08 12:22:09     24s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[05/08 12:22:09     24s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[05/08 12:22:09     24s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[05/08 12:22:09     24s]  Setting StdDelay to: 25.5ps
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] TimeStamp Deleting Cell Server End ...
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] Creating Lib Analyzer ...
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 12:22:09     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 12:22:09     24s] Summary for sequential cells identification: 
[05/08 12:22:09     24s]   Identified SBFF number: 208
[05/08 12:22:09     24s]   Identified MBFF number: 0
[05/08 12:22:09     24s]   Identified SB Latch number: 0
[05/08 12:22:09     24s]   Identified MB Latch number: 0
[05/08 12:22:09     24s]   Not identified SBFF number: 32
[05/08 12:22:09     24s]   Not identified MBFF number: 0
[05/08 12:22:09     24s]   Not identified SB Latch number: 0
[05/08 12:22:09     24s]   Not identified MB Latch number: 0
[05/08 12:22:09     24s]   Number of sequential cells which are not FFs: 64
[05/08 12:22:09     24s]  Visiting view : AV_0100_wc_rc125_setup
[05/08 12:22:09     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.50 (1.000) with rcCorner = 0
[05/08 12:22:09     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[05/08 12:22:09     24s]  Visiting view : AV_0100_bc_rc0_hold
[05/08 12:22:09     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[05/08 12:22:09     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[05/08 12:22:09     24s] TLC MultiMap info (StdDelay):
[05/08 12:22:09     24s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[05/08 12:22:09     24s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[05/08 12:22:09     24s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[05/08 12:22:09     24s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[05/08 12:22:09     24s]  Setting StdDelay to: 25.5ps
[05/08 12:22:09     24s] 
[05/08 12:22:09     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 12:22:09     25s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[05/08 12:22:09     25s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[05/08 12:22:09     25s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[05/08 12:22:09     25s] 
[05/08 12:22:09     25s] {RT rc125 0 4 4 0}
[05/08 12:22:10     25s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:25.3 mem=1947.9M
[05/08 12:22:10     25s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:25.3 mem=1947.9M
[05/08 12:22:10     25s] Creating Lib Analyzer, finished. 
[05/08 12:22:10     25s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1947.9M, EPOCH TIME: 1746699730.208055
[05/08 12:22:10     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] All LLGs are deleted
[05/08 12:22:10     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1947.9M, EPOCH TIME: 1746699730.208101
[05/08 12:22:10     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1947.9M, EPOCH TIME: 1746699730.208123
[05/08 12:22:10     25s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1947.9M, EPOCH TIME: 1746699730.208209
[05/08 12:22:10     25s] {MMLU 0 0 2286}
[05/08 12:22:10     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.3 mem=1947.9M
[05/08 12:22:10     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.3 mem=1947.9M
[05/08 12:22:10     25s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] (I)      ==================== Layers =====================
[05/08 12:22:10     25s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:10     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/08 12:22:10     25s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:10     25s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/08 12:22:10     25s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/08 12:22:10     25s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:10     25s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/08 12:22:10     25s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/08 12:22:10     25s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/08 12:22:10     25s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/08 12:22:10     25s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/08 12:22:10     25s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/08 12:22:10     25s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/08 12:22:10     25s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/08 12:22:10     25s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/08 12:22:10     25s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/08 12:22:10     25s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/08 12:22:10     25s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/08 12:22:10     25s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/08 12:22:10     25s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/08 12:22:10     25s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:10     25s] (I)      Started Import and model ( Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:10     25s] (I)      Number of ignored instance 0
[05/08 12:22:10     25s] (I)      Number of inbound cells 0
[05/08 12:22:10     25s] (I)      Number of opened ILM blockages 0
[05/08 12:22:10     25s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/08 12:22:10     25s] (I)      numMoveCells=1817, numMacros=0  numPads=532  numMultiRowHeightInsts=0
[05/08 12:22:10     25s] (I)      cell height: 3420, count: 1817
[05/08 12:22:10     25s] (I)      Number of nets = 2156 ( 130 ignored )
[05/08 12:22:10     25s] (I)      Read rows... (mem=1947.9M)
[05/08 12:22:10     25s] (I)      rowRegion is not equal to core box, resetting core box
[05/08 12:22:10     25s] (I)      rowRegion : (60000, 60040) - (520000, 467020)
[05/08 12:22:10     25s] (I)      coreBox   : (60000, 60040) - (520000, 468160)
[05/08 12:22:10     25s] (I)      Done Read rows (cpu=0.000s, mem=1947.9M)
[05/08 12:22:10     25s] (I)      Identified Clock instances: Flop 193, Clock buffer/inverter 0, Gate 1, Logic 0
[05/08 12:22:10     25s] (I)      Read module constraints... (mem=1947.9M)
[05/08 12:22:10     25s] (I)      Done Read module constraints (cpu=0.000s, mem=1947.9M)
[05/08 12:22:10     25s] (I)      == Non-default Options ==
[05/08 12:22:10     25s] (I)      Maximum routing layer                              : 4
[05/08 12:22:10     25s] (I)      Buffering-aware routing                            : true
[05/08 12:22:10     25s] (I)      Spread congestion away from blockages              : true
[05/08 12:22:10     25s] (I)      Number of threads                                  : 1
[05/08 12:22:10     25s] (I)      Overflow penalty cost                              : 10
[05/08 12:22:10     25s] (I)      Source-to-sink ratio                               : 0.300000
[05/08 12:22:10     25s] (I)      Method to set GCell size                           : row
[05/08 12:22:10     25s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[05/08 12:22:10     25s] (I)      Use row-based GCell size
[05/08 12:22:10     25s] (I)      Use row-based GCell align
[05/08 12:22:10     25s] (I)      layer 0 area = 80000
[05/08 12:22:10     25s] (I)      layer 1 area = 80000
[05/08 12:22:10     25s] (I)      layer 2 area = 80000
[05/08 12:22:10     25s] (I)      layer 3 area = 80000
[05/08 12:22:10     25s] (I)      GCell unit size   : 3420
[05/08 12:22:10     25s] (I)      GCell multiplier  : 1
[05/08 12:22:10     25s] (I)      GCell row height  : 3420
[05/08 12:22:10     25s] (I)      Actual row height : 3420
[05/08 12:22:10     25s] (I)      GCell align ref   : 60000 60040
[05/08 12:22:10     25s] [NR-eGR] Track table information for default rule: 
[05/08 12:22:10     25s] [NR-eGR] Metal1 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal2 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal3 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal4 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal5 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal6 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal7 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal8 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal9 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal10 has single uniform track structure
[05/08 12:22:10     25s] [NR-eGR] Metal11 has single uniform track structure
[05/08 12:22:10     25s] (I)      ==================== Default via =====================
[05/08 12:22:10     25s] (I)      +----+------------------+----------------------------+
[05/08 12:22:10     25s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 12:22:10     25s] (I)      +----+------------------+----------------------------+
[05/08 12:22:10     25s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 12:22:10     25s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 12:22:10     25s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 12:22:10     25s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 12:22:10     25s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 12:22:10     25s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 12:22:10     25s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 12:22:10     25s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 12:22:10     25s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 12:22:10     25s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 12:22:10     25s] (I)      +----+------------------+----------------------------+
[05/08 12:22:10     25s] [NR-eGR] Read 14848 PG shapes
[05/08 12:22:10     25s] [NR-eGR] Read 0 clock shapes
[05/08 12:22:10     25s] [NR-eGR] Read 0 other shapes
[05/08 12:22:10     25s] [NR-eGR] #Routing Blockages  : 0
[05/08 12:22:10     25s] [NR-eGR] #Instance Blockages : 0
[05/08 12:22:10     25s] [NR-eGR] #PG Blockages       : 14848
[05/08 12:22:10     25s] [NR-eGR] #Halo Blockages     : 0
[05/08 12:22:10     25s] [NR-eGR] #Boundary Blockages : 0
[05/08 12:22:10     25s] [NR-eGR] #Clock Blockages    : 0
[05/08 12:22:10     25s] [NR-eGR] #Other Blockages    : 0
[05/08 12:22:10     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/08 12:22:10     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 12:22:10     25s] [NR-eGR] Read 2156 nets ( ignored 0 )
[05/08 12:22:10     25s] (I)      early_global_route_priority property id does not exist.
[05/08 12:22:10     25s] (I)      Read Num Blocks=14848  Num Prerouted Wires=0  Num CS=0
[05/08 12:22:10     25s] (I)      Layer 1 (V) : #blockages 4948 : #preroutes 0
[05/08 12:22:10     25s] (I)      Layer 2 (H) : #blockages 4950 : #preroutes 0
[05/08 12:22:10     25s] (I)      Layer 3 (V) : #blockages 4950 : #preroutes 0
[05/08 12:22:10     25s] (I)      Number of ignored nets                =      0
[05/08 12:22:10     25s] (I)      Number of connected nets              =      0
[05/08 12:22:10     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/08 12:22:10     25s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/08 12:22:10     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/08 12:22:10     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/08 12:22:10     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 12:22:10     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/08 12:22:10     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/08 12:22:10     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 12:22:10     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 12:22:10     25s] (I)      Constructing bin map
[05/08 12:22:10     25s] (I)      Initialize bin information with width=6840 height=6840
[05/08 12:22:10     25s] (I)      Done constructing bin map
[05/08 12:22:10     25s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[05/08 12:22:10     25s] (I)      Ndr track 0 does not exist
[05/08 12:22:10     25s] (I)      ---------------------Grid Graph Info--------------------
[05/08 12:22:10     25s] (I)      Routing area        : (0, 0) - (580000, 528200)
[05/08 12:22:10     25s] (I)      Core area           : (60000, 60040) - (520000, 467020)
[05/08 12:22:10     25s] (I)      Site width          :   400  (dbu)
[05/08 12:22:10     25s] (I)      Row height          :  3420  (dbu)
[05/08 12:22:10     25s] (I)      GCell row height    :  3420  (dbu)
[05/08 12:22:10     25s] (I)      GCell width         :  3420  (dbu)
[05/08 12:22:10     25s] (I)      GCell height        :  3420  (dbu)
[05/08 12:22:10     25s] (I)      Grid                :   170   154     4
[05/08 12:22:10     25s] (I)      Layer numbers       :     1     2     3     4
[05/08 12:22:10     25s] (I)      Vertical capacity   :     0  3420     0  3420
[05/08 12:22:10     25s] (I)      Horizontal capacity :     0     0  3420     0
[05/08 12:22:10     25s] (I)      Default wire width  :   120   160   160   160
[05/08 12:22:10     25s] (I)      Default wire space  :   120   140   140   140
[05/08 12:22:10     25s] (I)      Default wire pitch  :   240   300   300   300
[05/08 12:22:10     25s] (I)      Default pitch size  :   240   400   380   400
[05/08 12:22:10     25s] (I)      First track coord   :   190   200   190   200
[05/08 12:22:10     25s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[05/08 12:22:10     25s] (I)      Total num of tracks :  1390  1450  1390  1450
[05/08 12:22:10     25s] (I)      Num of masks        :     1     1     1     1
[05/08 12:22:10     25s] (I)      Num of trim masks   :     0     0     0     0
[05/08 12:22:10     25s] (I)      --------------------------------------------------------
[05/08 12:22:10     25s] 
[05/08 12:22:10     25s] [NR-eGR] ============ Routing rule table ============
[05/08 12:22:10     25s] [NR-eGR] Rule id: 0  Nets: 2156
[05/08 12:22:10     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/08 12:22:10     25s] (I)                    Layer    2    3    4 
[05/08 12:22:10     25s] (I)                    Pitch  400  380  400 
[05/08 12:22:10     25s] (I)             #Used tracks    1    1    1 
[05/08 12:22:10     25s] (I)       #Fully used tracks    1    1    1 
[05/08 12:22:10     25s] [NR-eGR] ========================================
[05/08 12:22:10     25s] [NR-eGR] 
[05/08 12:22:10     25s] (I)      =============== Blocked Tracks ===============
[05/08 12:22:10     25s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:10     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/08 12:22:10     25s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:10     25s] (I)      |     1 |       0 |        0 |         0.00% |
[05/08 12:22:10     25s] (I)      |     2 |  223300 |    53840 |        24.11% |
[05/08 12:22:10     25s] (I)      |     3 |  236300 |    11324 |         4.79% |
[05/08 12:22:10     25s] (I)      |     4 |  223300 |    57500 |        25.75% |
[05/08 12:22:10     25s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:10     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] (I)      Reset routing kernel
[05/08 12:22:10     25s] (I)      Started Global Routing ( Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] (I)      totalPins=7066  totalGlobalPin=6940 (98.22%)
[05/08 12:22:10     25s] (I)      total 2D Cap : 633104 = (224976 H, 408128 V)
[05/08 12:22:10     25s] (I)      #blocked areas for congestion spreading : 0
[05/08 12:22:10     25s] [NR-eGR] Layer group 1: route 2156 net(s) in layer range [2, 4]
[05/08 12:22:10     25s] (I)      
[05/08 12:22:10     25s] (I)      ============  Phase 1a Route ============
[05/08 12:22:10     25s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 12:22:10     25s] (I)      Usage: 54420 = (38324 H, 16096 V) = (17.03% H, 3.94% V) = (6.553e+04um H, 2.752e+04um V)
[05/08 12:22:10     25s] (I)      
[05/08 12:22:10     25s] (I)      ============  Phase 1b Route ============
[05/08 12:22:10     25s] (I)      Usage: 54448 = (38325 H, 16123 V) = (17.04% H, 3.95% V) = (6.554e+04um H, 2.757e+04um V)
[05/08 12:22:10     25s] (I)      Overflow of layer group 1: 0.01% H + 0.35% V. EstWL: 9.310608e+04um
[05/08 12:22:10     25s] (I)      Congestion metric : 0.01%H 0.35%V, 0.36%HV
[05/08 12:22:10     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/08 12:22:10     25s] (I)      
[05/08 12:22:10     25s] (I)      ============  Phase 1c Route ============
[05/08 12:22:10     25s] (I)      Level2 Grid: 34 x 31
[05/08 12:22:10     25s] (I)      Usage: 54471 = (38338 H, 16133 V) = (17.04% H, 3.95% V) = (6.556e+04um H, 2.759e+04um V)
[05/08 12:22:10     25s] (I)      
[05/08 12:22:10     25s] (I)      ============  Phase 1d Route ============
[05/08 12:22:10     25s] (I)      Usage: 54485 = (38342 H, 16143 V) = (17.04% H, 3.96% V) = (6.556e+04um H, 2.760e+04um V)
[05/08 12:22:10     25s] (I)      
[05/08 12:22:10     25s] (I)      ============  Phase 1e Route ============
[05/08 12:22:10     25s] (I)      Usage: 54485 = (38342 H, 16143 V) = (17.04% H, 3.96% V) = (6.556e+04um H, 2.760e+04um V)
[05/08 12:22:10     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 9.316935e+04um
[05/08 12:22:10     25s] (I)      
[05/08 12:22:10     25s] (I)      ============  Phase 1l Route ============
[05/08 12:22:10     25s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/08 12:22:10     25s] (I)      Layer  2:     207502     11903         3         752      221633    ( 0.34%) 
[05/08 12:22:10     25s] (I)      Layer  3:     226262     38249         3           0      234234    ( 0.00%) 
[05/08 12:22:10     25s] (I)      Layer  4:     203659      6456         0        4386      217999    ( 1.97%) 
[05/08 12:22:10     25s] (I)      Total:        637423     56608         6        5138      673866    ( 0.76%) 
[05/08 12:22:10     25s] (I)      
[05/08 12:22:10     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 12:22:10     25s] [NR-eGR]                        OverCon            
[05/08 12:22:10     25s] [NR-eGR]                         #Gcell     %Gcell
[05/08 12:22:10     25s] [NR-eGR]        Layer             (1-2)    OverCon
[05/08 12:22:10     25s] [NR-eGR] ----------------------------------------------
[05/08 12:22:10     25s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:10     25s] [NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[05/08 12:22:10     25s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[05/08 12:22:10     25s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:10     25s] [NR-eGR] ----------------------------------------------
[05/08 12:22:10     25s] [NR-eGR]        Total         4( 0.01%)   ( 0.01%) 
[05/08 12:22:10     25s] [NR-eGR] 
[05/08 12:22:10     25s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] (I)      total 2D Cap : 641147 = (228122 H, 413025 V)
[05/08 12:22:10     25s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[05/08 12:22:10     25s] (I)      ============= Track Assignment ============
[05/08 12:22:10     25s] (I)      Started Track Assignment (1T) ( Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/08 12:22:10     25s] (I)      Run Multi-thread track assignment
[05/08 12:22:10     25s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] (I)      Started Export ( Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] [NR-eGR]                  Length (um)   Vias 
[05/08 12:22:10     25s] [NR-eGR] ------------------------------------
[05/08 12:22:10     25s] [NR-eGR]  Metal1   (1H)             0   6542 
[05/08 12:22:10     25s] [NR-eGR]  Metal2   (2V)         17973  10587 
[05/08 12:22:10     25s] [NR-eGR]  Metal3   (3H)         66864   1092 
[05/08 12:22:10     25s] [NR-eGR]  Metal4   (4V)         11083      0 
[05/08 12:22:10     25s] [NR-eGR]  Metal5   (5H)             0      0 
[05/08 12:22:10     25s] [NR-eGR]  Metal6   (6V)             0      0 
[05/08 12:22:10     25s] [NR-eGR]  Metal7   (7H)             0      0 
[05/08 12:22:10     25s] [NR-eGR]  Metal8   (8V)             0      0 
[05/08 12:22:10     25s] [NR-eGR]  Metal9   (9H)             0      0 
[05/08 12:22:10     25s] [NR-eGR]  Metal10  (10V)            0      0 
[05/08 12:22:10     25s] [NR-eGR]  Metal11  (11H)            0      0 
[05/08 12:22:10     25s] [NR-eGR] ------------------------------------
[05/08 12:22:10     25s] [NR-eGR]           Total        95919  18221 
[05/08 12:22:10     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 12:22:10     25s] [NR-eGR] Total half perimeter of net bounding box: 88517um
[05/08 12:22:10     25s] [NR-eGR] Total length: 95919um, number of vias: 18221
[05/08 12:22:10     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 12:22:10     25s] [NR-eGR] Total eGR-routed clock nets wire length: 1097um, number of vias: 588
[05/08 12:22:10     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 12:22:10     25s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1947.87 MB )
[05/08 12:22:10     25s] (I)      ========================================= Runtime Summary ==========================================
[05/08 12:22:10     25s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[05/08 12:22:10     25s] (I)      ----------------------------------------------------------------------------------------------------
[05/08 12:22:10     25s] (I)       Early Global Route kernel                          100.00%  5.11 sec  5.18 sec  0.07 sec  0.07 sec 
[05/08 12:22:10     25s] (I)       +-Import and model                                  15.59%  5.11 sec  5.13 sec  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)       | +-Create place DB                                  4.42%  5.11 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | +-Import place data                              4.37%  5.11 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Read instances and placement                 1.47%  5.11 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Read nets                                    2.34%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Create route DB                                  8.36%  5.12 sec  5.12 sec  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)       | | +-Import route data (1T)                         8.12%  5.12 sec  5.12 sec  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)       | | | +-Read blockages ( Layer 2-4 )                 0.70%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Read routing blockages                     0.00%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Read instance blockages                    0.22%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Read PG blockages                          0.07%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Read clock blockages                       0.01%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Read other blockages                       0.01%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Read halo blockages                        0.01%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Read boundary cut boxes                    0.00%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Read blackboxes                              0.01%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Read prerouted                               0.08%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Read unlegalized nets                        0.08%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Read nets                                    0.49%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Set up via pillars                           0.01%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Initialize 3D grid graph                     0.07%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Model blockage capacity                      4.82%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Initialize 3D capacity                     4.54%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Read aux data                                    0.44%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Others data preparation                          0.16%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Create route kernel                              1.84%  5.12 sec  5.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       +-Global Routing                                    40.85%  5.13 sec  5.15 sec  0.03 sec  0.03 sec 
[05/08 12:22:10     25s] (I)       | +-Initialization                                   1.12%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Net group 1                                     37.70%  5.13 sec  5.15 sec  0.03 sec  0.03 sec 
[05/08 12:22:10     25s] (I)       | | +-Generate topology                              2.13%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | +-Phase 1a                                       6.76%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Pattern routing (1T)                         5.18%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.71%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Add via demand to 2D                         0.65%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | +-Phase 1b                                       2.93%  5.13 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Monotonic routing (1T)                       2.77%  5.13 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | +-Phase 1c                                       1.78%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Two level Routing                            1.72%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Two Level Routing (Regular)                1.09%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Two Level Routing (Strong)                 0.17%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.14%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | +-Phase 1d                                       5.35%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Detoured routing (1T)                        5.27%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | +-Phase 1e                                       0.57%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | +-Route legalization                           0.44%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Legalize Blockage Violations               0.31%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | | | +-Legalize Reach Aware Violations            0.03%  5.14 sec  5.14 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | +-Phase 1l                                      15.78%  5.14 sec  5.15 sec  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)       | | | +-Layer assignment (1T)                       14.87%  5.14 sec  5.15 sec  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)       | +-Clean cong LA                                    0.00%  5.15 sec  5.15 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       +-Export 3D cong map                                 2.11%  5.15 sec  5.16 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Export 2D cong map                               0.45%  5.16 sec  5.16 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       +-Extract Global 3D Wires                            0.72%  5.16 sec  5.16 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       +-Track Assignment (1T)                             24.16%  5.16 sec  5.17 sec  0.02 sec  0.02 sec 
[05/08 12:22:10     25s] (I)       | +-Initialization                                   0.07%  5.16 sec  5.16 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Track Assignment Kernel                         23.73%  5.16 sec  5.17 sec  0.02 sec  0.02 sec 
[05/08 12:22:10     25s] (I)       | +-Free Memory                                      0.00%  5.17 sec  5.17 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       +-Export                                            12.17%  5.17 sec  5.18 sec  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)       | +-Export DB wires                                  6.59%  5.17 sec  5.18 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | +-Export all nets                                5.02%  5.17 sec  5.18 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | | +-Set wire vias                                  1.21%  5.18 sec  5.18 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Report wirelength                                2.84%  5.18 sec  5.18 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Update net boxes                                 2.52%  5.18 sec  5.18 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       | +-Update timing                                    0.00%  5.18 sec  5.18 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)       +-Postprocess design                                 0.42%  5.18 sec  5.18 sec  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)      ========================== Summary by functions ==========================
[05/08 12:22:10     25s] (I)       Lv  Step                                           %      Real       CPU 
[05/08 12:22:10     25s] (I)      --------------------------------------------------------------------------
[05/08 12:22:10     25s] (I)        0  Early Global Route kernel                100.00%  0.07 sec  0.07 sec 
[05/08 12:22:10     25s] (I)        1  Global Routing                            40.85%  0.03 sec  0.03 sec 
[05/08 12:22:10     25s] (I)        1  Track Assignment (1T)                     24.16%  0.02 sec  0.02 sec 
[05/08 12:22:10     25s] (I)        1  Import and model                          15.59%  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)        1  Export                                    12.17%  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)        1  Export 3D cong map                         2.11%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        1  Extract Global 3D Wires                    0.72%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        1  Postprocess design                         0.42%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Net group 1                               37.70%  0.03 sec  0.03 sec 
[05/08 12:22:10     25s] (I)        2  Track Assignment Kernel                   23.73%  0.02 sec  0.02 sec 
[05/08 12:22:10     25s] (I)        2  Create route DB                            8.36%  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)        2  Export DB wires                            6.59%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Create place DB                            4.42%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Report wirelength                          2.84%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Update net boxes                           2.52%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Create route kernel                        1.84%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Initialization                             1.19%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Export 2D cong map                         0.45%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Read aux data                              0.44%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Others data preparation                    0.16%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        3  Phase 1l                                  15.78%  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)        3  Import route data (1T)                     8.12%  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)        3  Phase 1a                                   6.76%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        3  Phase 1d                                   5.35%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        3  Export all nets                            5.02%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        3  Import place data                          4.37%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        3  Phase 1b                                   2.93%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        3  Generate topology                          2.13%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        3  Phase 1c                                   1.78%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        3  Set wire vias                              1.21%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        3  Phase 1e                                   0.57%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Layer assignment (1T)                     14.87%  0.01 sec  0.01 sec 
[05/08 12:22:10     25s] (I)        4  Detoured routing (1T)                      5.27%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Pattern routing (1T)                       5.18%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Model blockage capacity                    4.82%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Read nets                                  2.83%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Monotonic routing (1T)                     2.77%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Two level Routing                          1.72%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Read instances and placement               1.47%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Pattern Routing Avoiding Blockages         0.71%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Read blockages ( Layer 2-4 )               0.70%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Add via demand to 2D                       0.65%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Route legalization                         0.44%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Read prerouted                             0.08%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Read unlegalized nets                      0.08%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Initialize 3D grid graph                   0.07%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        4  Read blackboxes                            0.01%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Initialize 3D capacity                     4.54%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Two Level Routing (Regular)                1.09%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Legalize Blockage Violations               0.31%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Read instance blockages                    0.22%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Two Level Routing (Strong)                 0.17%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.14%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Read PG blockages                          0.07%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Legalize Reach Aware Violations            0.03%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Read clock blockages                       0.01%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Read other blockages                       0.01%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[05/08 12:22:10     25s] Extraction called for design 'sparc_exu_alu' of instances=1817 and nets=2669 using extraction engine 'preRoute' .
[05/08 12:22:10     25s] PreRoute RC Extraction called for design sparc_exu_alu.
[05/08 12:22:10     25s] RC Extraction called in multi-corner(2) mode.
[05/08 12:22:10     25s] RCMode: PreRoute
[05/08 12:22:10     25s]       RC Corner Indexes            0       1   
[05/08 12:22:10     25s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/08 12:22:10     25s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/08 12:22:10     25s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/08 12:22:10     25s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/08 12:22:10     25s] Shrink Factor                : 1.00000
[05/08 12:22:10     25s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 12:22:10     25s] Using Quantus QRC technology file ...
[05/08 12:22:10     25s] 
[05/08 12:22:10     25s] Trim Metal Layers:
[05/08 12:22:10     25s] LayerId::1 widthSet size::1
[05/08 12:22:10     25s] LayerId::2 widthSet size::1
[05/08 12:22:10     25s] LayerId::3 widthSet size::1
[05/08 12:22:10     25s] LayerId::4 widthSet size::1
[05/08 12:22:10     25s] LayerId::5 widthSet size::1
[05/08 12:22:10     25s] LayerId::6 widthSet size::1
[05/08 12:22:10     25s] LayerId::7 widthSet size::1
[05/08 12:22:10     25s] LayerId::8 widthSet size::1
[05/08 12:22:10     25s] LayerId::9 widthSet size::1
[05/08 12:22:10     25s] LayerId::10 widthSet size::1
[05/08 12:22:10     25s] LayerId::11 widthSet size::1
[05/08 12:22:10     25s] Updating RC grid for preRoute extraction ...
[05/08 12:22:10     25s] eee: pegSigSF::1.070000
[05/08 12:22:10     25s] Initializing multi-corner resistance tables ...
[05/08 12:22:10     25s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[05/08 12:22:10     25s] eee: l::2 avDens::0.121847 usedTrk::1052.213152 availTrk::8635.500000 sigTrk::1052.213152
[05/08 12:22:10     25s] eee: l::3 avDens::0.267040 usedTrk::3917.475081 availTrk::14670.000000 sigTrk::3917.475081
[05/08 12:22:10     25s] eee: l::4 avDens::0.072977 usedTrk::667.628540 availTrk::9148.500000 sigTrk::667.628540
[05/08 12:22:10     25s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[05/08 12:22:10     25s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[05/08 12:22:10     25s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:10     25s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:10     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:10     25s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:10     25s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:10     25s] {RT rc125 0 4 4 0}
[05/08 12:22:10     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.218443 uaWl=1.000000 uaWlH=0.115542 aWlH=0.000000 lMod=0 pMax=0.837100 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 12:22:10     25s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1947.867M)
[05/08 12:22:10     25s] All LLGs are deleted
[05/08 12:22:10     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1947.9M, EPOCH TIME: 1746699730.320586
[05/08 12:22:10     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1947.9M, EPOCH TIME: 1746699730.320713
[05/08 12:22:10     25s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1947.9M, EPOCH TIME: 1746699730.321023
[05/08 12:22:10     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1947.9M, EPOCH TIME: 1746699730.323304
[05/08 12:22:10     25s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:10     25s] Core basic site is CoreSite
[05/08 12:22:10     25s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1947.9M, EPOCH TIME: 1746699730.356947
[05/08 12:22:10     25s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:10     25s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:10     25s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1947.9M, EPOCH TIME: 1746699730.358120
[05/08 12:22:10     25s] Fast DP-INIT is on for default
[05/08 12:22:10     25s] Atter site array init, number of instance map data is 0.
[05/08 12:22:10     25s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.036, REAL:0.036, MEM:1947.9M, EPOCH TIME: 1746699730.359785
[05/08 12:22:10     25s] 
[05/08 12:22:10     25s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:10     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.039, REAL:0.039, MEM:1947.9M, EPOCH TIME: 1746699730.360399
[05/08 12:22:10     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:10     25s] Starting delay calculation for Setup views
[05/08 12:22:10     25s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/08 12:22:10     25s] #################################################################################
[05/08 12:22:10     25s] # Design Stage: PreRoute
[05/08 12:22:10     25s] # Design Name: sparc_exu_alu
[05/08 12:22:10     25s] # Design Mode: 45nm
[05/08 12:22:10     25s] # Analysis Mode: MMMC OCV 
[05/08 12:22:10     25s] # Parasitics Mode: No SPEF/RCDB 
[05/08 12:22:10     25s] # Signoff Settings: SI Off 
[05/08 12:22:10     25s] #################################################################################
[05/08 12:22:10     25s] Calculate early delays in OCV mode...
[05/08 12:22:10     25s] Calculate late delays in OCV mode...
[05/08 12:22:10     25s] Topological Sorting (REAL = 0:00:00.0, MEM = 1980.2M, InitMEM = 1979.2M)
[05/08 12:22:10     25s] Start delay calculation (fullDC) (1 T). (MEM=1980.16)
[05/08 12:22:10     25s] AAE_INFO: Cdb files are: 
[05/08 12:22:10     25s]  	/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/slow.cdb
[05/08 12:22:10     25s] 	/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/fast.cdb
[05/08 12:22:10     25s]  
[05/08 12:22:10     25s] Start AAE Lib Loading. (MEM=1980.16)
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     25s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 12:22:10     25s] Type 'man IMPESI-3311' for more detail.
[05/08 12:22:10     26s] End AAE Lib Loading. (MEM=2045.86 CPU=0:00:00.5 Real=0:00:00.0)
[05/08 12:22:10     26s] End AAE Lib Interpolated Model. (MEM=2045.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 12:22:11     26s] Total number of fetched objects 2157
[05/08 12:22:11     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 12:22:11     26s] End delay calculation. (MEM=2117.25 CPU=0:00:00.1 REAL=0:00:00.0)
[05/08 12:22:11     26s] End delay calculation (fullDC). (MEM=2117.25 CPU=0:00:00.7 REAL=0:00:01.0)
[05/08 12:22:11     26s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2117.2M) ***
[05/08 12:22:11     26s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:26.3 mem=2117.2M)
[05/08 12:22:11     26s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.906  |
|           TNS (ns):|-250.267 |
|    Violating Paths:|   96    |
|          All Paths:|   380   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    399 (1752)    |   -5.034   |    399 (1752)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2133.2M, EPOCH TIME: 1746699731.344246
[05/08 12:22:11     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:11     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:2133.2M, EPOCH TIME: 1746699731.381542
[05/08 12:22:11     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] Density: 8.566%
------------------------------------------------------------------

[05/08 12:22:11     26s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1819.2M, totSessionCpu=0:00:26 **
[05/08 12:22:11     26s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:00:26.4/0:00:29.1 (0.9), mem = 2107.2M
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] =============================================================================================
[05/08 12:22:11     26s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.17-s075_1
[05/08 12:22:11     26s] =============================================================================================
[05/08 12:22:11     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:11     26s] ---------------------------------------------------------------------------------------------
[05/08 12:22:11     26s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:11     26s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.2 % )     0:00:01.1 /  0:00:01.0    0.9
[05/08 12:22:11     26s] [ DrvReport              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/08 12:22:11     26s] [ CellServerInit         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/08 12:22:11     26s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  31.3 % )     0:00:00.7 /  0:00:00.7    1.0
[05/08 12:22:11     26s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:11     26s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:11     26s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:11     26s] [ ExtractRC              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/08 12:22:11     26s] [ TimingUpdate           ]      1   0:00:00.2  (   7.2 % )     0:00:00.9 /  0:00:00.9    0.9
[05/08 12:22:11     26s] [ FullDelayCalc          ]      1   0:00:00.8  (  35.1 % )     0:00:00.8 /  0:00:00.7    0.9
[05/08 12:22:11     26s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:11     26s] [ MISC                   ]          0:00:00.3  (  15.5 % )     0:00:00.3 /  0:00:00.4    1.0
[05/08 12:22:11     26s] ---------------------------------------------------------------------------------------------
[05/08 12:22:11     26s]  InitOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[05/08 12:22:11     26s] ---------------------------------------------------------------------------------------------
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/08 12:22:11     26s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:11     26s] ### Creating PhyDesignMc. totSessionCpu=0:00:26.4 mem=2107.2M
[05/08 12:22:11     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:2107.2M, EPOCH TIME: 1746699731.389106
[05/08 12:22:11     26s] Processing tracks to init pin-track alignment.
[05/08 12:22:11     26s] z: 2, totalTracks: 1
[05/08 12:22:11     26s] z: 4, totalTracks: 1
[05/08 12:22:11     26s] z: 6, totalTracks: 1
[05/08 12:22:11     26s] z: 8, totalTracks: 1
[05/08 12:22:11     26s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:11     26s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:11     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2107.2M, EPOCH TIME: 1746699731.392649
[05/08 12:22:11     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] PD TOP has 0 placeable physical insts.
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:11     26s] OPERPROF:     Starting CMU at level 3, MEM:2107.2M, EPOCH TIME: 1746699731.429701
[05/08 12:22:11     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2107.2M, EPOCH TIME: 1746699731.429892
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:11     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2107.2M, EPOCH TIME: 1746699731.430074
[05/08 12:22:11     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2107.2M, EPOCH TIME: 1746699731.430096
[05/08 12:22:11     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2107.2M, EPOCH TIME: 1746699731.430395
[05/08 12:22:11     26s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2107.2MB).
[05/08 12:22:11     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:2107.2M, EPOCH TIME: 1746699731.431315
[05/08 12:22:11     26s] TotalInstCnt at PhyDesignMc Initialization: 1817
[05/08 12:22:11     26s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:26.5 mem=2107.3M
[05/08 12:22:11     26s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2107.3M, EPOCH TIME: 1746699731.432643
[05/08 12:22:11     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2107.2M, EPOCH TIME: 1746699731.436517
[05/08 12:22:11     26s] TotalInstCnt at PhyDesignMc Destruction: 1817
[05/08 12:22:11     26s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:11     26s] ### Creating PhyDesignMc. totSessionCpu=0:00:26.5 mem=2107.2M
[05/08 12:22:11     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:2107.2M, EPOCH TIME: 1746699731.436783
[05/08 12:22:11     26s] Processing tracks to init pin-track alignment.
[05/08 12:22:11     26s] z: 2, totalTracks: 1
[05/08 12:22:11     26s] z: 4, totalTracks: 1
[05/08 12:22:11     26s] z: 6, totalTracks: 1
[05/08 12:22:11     26s] z: 8, totalTracks: 1
[05/08 12:22:11     26s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:11     26s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:11     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2107.2M, EPOCH TIME: 1746699731.440591
[05/08 12:22:11     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] PD TOP has 0 placeable physical insts.
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:11     26s] OPERPROF:     Starting CMU at level 3, MEM:2107.2M, EPOCH TIME: 1746699731.477456
[05/08 12:22:11     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2107.2M, EPOCH TIME: 1746699731.477645
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:11     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2107.2M, EPOCH TIME: 1746699731.477824
[05/08 12:22:11     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2107.2M, EPOCH TIME: 1746699731.477845
[05/08 12:22:11     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2107.2M, EPOCH TIME: 1746699731.478090
[05/08 12:22:11     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2107.2MB).
[05/08 12:22:11     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:2107.2M, EPOCH TIME: 1746699731.478961
[05/08 12:22:11     26s] TotalInstCnt at PhyDesignMc Initialization: 1817
[05/08 12:22:11     26s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:26.5 mem=2107.3M
[05/08 12:22:11     26s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2107.3M, EPOCH TIME: 1746699731.480255
[05/08 12:22:11     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2107.2M, EPOCH TIME: 1746699731.484131
[05/08 12:22:11     26s] TotalInstCnt at PhyDesignMc Destruction: 1817
[05/08 12:22:11     26s] *** Starting optimizing excluded clock nets MEM= 2107.2M) ***
[05/08 12:22:11     26s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2107.2M) ***
[05/08 12:22:11     26s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[05/08 12:22:11     26s] Begin: GigaOpt Route Type Constraints Refinement
[05/08 12:22:11     26s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.5/0:00:29.2 (0.9), mem = 2107.2M
[05/08 12:22:11     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.1
[05/08 12:22:11     26s] ### Creating RouteCongInterface, started
[05/08 12:22:11     26s] ### Creating TopoMgr, started
[05/08 12:22:11     26s] ### Creating TopoMgr, finished
[05/08 12:22:11     26s] #optDebug: Start CG creation (mem=2107.2M)
[05/08 12:22:11     26s]  ...initializing CG  maxDriveDist 1061.535000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 106.153500 
[05/08 12:22:11     26s] (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgPrt (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgEgp (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgPbk (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgNrb(cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgObs (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgCon (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgPdm (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] #optDebug: {0, 1.000}
[05/08 12:22:11     26s] ### Creating RouteCongInterface, finished
[05/08 12:22:11     26s] Updated routing constraints on 0 nets.
[05/08 12:22:11     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.1
[05/08 12:22:11     26s] Bottom Preferred Layer:
[05/08 12:22:11     26s]     None
[05/08 12:22:11     26s] Via Pillar Rule:
[05/08 12:22:11     26s]     None
[05/08 12:22:11     26s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:00:26.6/0:00:29.3 (0.9), mem = 2183.8M
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] =============================================================================================
[05/08 12:22:11     26s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.17-s075_1
[05/08 12:22:11     26s] =============================================================================================
[05/08 12:22:11     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:11     26s] ---------------------------------------------------------------------------------------------
[05/08 12:22:11     26s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  91.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 12:22:11     26s] [ MISC                   ]          0:00:00.0  (   9.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:11     26s] ---------------------------------------------------------------------------------------------
[05/08 12:22:11     26s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 12:22:11     26s] ---------------------------------------------------------------------------------------------
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] End: GigaOpt Route Type Constraints Refinement
[05/08 12:22:11     26s] The useful skew maximum allowed delay is: 0.3
[05/08 12:22:11     26s] Deleting Lib Analyzer.
[05/08 12:22:11     26s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.6/0:00:29.3 (0.9), mem = 2183.8M
[05/08 12:22:11     26s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[05/08 12:22:11     26s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:11     26s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:11     26s] Info: 2 clock nets excluded from IPO operation.
[05/08 12:22:11     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.6 mem=2183.8M
[05/08 12:22:11     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.6 mem=2183.8M
[05/08 12:22:11     26s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 12:22:11     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.2
[05/08 12:22:11     26s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:11     26s] ### Creating PhyDesignMc. totSessionCpu=0:00:26.6 mem=2183.8M
[05/08 12:22:11     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:2183.8M, EPOCH TIME: 1746699731.634844
[05/08 12:22:11     26s] Processing tracks to init pin-track alignment.
[05/08 12:22:11     26s] z: 2, totalTracks: 1
[05/08 12:22:11     26s] z: 4, totalTracks: 1
[05/08 12:22:11     26s] z: 6, totalTracks: 1
[05/08 12:22:11     26s] z: 8, totalTracks: 1
[05/08 12:22:11     26s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:11     26s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:11     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2183.8M, EPOCH TIME: 1746699731.638906
[05/08 12:22:11     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:11     26s] PD TOP has 0 placeable physical insts.
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:11     26s] OPERPROF:     Starting CMU at level 3, MEM:2183.8M, EPOCH TIME: 1746699731.675762
[05/08 12:22:11     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2183.8M, EPOCH TIME: 1746699731.675953
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:11     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2183.8M, EPOCH TIME: 1746699731.676134
[05/08 12:22:11     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2183.8M, EPOCH TIME: 1746699731.676155
[05/08 12:22:11     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2183.8M, EPOCH TIME: 1746699731.676371
[05/08 12:22:11     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2183.8MB).
[05/08 12:22:11     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:2183.8M, EPOCH TIME: 1746699731.677291
[05/08 12:22:11     26s] TotalInstCnt at PhyDesignMc Initialization: 1817
[05/08 12:22:11     26s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:26.7 mem=2183.8M
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] Footprint cell information for calculating maxBufDist
[05/08 12:22:11     26s] *info: There is 0 candidate always on buffer/inverter cell
[05/08 12:22:11     26s] *info: There are 11 candidate Buffer cells
[05/08 12:22:11     26s] *info: There are 16 candidate Inverter cells
[05/08 12:22:11     26s] Buffers found for each power domain:
[05/08 12:22:11     26s] 	PowerDomain "virtual_PDaon" (pd tag = "1") is virtual.
[05/08 12:22:11     26s] 	PowerDomain "TOP" has 27 buffer(s) to use
[05/08 12:22:11     26s] Always on buffers found for each power domain:
[05/08 12:22:11     26s] 	PowerDomain "virtual_PDaon" (pd tag = "1") is virtual.
[05/08 12:22:11     26s] 	PowerDomain "TOP" (pd tag = "2") has 0 always on buffer(s) to use
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] #optDebug: Start CG creation (mem=2183.8M)
[05/08 12:22:11     26s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[05/08 12:22:11     26s] (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgPrt (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgEgp (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgPbk (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgNrb(cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgObs (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgCon (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s]  ...processing cgPdm (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2183.8M)
[05/08 12:22:11     26s] ### Creating RouteCongInterface, started
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] Creating Lib Analyzer ...
[05/08 12:22:11     26s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[05/08 12:22:11     26s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[05/08 12:22:11     26s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[05/08 12:22:11     26s] 
[05/08 12:22:11     26s] {RT rc125 0 4 4 0}
[05/08 12:22:12     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.1 mem=2183.8M
[05/08 12:22:12     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.1 mem=2183.8M
[05/08 12:22:12     27s] Creating Lib Analyzer, finished. 
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] #optDebug: {0, 1.000}
[05/08 12:22:12     27s] ### Creating RouteCongInterface, finished
[05/08 12:22:12     27s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2222.0M, EPOCH TIME: 1746699732.192590
[05/08 12:22:12     27s] Found 0 hard placement blockage before merging.
[05/08 12:22:12     27s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2222.0M, EPOCH TIME: 1746699732.192659
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] Netlist preparation processing... 
[05/08 12:22:12     27s] Removed 0 instance
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: so is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: nsleep_out is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: clk is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: invert_d2e_n_2 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3917 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3918 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3919 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3920 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3921 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3922 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3923 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3924 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3925 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3926 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3927 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3928 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3929 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3930 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3931 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (IMPOPT-7098):	WARNING: n_3932 is an undriven net with 1 fanouts.
[05/08 12:22:12     27s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[05/08 12:22:12     27s] To increase the message display limit, refer to the product command reference manual.
[05/08 12:22:12     27s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:12     27s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:12     27s] Deleting 0 temporary hard placement blockage(s).
[05/08 12:22:12     27s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2238.0M, EPOCH TIME: 1746699732.198762
[05/08 12:22:12     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1817).
[05/08 12:22:12     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2169.0M, EPOCH TIME: 1746699732.202923
[05/08 12:22:12     27s] TotalInstCnt at PhyDesignMc Destruction: 1817
[05/08 12:22:12     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.2
[05/08 12:22:12     27s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:27.2/0:00:29.9 (0.9), mem = 2169.0M
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] =============================================================================================
[05/08 12:22:12     27s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.17-s075_1
[05/08 12:22:12     27s] =============================================================================================
[05/08 12:22:12     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:12     27s] ---------------------------------------------------------------------------------------------
[05/08 12:22:12     27s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  48.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:12     27s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:12     27s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.1    1.0
[05/08 12:22:12     27s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:12     27s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:12     27s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  16.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:12     27s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:12     27s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:12     27s] [ MISC                   ]          0:00:00.2  (  25.2 % )     0:00:00.2 /  0:00:00.1    1.0
[05/08 12:22:12     27s] ---------------------------------------------------------------------------------------------
[05/08 12:22:12     27s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/08 12:22:12     27s] ---------------------------------------------------------------------------------------------
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] **INFO: No always on buffers available for drv fixing
[05/08 12:22:12     27s] Deleting Lib Analyzer.
[05/08 12:22:12     27s] Begin: GigaOpt high fanout net optimization
[05/08 12:22:12     27s] GigaOpt HFN: use maxLocalDensity 1.2
[05/08 12:22:12     27s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/08 12:22:12     27s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.3/0:00:30.0 (0.9), mem = 2169.0M
[05/08 12:22:12     27s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[05/08 12:22:12     27s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:12     27s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:12     27s] Info: 2 clock nets excluded from IPO operation.
[05/08 12:22:12     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.3
[05/08 12:22:12     27s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:12     27s] ### Creating PhyDesignMc. totSessionCpu=0:00:27.3 mem=2169.0M
[05/08 12:22:12     27s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 12:22:12     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:2169.0M, EPOCH TIME: 1746699732.275829
[05/08 12:22:12     27s] Processing tracks to init pin-track alignment.
[05/08 12:22:12     27s] z: 2, totalTracks: 1
[05/08 12:22:12     27s] z: 4, totalTracks: 1
[05/08 12:22:12     27s] z: 6, totalTracks: 1
[05/08 12:22:12     27s] z: 8, totalTracks: 1
[05/08 12:22:12     27s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:12     27s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:12     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2169.0M, EPOCH TIME: 1746699732.279566
[05/08 12:22:12     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] PD TOP has 0 placeable physical insts.
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:12     27s] OPERPROF:     Starting CMU at level 3, MEM:2169.0M, EPOCH TIME: 1746699732.316157
[05/08 12:22:12     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2169.0M, EPOCH TIME: 1746699732.316348
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:12     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2169.0M, EPOCH TIME: 1746699732.316542
[05/08 12:22:12     27s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2169.0M, EPOCH TIME: 1746699732.316565
[05/08 12:22:12     27s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2169.0M, EPOCH TIME: 1746699732.316778
[05/08 12:22:12     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2169.0MB).
[05/08 12:22:12     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:2169.0M, EPOCH TIME: 1746699732.317739
[05/08 12:22:12     27s] TotalInstCnt at PhyDesignMc Initialization: 1817
[05/08 12:22:12     27s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:27.3 mem=2169.0M
[05/08 12:22:12     27s] ### Creating RouteCongInterface, started
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] Creating Lib Analyzer ...
[05/08 12:22:12     27s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[05/08 12:22:12     27s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[05/08 12:22:12     27s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] {RT rc125 0 4 4 0}
[05/08 12:22:12     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.6 mem=2169.0M
[05/08 12:22:12     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.6 mem=2169.0M
[05/08 12:22:12     27s] Creating Lib Analyzer, finished. 
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] #optDebug: {0, 1.000}
[05/08 12:22:12     27s] ### Creating RouteCongInterface, finished
[05/08 12:22:12     27s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:12     27s] Total-nets :: 2156, Stn-nets :: 0, ratio :: 0 %, Total-len 95919.4, Stn-len 0
[05/08 12:22:12     27s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2207.1M, EPOCH TIME: 1746699732.740606
[05/08 12:22:12     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2169.1M, EPOCH TIME: 1746699732.744597
[05/08 12:22:12     27s] TotalInstCnt at PhyDesignMc Destruction: 1817
[05/08 12:22:12     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.3
[05/08 12:22:12     27s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:27.7/0:00:30.5 (0.9), mem = 2169.1M
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] =============================================================================================
[05/08 12:22:12     27s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.17-s075_1
[05/08 12:22:12     27s] =============================================================================================
[05/08 12:22:12     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:12     27s] ---------------------------------------------------------------------------------------------
[05/08 12:22:12     27s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  64.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:12     27s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:12     27s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/08 12:22:12     27s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:12     27s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:12     27s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:12     27s] [ MISC                   ]          0:00:00.1  (  23.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:12     27s] ---------------------------------------------------------------------------------------------
[05/08 12:22:12     27s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 12:22:12     27s] ---------------------------------------------------------------------------------------------
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/08 12:22:12     27s] End: GigaOpt high fanout net optimization
[05/08 12:22:12     27s] Begin: GigaOpt DRV Optimization
[05/08 12:22:12     27s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/08 12:22:12     27s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.7/0:00:30.5 (0.9), mem = 2169.1M
[05/08 12:22:12     27s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[05/08 12:22:12     27s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:12     27s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:12     27s] Info: 2 clock nets excluded from IPO operation.
[05/08 12:22:12     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.4
[05/08 12:22:12     27s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:12     27s] ### Creating PhyDesignMc. totSessionCpu=0:00:27.8 mem=2169.1M
[05/08 12:22:12     27s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 12:22:12     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:2169.1M, EPOCH TIME: 1746699732.748010
[05/08 12:22:12     27s] Processing tracks to init pin-track alignment.
[05/08 12:22:12     27s] z: 2, totalTracks: 1
[05/08 12:22:12     27s] z: 4, totalTracks: 1
[05/08 12:22:12     27s] z: 6, totalTracks: 1
[05/08 12:22:12     27s] z: 8, totalTracks: 1
[05/08 12:22:12     27s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:12     27s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:12     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2169.1M, EPOCH TIME: 1746699732.751570
[05/08 12:22:12     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:12     27s] PD TOP has 0 placeable physical insts.
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:12     27s] OPERPROF:     Starting CMU at level 3, MEM:2169.1M, EPOCH TIME: 1746699732.788258
[05/08 12:22:12     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2169.1M, EPOCH TIME: 1746699732.788447
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:12     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2169.1M, EPOCH TIME: 1746699732.788637
[05/08 12:22:12     27s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2169.1M, EPOCH TIME: 1746699732.788659
[05/08 12:22:12     27s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2169.1M, EPOCH TIME: 1746699732.788880
[05/08 12:22:12     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2169.1MB).
[05/08 12:22:12     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:2169.1M, EPOCH TIME: 1746699732.789837
[05/08 12:22:12     27s] TotalInstCnt at PhyDesignMc Initialization: 1817
[05/08 12:22:12     27s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:27.8 mem=2169.1M
[05/08 12:22:12     27s] ### Creating RouteCongInterface, started
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[05/08 12:22:12     27s] 
[05/08 12:22:12     27s] #optDebug: {0, 1.000}
[05/08 12:22:12     27s] ### Creating RouteCongInterface, finished
[05/08 12:22:12     27s] [GPS-DRV] Optimizer parameters ============================= 
[05/08 12:22:12     27s] [GPS-DRV] maxDensity (design): 0.95
[05/08 12:22:12     27s] [GPS-DRV] maxLocalDensity: 1.2
[05/08 12:22:12     27s] [GPS-DRV] MaxBufDistForPlaceBlk: 342 Microns
[05/08 12:22:12     27s] [GPS-DRV] All active and enabled setup views
[05/08 12:22:12     27s] [GPS-DRV]     AV_0100_wc_rc125_setup
[05/08 12:22:12     27s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/08 12:22:12     27s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/08 12:22:12     27s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/08 12:22:12     27s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/08 12:22:12     27s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/08 12:22:12     27s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2226.4M, EPOCH TIME: 1746699732.904727
[05/08 12:22:12     27s] Found 0 hard placement blockage before merging.
[05/08 12:22:12     27s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2226.4M, EPOCH TIME: 1746699732.904782
[05/08 12:22:12     27s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:12     27s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 12:22:12     27s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:12     27s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 12:22:12     27s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:12     27s] Info: violation cost 10169.433594 (cap = 0.000000, tran = 10169.433594, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:12     27s] |   620|  2369|    -5.09|     0|     0|     0.00|     0|     0|     0|     0|    -5.91|  -250.27|       0|       0|       0|  8.57%|          |         |
[05/08 12:22:13     28s] Info: violation cost 306.562653 (cap = 0.000000, tran = 306.562653, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:13     28s] |     2|    69|    -0.59|     0|     0|     0.00|     0|     0|     0|     0|    -2.94|   -33.45|     198|     158|     345|  9.65%| 0:00:01.0|  2271.0M|
[05/08 12:22:14     28s] Info: violation cost 306.529175 (cap = 0.000000, tran = 306.529175, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:14     28s] |     1|    66|    -0.59|     0|     0|     0.00|     0|     0|     0|     0|    -2.94|   -33.45|       0|       0|       1|  9.65%| 0:00:01.0|  2271.0M|
[05/08 12:22:14     28s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:14     28s] 
[05/08 12:22:14     28s] ###############################################################################
[05/08 12:22:14     28s] #
[05/08 12:22:14     28s] #  Large fanout net report:  
[05/08 12:22:14     28s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/08 12:22:14     28s] #     - current density: 9.65
[05/08 12:22:14     28s] #  Warning: No usable AlwaysOn buffers or inverters found
[05/08 12:22:14     28s] #
[05/08 12:22:14     28s] #  List of high fanout nets:
[05/08 12:22:14     28s] #
[05/08 12:22:14     28s] ###############################################################################
[05/08 12:22:14     28s] 
[05/08 12:22:14     28s] 
[05/08 12:22:14     28s] =======================================================================
[05/08 12:22:14     28s]                 Reasons for remaining drv violations
[05/08 12:22:14     28s] =======================================================================
[05/08 12:22:14     28s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[05/08 12:22:14     28s] 
[05/08 12:22:14     28s] 
[05/08 12:22:14     28s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=2273.0M) ***
[05/08 12:22:14     28s] 
[05/08 12:22:14     28s] Deleting 0 temporary hard placement blockage(s).
[05/08 12:22:14     28s] Total-nets :: 2512, Stn-nets :: 13, ratio :: 0.517516 %, Total-len 95854.6, Stn-len 913.87
[05/08 12:22:14     28s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2253.9M, EPOCH TIME: 1746699734.015796
[05/08 12:22:14     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[05/08 12:22:14     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:14     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:14     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:14     28s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2192.9M, EPOCH TIME: 1746699734.020537
[05/08 12:22:14     28s] TotalInstCnt at PhyDesignMc Destruction: 2173
[05/08 12:22:14     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.4
[05/08 12:22:14     28s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:29.0/0:00:31.7 (0.9), mem = 2192.9M
[05/08 12:22:14     28s] 
[05/08 12:22:14     28s] =============================================================================================
[05/08 12:22:14     28s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.17-s075_1
[05/08 12:22:14     28s] =============================================================================================
[05/08 12:22:14     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:14     28s] ---------------------------------------------------------------------------------------------
[05/08 12:22:14     28s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:14     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:14     28s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.8
[05/08 12:22:14     28s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:14     28s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:14     28s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:14     28s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/08 12:22:14     28s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/08 12:22:14     28s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:14     28s] [ OptEval                ]     13   0:00:00.5  (  40.6 % )     0:00:00.5 /  0:00:00.5    0.9
[05/08 12:22:14     28s] [ OptCommit              ]     13   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:14     28s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/08 12:22:14     28s] [ IncrDelayCalc          ]     91   0:00:00.3  (  27.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:14     28s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 12:22:14     28s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:14     28s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 12:22:14     28s] [ MISC                   ]          0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:14     28s] ---------------------------------------------------------------------------------------------
[05/08 12:22:14     28s]  DrvOpt #2 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/08 12:22:14     28s] ---------------------------------------------------------------------------------------------
[05/08 12:22:14     28s] 
[05/08 12:22:14     28s] End: GigaOpt DRV Optimization
[05/08 12:22:14     28s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/08 12:22:14     28s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1887.1M, totSessionCpu=0:00:29 **
[05/08 12:22:14     29s] 
[05/08 12:22:14     29s] Active setup views:
[05/08 12:22:14     29s]  AV_0100_wc_rc125_setup
[05/08 12:22:14     29s]   Dominating endpoints: 0
[05/08 12:22:14     29s]   Dominating TNS: -0.000
[05/08 12:22:14     29s] 
[05/08 12:22:14     29s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 12:22:14     29s] Deleting Lib Analyzer.
[05/08 12:22:14     29s] Begin: GigaOpt Global Optimization
[05/08 12:22:14     29s] *info: use new DP (enabled)
[05/08 12:22:14     29s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/08 12:22:14     29s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[05/08 12:22:14     29s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:14     29s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:14     29s] Info: 2 clock nets excluded from IPO operation.
[05/08 12:22:14     29s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:29.0/0:00:31.8 (0.9), mem = 2231.1M
[05/08 12:22:14     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.5
[05/08 12:22:14     29s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:14     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.0 mem=2231.1M
[05/08 12:22:14     29s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 12:22:14     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:2231.1M, EPOCH TIME: 1746699734.041627
[05/08 12:22:14     29s] Processing tracks to init pin-track alignment.
[05/08 12:22:14     29s] z: 2, totalTracks: 1
[05/08 12:22:14     29s] z: 4, totalTracks: 1
[05/08 12:22:14     29s] z: 6, totalTracks: 1
[05/08 12:22:14     29s] z: 8, totalTracks: 1
[05/08 12:22:14     29s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:14     29s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:14     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2231.1M, EPOCH TIME: 1746699734.045618
[05/08 12:22:14     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:14     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:14     29s] PD TOP has 0 placeable physical insts.
[05/08 12:22:14     29s] 
[05/08 12:22:14     29s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:14     29s] OPERPROF:     Starting CMU at level 3, MEM:2231.1M, EPOCH TIME: 1746699734.082433
[05/08 12:22:14     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2231.1M, EPOCH TIME: 1746699734.082880
[05/08 12:22:14     29s] 
[05/08 12:22:14     29s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:14     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2231.1M, EPOCH TIME: 1746699734.083081
[05/08 12:22:14     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2231.1M, EPOCH TIME: 1746699734.083103
[05/08 12:22:14     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2231.1M, EPOCH TIME: 1746699734.083285
[05/08 12:22:14     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2231.1MB).
[05/08 12:22:14     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.043, MEM:2231.1M, EPOCH TIME: 1746699734.084307
[05/08 12:22:14     29s] TotalInstCnt at PhyDesignMc Initialization: 2173
[05/08 12:22:14     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.1 mem=2231.1M
[05/08 12:22:14     29s] ### Creating RouteCongInterface, started
[05/08 12:22:14     29s] 
[05/08 12:22:14     29s] Creating Lib Analyzer ...
[05/08 12:22:14     29s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[05/08 12:22:14     29s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[05/08 12:22:14     29s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[05/08 12:22:14     29s] 
[05/08 12:22:14     29s] {RT rc125 0 4 4 0}
[05/08 12:22:14     29s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:29.4 mem=2231.1M
[05/08 12:22:14     29s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:29.4 mem=2231.1M
[05/08 12:22:14     29s] Creating Lib Analyzer, finished. 
[05/08 12:22:14     29s] 
[05/08 12:22:14     29s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[05/08 12:22:14     29s] 
[05/08 12:22:14     29s] #optDebug: {0, 1.000}
[05/08 12:22:14     29s] ### Creating RouteCongInterface, finished
[05/08 12:22:14     29s] *info: 2 clock nets excluded
[05/08 12:22:14     29s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:14     29s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:14     29s] *info: 504 no-driver nets excluded.
[05/08 12:22:14     29s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2269.2M, EPOCH TIME: 1746699734.545867
[05/08 12:22:14     29s] Found 0 hard placement blockage before merging.
[05/08 12:22:14     29s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2269.2M, EPOCH TIME: 1746699734.545930
[05/08 12:22:14     29s] ** GigaOpt Global Opt WNS Slack -2.936  TNS Slack -33.450 
[05/08 12:22:14     29s] +--------+--------+---------+------------+--------+----------------------+---------+---------------------------------+
[05/08 12:22:14     29s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
[05/08 12:22:14     29s] +--------+--------+---------+------------+--------+----------------------+---------+---------------------------------+
[05/08 12:22:14     29s] |  -2.936| -33.450|    9.65%|   0:00:00.0| 2269.2M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:14     29s] |  -2.429| -24.411|    9.64%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:14     29s] |  -2.429| -24.411|    9.64%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:14     29s] |  -2.429| -24.411|    9.64%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -1.270|  -7.624|    9.69%|   0:00:01.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -1.236|  -7.212|    9.69%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -1.236|  -7.212|    9.69%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -1.236|  -7.212|    9.69%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -1.023|  -5.055|    9.73%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -1.023|  -5.055|    9.73%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -1.023|  -5.055|    9.73%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -1.023|  -5.055|    9.73%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -0.969|  -4.561|    9.76%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -0.969|  -4.561|    9.76%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -0.969|  -4.561|    9.76%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -0.969|  -4.561|    9.76%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -0.946|  -4.372|    9.78%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -0.946|  -4.372|    9.78%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -0.946|  -4.372|    9.78%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -0.946|  -4.372|    9.78%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] |  -0.941|  -4.333|    9.79%|   0:00:00.0| 2288.3M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:15     30s] +--------+--------+---------+------------+--------+----------------------+---------+---------------------------------+
[05/08 12:22:15     30s] 
[05/08 12:22:15     30s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2288.3M) ***
[05/08 12:22:15     30s] 
[05/08 12:22:15     30s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2288.3M) ***
[05/08 12:22:15     30s] Deleting 0 temporary hard placement blockage(s).
[05/08 12:22:15     30s] ** GigaOpt Global Opt End WNS Slack -0.941  TNS Slack -4.333 
[05/08 12:22:15     30s] Total-nets :: 2514, Stn-nets :: 16, ratio :: 0.636436 %, Total-len 95850.4, Stn-len 922.91
[05/08 12:22:15     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2269.2M, EPOCH TIME: 1746699735.605152
[05/08 12:22:15     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[05/08 12:22:15     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:15     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:15     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:15     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2204.2M, EPOCH TIME: 1746699735.610127
[05/08 12:22:15     30s] TotalInstCnt at PhyDesignMc Destruction: 2175
[05/08 12:22:15     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.5
[05/08 12:22:15     30s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:00:30.5/0:00:33.3 (0.9), mem = 2204.2M
[05/08 12:22:15     30s] 
[05/08 12:22:15     30s] =============================================================================================
[05/08 12:22:15     30s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.17-s075_1
[05/08 12:22:15     30s] =============================================================================================
[05/08 12:22:15     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:15     30s] ---------------------------------------------------------------------------------------------
[05/08 12:22:15     30s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:15     30s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  19.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:15     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:15     30s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.0    1.0
[05/08 12:22:15     30s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:15     30s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:15     30s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:15     30s] [ BottleneckAnalyzerInit ]      5   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:15     30s] [ TransformInit          ]      1   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:15     30s] [ OptSingleIteration     ]     20   0:00:00.0  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/08 12:22:15     30s] [ OptGetWeight           ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:15     30s] [ OptEval                ]     20   0:00:00.4  (  25.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/08 12:22:15     30s] [ OptCommit              ]     20   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.6
[05/08 12:22:15     30s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:15     30s] [ IncrDelayCalc          ]    119   0:00:00.2  (  14.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:15     30s] [ SetupOptGetWorkingSet  ]     20   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 12:22:15     30s] [ SetupOptGetActiveNode  ]     20   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[05/08 12:22:15     30s] [ SetupOptSlackGraph     ]     20   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:15     30s] [ IncrTimingUpdate       ]      8   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:15     30s] [ MISC                   ]          0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:15     30s] ---------------------------------------------------------------------------------------------
[05/08 12:22:15     30s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    1.0
[05/08 12:22:15     30s] ---------------------------------------------------------------------------------------------
[05/08 12:22:15     30s] 
[05/08 12:22:15     30s] End: GigaOpt Global Optimization
[05/08 12:22:15     30s] *** Timing NOT met, worst failing slack is -0.941
[05/08 12:22:15     30s] *** Check timing (0:00:00.0)
[05/08 12:22:15     30s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 12:22:15     30s] Deleting Lib Analyzer.
[05/08 12:22:15     30s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/08 12:22:15     30s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[05/08 12:22:15     30s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:15     30s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:15     30s] Info: 2 clock nets excluded from IPO operation.
[05/08 12:22:15     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.6 mem=2204.2M
[05/08 12:22:15     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.6 mem=2204.2M
[05/08 12:22:15     30s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 12:22:15     30s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:15     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.6 mem=2261.4M
[05/08 12:22:15     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:2261.4M, EPOCH TIME: 1746699735.627580
[05/08 12:22:15     30s] Processing tracks to init pin-track alignment.
[05/08 12:22:15     30s] z: 2, totalTracks: 1
[05/08 12:22:15     30s] z: 4, totalTracks: 1
[05/08 12:22:15     30s] z: 6, totalTracks: 1
[05/08 12:22:15     30s] z: 8, totalTracks: 1
[05/08 12:22:15     30s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:15     30s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:15     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2261.4M, EPOCH TIME: 1746699735.631676
[05/08 12:22:15     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:15     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:15     30s] PD TOP has 0 placeable physical insts.
[05/08 12:22:15     30s] 
[05/08 12:22:15     30s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:15     30s] OPERPROF:     Starting CMU at level 3, MEM:2261.4M, EPOCH TIME: 1746699735.668348
[05/08 12:22:15     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2261.4M, EPOCH TIME: 1746699735.668732
[05/08 12:22:15     30s] 
[05/08 12:22:15     30s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:15     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2261.4M, EPOCH TIME: 1746699735.668935
[05/08 12:22:15     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2261.4M, EPOCH TIME: 1746699735.668959
[05/08 12:22:15     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2261.4M, EPOCH TIME: 1746699735.669198
[05/08 12:22:15     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2261.4MB).
[05/08 12:22:15     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.043, MEM:2261.4M, EPOCH TIME: 1746699735.670117
[05/08 12:22:15     30s] TotalInstCnt at PhyDesignMc Initialization: 2175
[05/08 12:22:15     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.6 mem=2261.5M
[05/08 12:22:15     30s] Begin: Area Reclaim Optimization
[05/08 12:22:15     30s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:30.6/0:00:33.4 (0.9), mem = 2261.5M
[05/08 12:22:15     30s] 
[05/08 12:22:15     30s] Creating Lib Analyzer ...
[05/08 12:22:15     30s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[05/08 12:22:15     30s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[05/08 12:22:15     30s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[05/08 12:22:15     30s] 
[05/08 12:22:15     30s] {RT rc125 0 4 4 0}
[05/08 12:22:16     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.9 mem=2263.5M
[05/08 12:22:16     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.9 mem=2263.5M
[05/08 12:22:16     30s] Creating Lib Analyzer, finished. 
[05/08 12:22:16     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.6
[05/08 12:22:16     30s] ### Creating RouteCongInterface, started
[05/08 12:22:16     30s] 
[05/08 12:22:16     30s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[05/08 12:22:16     30s] 
[05/08 12:22:16     30s] #optDebug: {0, 1.000}
[05/08 12:22:16     30s] ### Creating RouteCongInterface, finished
[05/08 12:22:16     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2263.5M, EPOCH TIME: 1746699736.100613
[05/08 12:22:16     31s] Found 0 hard placement blockage before merging.
[05/08 12:22:16     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2263.5M, EPOCH TIME: 1746699736.100674
[05/08 12:22:16     31s] Reclaim Optimization WNS Slack -0.941  TNS Slack -4.333 Density 9.79
[05/08 12:22:16     31s] +---------+---------+--------+--------+------------+--------+
[05/08 12:22:16     31s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 12:22:16     31s] +---------+---------+--------+--------+------------+--------+
[05/08 12:22:16     31s] |    9.79%|        -|  -0.941|  -4.333|   0:00:00.0| 2263.5M|
[05/08 12:22:16     31s] |    9.79%|        2|  -0.924|  -4.196|   0:00:00.0| 2286.7M|
[05/08 12:22:16     31s] #optDebug: <stH: 1.7100 MiSeL: 25.7250>
[05/08 12:22:16     31s] |    9.79%|        0|  -0.924|  -4.196|   0:00:00.0| 2286.7M|
[05/08 12:22:16     31s] |    9.77%|        6|  -0.921|  -4.171|   0:00:00.0| 2291.2M|
[05/08 12:22:16     31s] |    9.54%|      370|  -0.918|  -4.146|   0:00:00.0| 2291.2M|
[05/08 12:22:16     31s] |    9.53%|        1|  -0.918|  -4.146|   0:00:00.0| 2291.2M|
[05/08 12:22:16     31s] |    9.53%|        0|  -0.918|  -4.146|   0:00:00.0| 2291.2M|
[05/08 12:22:16     31s] #optDebug: <stH: 1.7100 MiSeL: 25.7250>
[05/08 12:22:16     31s] |    9.53%|        0|  -0.918|  -4.146|   0:00:00.0| 2291.2M|
[05/08 12:22:16     31s] +---------+---------+--------+--------+------------+--------+
[05/08 12:22:16     31s] Reclaim Optimization End WNS Slack -0.917  TNS Slack -4.146 Density 9.53
[05/08 12:22:16     31s] 
[05/08 12:22:16     31s] ** Summary: Restruct = 2 Buffer Deletion = 3 Declone = 3 Resize = 287 **
[05/08 12:22:16     31s] --------------------------------------------------------------
[05/08 12:22:16     31s] |                                   | Total     | Sequential |
[05/08 12:22:16     31s] --------------------------------------------------------------
[05/08 12:22:16     31s] | Num insts resized                 |     287  |       0    |
[05/08 12:22:16     31s] | Num insts undone                  |      84  |       0    |
[05/08 12:22:16     31s] | Num insts Downsized               |     287  |       0    |
[05/08 12:22:16     31s] | Num insts Samesized               |       0  |       0    |
[05/08 12:22:16     31s] | Num insts Upsized                 |       0  |       0    |
[05/08 12:22:16     31s] | Num multiple commits+uncommits    |       0  |       -    |
[05/08 12:22:16     31s] --------------------------------------------------------------
[05/08 12:22:16     31s] 
[05/08 12:22:16     31s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/08 12:22:16     31s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[05/08 12:22:16     31s] Deleting 0 temporary hard placement blockage(s).
[05/08 12:22:16     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.6
[05/08 12:22:16     31s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:31.9/0:00:34.7 (0.9), mem = 2291.2M
[05/08 12:22:16     31s] 
[05/08 12:22:16     31s] =============================================================================================
[05/08 12:22:16     31s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.17-s075_1
[05/08 12:22:16     31s] =============================================================================================
[05/08 12:22:16     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:16     31s] ---------------------------------------------------------------------------------------------
[05/08 12:22:16     31s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:16     31s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  24.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:16     31s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:16     31s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:16     31s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:16     31s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:16     31s] [ OptimizationStep       ]      1   0:00:00.0  (   1.3 % )     0:00:00.9 /  0:00:00.9    1.0
[05/08 12:22:16     31s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.5 % )     0:00:00.9 /  0:00:00.9    1.0
[05/08 12:22:16     31s] [ OptGetWeight           ]    336   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:16     31s] [ OptEval                ]    336   0:00:00.3  (  21.9 % )     0:00:00.3 /  0:00:00.3    0.9
[05/08 12:22:16     31s] [ OptCommit              ]    336   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    2.5
[05/08 12:22:16     31s] [ PostCommitDelayUpdate  ]    344   0:00:00.0  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/08 12:22:16     31s] [ IncrDelayCalc          ]    182   0:00:00.4  (  28.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/08 12:22:16     31s] [ IncrTimingUpdate       ]     46   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:16     31s] [ MISC                   ]          0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:16     31s] ---------------------------------------------------------------------------------------------
[05/08 12:22:16     31s]  AreaOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/08 12:22:16     31s] ---------------------------------------------------------------------------------------------
[05/08 12:22:16     31s] 
[05/08 12:22:17     31s] Executing incremental physical updates
[05/08 12:22:17     31s] Executing incremental physical updates
[05/08 12:22:17     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2272.1M, EPOCH TIME: 1746699737.000798
[05/08 12:22:17     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2167).
[05/08 12:22:17     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:17     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:17     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:17     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:2211.1M, EPOCH TIME: 1746699737.005314
[05/08 12:22:17     31s] TotalInstCnt at PhyDesignMc Destruction: 2167
[05/08 12:22:17     31s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2211.12M, totSessionCpu=0:00:32).
[05/08 12:22:17     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2211.1M, EPOCH TIME: 1746699737.022314
[05/08 12:22:17     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:17     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:17     31s] 
[05/08 12:22:17     31s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:17     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.036, REAL:0.037, MEM:2211.1M, EPOCH TIME: 1746699737.058938
[05/08 12:22:17     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:17     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:17     31s] **INFO: Flow update: Design is easy to close.
[05/08 12:22:17     31s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:32.0/0:00:34.8 (0.9), mem = 2211.1M
[05/08 12:22:17     31s] 
[05/08 12:22:17     31s] *** Start incrementalPlace ***
[05/08 12:22:17     31s] User Input Parameters:
[05/08 12:22:17     31s] - Congestion Driven    : On
[05/08 12:22:17     31s] - Timing Driven        : On
[05/08 12:22:17     31s] - Area-Violation Based : On
[05/08 12:22:17     31s] - Start Rollback Level : -5
[05/08 12:22:17     31s] - Legalized            : On
[05/08 12:22:17     31s] - Window Based         : Off
[05/08 12:22:17     31s] - eDen incr mode       : Off
[05/08 12:22:17     31s] - Small incr mode      : Off
[05/08 12:22:17     31s] 
[05/08 12:22:17     31s] no activity file in design. spp won't run.
[05/08 12:22:17     32s] Effort level <high> specified for reg2reg path_group
[05/08 12:22:17     32s] Effort level <high> specified for reg2cgate path_group
[05/08 12:22:17     32s] No Views given, use default active views for adaptive view pruning
[05/08 12:22:17     32s] SKP will enable view:
[05/08 12:22:17     32s]   AV_0100_wc_rc125_setup
[05/08 12:22:17     32s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2205.1M, EPOCH TIME: 1746699737.132984
[05/08 12:22:17     32s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:2205.1M, EPOCH TIME: 1746699737.134473
[05/08 12:22:17     32s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2205.1M, EPOCH TIME: 1746699737.134519
[05/08 12:22:17     32s] Starting Early Global Route congestion estimation: mem = 2205.1M
[05/08 12:22:17     32s] (I)      ==================== Layers =====================
[05/08 12:22:17     32s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:17     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/08 12:22:17     32s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:17     32s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/08 12:22:17     32s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/08 12:22:17     32s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:17     32s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/08 12:22:17     32s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/08 12:22:17     32s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/08 12:22:17     32s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/08 12:22:17     32s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/08 12:22:17     32s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/08 12:22:17     32s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/08 12:22:17     32s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/08 12:22:17     32s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/08 12:22:17     32s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/08 12:22:17     32s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/08 12:22:17     32s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/08 12:22:17     32s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/08 12:22:17     32s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/08 12:22:17     32s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:17     32s] (I)      Started Import and model ( Curr Mem: 2205.12 MB )
[05/08 12:22:17     32s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:17     32s] (I)      == Non-default Options ==
[05/08 12:22:17     32s] (I)      Maximum routing layer                              : 4
[05/08 12:22:17     32s] (I)      Number of threads                                  : 1
[05/08 12:22:17     32s] (I)      Use non-blocking free Dbs wires                    : false
[05/08 12:22:17     32s] (I)      Method to set GCell size                           : row
[05/08 12:22:17     32s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[05/08 12:22:17     32s] (I)      Use row-based GCell size
[05/08 12:22:17     32s] (I)      Use row-based GCell align
[05/08 12:22:17     32s] (I)      layer 0 area = 80000
[05/08 12:22:17     32s] (I)      layer 1 area = 80000
[05/08 12:22:17     32s] (I)      layer 2 area = 80000
[05/08 12:22:17     32s] (I)      layer 3 area = 80000
[05/08 12:22:17     32s] (I)      GCell unit size   : 3420
[05/08 12:22:17     32s] (I)      GCell multiplier  : 1
[05/08 12:22:17     32s] (I)      GCell row height  : 3420
[05/08 12:22:17     32s] (I)      Actual row height : 3420
[05/08 12:22:17     32s] (I)      GCell align ref   : 60000 60040
[05/08 12:22:17     32s] [NR-eGR] Track table information for default rule: 
[05/08 12:22:17     32s] [NR-eGR] Metal1 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal2 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal3 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal4 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal5 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal6 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal7 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal8 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal9 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal10 has single uniform track structure
[05/08 12:22:17     32s] [NR-eGR] Metal11 has single uniform track structure
[05/08 12:22:17     32s] (I)      ==================== Default via =====================
[05/08 12:22:17     32s] (I)      +----+------------------+----------------------------+
[05/08 12:22:17     32s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 12:22:17     32s] (I)      +----+------------------+----------------------------+
[05/08 12:22:17     32s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 12:22:17     32s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 12:22:17     32s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 12:22:17     32s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 12:22:17     32s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 12:22:17     32s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 12:22:17     32s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 12:22:17     32s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 12:22:17     32s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 12:22:17     32s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 12:22:17     32s] (I)      +----+------------------+----------------------------+
[05/08 12:22:17     32s] [NR-eGR] Read 14848 PG shapes
[05/08 12:22:17     32s] [NR-eGR] Read 0 clock shapes
[05/08 12:22:17     32s] [NR-eGR] Read 0 other shapes
[05/08 12:22:17     32s] [NR-eGR] #Routing Blockages  : 0
[05/08 12:22:17     32s] [NR-eGR] #Instance Blockages : 0
[05/08 12:22:17     32s] [NR-eGR] #PG Blockages       : 14848
[05/08 12:22:17     32s] [NR-eGR] #Halo Blockages     : 0
[05/08 12:22:17     32s] [NR-eGR] #Boundary Blockages : 0
[05/08 12:22:17     32s] [NR-eGR] #Clock Blockages    : 0
[05/08 12:22:17     32s] [NR-eGR] #Other Blockages    : 0
[05/08 12:22:17     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/08 12:22:17     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 12:22:17     32s] [NR-eGR] Read 2506 nets ( ignored 0 )
[05/08 12:22:17     32s] (I)      early_global_route_priority property id does not exist.
[05/08 12:22:17     32s] (I)      Read Num Blocks=14848  Num Prerouted Wires=0  Num CS=0
[05/08 12:22:17     32s] (I)      Layer 1 (V) : #blockages 4948 : #preroutes 0
[05/08 12:22:17     32s] (I)      Layer 2 (H) : #blockages 4950 : #preroutes 0
[05/08 12:22:17     32s] (I)      Layer 3 (V) : #blockages 4950 : #preroutes 0
[05/08 12:22:17     32s] (I)      Number of ignored nets                =      0
[05/08 12:22:17     32s] (I)      Number of connected nets              =      0
[05/08 12:22:17     32s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/08 12:22:17     32s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/08 12:22:17     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/08 12:22:17     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/08 12:22:17     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 12:22:17     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/08 12:22:17     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/08 12:22:17     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 12:22:17     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 12:22:17     32s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[05/08 12:22:17     32s] (I)      Ndr track 0 does not exist
[05/08 12:22:17     32s] (I)      ---------------------Grid Graph Info--------------------
[05/08 12:22:17     32s] (I)      Routing area        : (0, 0) - (580000, 528200)
[05/08 12:22:17     32s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[05/08 12:22:17     32s] (I)      Site width          :   400  (dbu)
[05/08 12:22:17     32s] (I)      Row height          :  3420  (dbu)
[05/08 12:22:17     32s] (I)      GCell row height    :  3420  (dbu)
[05/08 12:22:17     32s] (I)      GCell width         :  3420  (dbu)
[05/08 12:22:17     32s] (I)      GCell height        :  3420  (dbu)
[05/08 12:22:17     32s] (I)      Grid                :   170   154     4
[05/08 12:22:17     32s] (I)      Layer numbers       :     1     2     3     4
[05/08 12:22:17     32s] (I)      Vertical capacity   :     0  3420     0  3420
[05/08 12:22:17     32s] (I)      Horizontal capacity :     0     0  3420     0
[05/08 12:22:17     32s] (I)      Default wire width  :   120   160   160   160
[05/08 12:22:17     32s] (I)      Default wire space  :   120   140   140   140
[05/08 12:22:17     32s] (I)      Default wire pitch  :   240   300   300   300
[05/08 12:22:17     32s] (I)      Default pitch size  :   240   400   380   400
[05/08 12:22:17     32s] (I)      First track coord   :   190   200   190   200
[05/08 12:22:17     32s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[05/08 12:22:17     32s] (I)      Total num of tracks :  1390  1450  1390  1450
[05/08 12:22:17     32s] (I)      Num of masks        :     1     1     1     1
[05/08 12:22:17     32s] (I)      Num of trim masks   :     0     0     0     0
[05/08 12:22:17     32s] (I)      --------------------------------------------------------
[05/08 12:22:17     32s] 
[05/08 12:22:17     32s] [NR-eGR] ============ Routing rule table ============
[05/08 12:22:17     32s] [NR-eGR] Rule id: 0  Nets: 2506
[05/08 12:22:17     32s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/08 12:22:17     32s] (I)                    Layer    2    3    4 
[05/08 12:22:17     32s] (I)                    Pitch  400  380  400 
[05/08 12:22:17     32s] (I)             #Used tracks    1    1    1 
[05/08 12:22:17     32s] (I)       #Fully used tracks    1    1    1 
[05/08 12:22:17     32s] [NR-eGR] ========================================
[05/08 12:22:17     32s] [NR-eGR] 
[05/08 12:22:17     32s] (I)      =============== Blocked Tracks ===============
[05/08 12:22:17     32s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:17     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/08 12:22:17     32s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:17     32s] (I)      |     1 |       0 |        0 |         0.00% |
[05/08 12:22:17     32s] (I)      |     2 |  223300 |    53840 |        24.11% |
[05/08 12:22:17     32s] (I)      |     3 |  236300 |    11324 |         4.79% |
[05/08 12:22:17     32s] (I)      |     4 |  223300 |    57500 |        25.75% |
[05/08 12:22:17     32s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:17     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2205.12 MB )
[05/08 12:22:17     32s] (I)      Reset routing kernel
[05/08 12:22:17     32s] (I)      Started Global Routing ( Curr Mem: 2205.12 MB )
[05/08 12:22:17     32s] (I)      totalPins=7762  totalGlobalPin=7252 (93.43%)
[05/08 12:22:17     32s] (I)      total 2D Cap : 633104 = (224976 H, 408128 V)
[05/08 12:22:17     32s] [NR-eGR] Layer group 1: route 2506 net(s) in layer range [2, 4]
[05/08 12:22:17     32s] (I)      
[05/08 12:22:17     32s] (I)      ============  Phase 1a Route ============
[05/08 12:22:17     32s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 12:22:17     32s] (I)      Usage: 54296 = (38252 H, 16044 V) = (17.00% H, 3.93% V) = (6.541e+04um H, 2.744e+04um V)
[05/08 12:22:17     32s] (I)      
[05/08 12:22:17     32s] (I)      ============  Phase 1b Route ============
[05/08 12:22:17     32s] (I)      Usage: 54310 = (38252 H, 16058 V) = (17.00% H, 3.93% V) = (6.541e+04um H, 2.746e+04um V)
[05/08 12:22:17     32s] (I)      Overflow of layer group 1: 0.02% H + 0.35% V. EstWL: 9.287010e+04um
[05/08 12:22:17     32s] (I)      Congestion metric : 0.02%H 0.35%V, 0.37%HV
[05/08 12:22:17     32s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/08 12:22:17     32s] (I)      
[05/08 12:22:17     32s] (I)      ============  Phase 1c Route ============
[05/08 12:22:17     32s] (I)      Level2 Grid: 34 x 31
[05/08 12:22:17     32s] (I)      Usage: 54347 = (38270 H, 16077 V) = (17.01% H, 3.94% V) = (6.544e+04um H, 2.749e+04um V)
[05/08 12:22:17     32s] (I)      
[05/08 12:22:17     32s] (I)      ============  Phase 1d Route ============
[05/08 12:22:17     32s] (I)      Usage: 54374 = (38286 H, 16088 V) = (17.02% H, 3.94% V) = (6.547e+04um H, 2.751e+04um V)
[05/08 12:22:17     32s] (I)      
[05/08 12:22:17     32s] (I)      ============  Phase 1e Route ============
[05/08 12:22:17     32s] (I)      Usage: 54374 = (38286 H, 16088 V) = (17.02% H, 3.94% V) = (6.547e+04um H, 2.751e+04um V)
[05/08 12:22:17     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 9.297954e+04um
[05/08 12:22:17     32s] (I)      
[05/08 12:22:17     32s] (I)      ============  Phase 1l Route ============
[05/08 12:22:17     32s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/08 12:22:17     32s] (I)      Layer  2:     207502     11891         7         752      221633    ( 0.34%) 
[05/08 12:22:17     32s] (I)      Layer  3:     226262     38231         1           0      234234    ( 0.00%) 
[05/08 12:22:17     32s] (I)      Layer  4:     203659      6923         0        4386      217999    ( 1.97%) 
[05/08 12:22:17     32s] (I)      Total:        637423     57045         8        5138      673866    ( 0.76%) 
[05/08 12:22:17     32s] (I)      
[05/08 12:22:17     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 12:22:17     32s] [NR-eGR]                        OverCon            
[05/08 12:22:17     32s] [NR-eGR]                         #Gcell     %Gcell
[05/08 12:22:17     32s] [NR-eGR]        Layer               (1)    OverCon
[05/08 12:22:17     32s] [NR-eGR] ----------------------------------------------
[05/08 12:22:17     32s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:17     32s] [NR-eGR]  Metal2 ( 2)         7( 0.03%)   ( 0.03%) 
[05/08 12:22:17     32s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[05/08 12:22:17     32s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:17     32s] [NR-eGR] ----------------------------------------------
[05/08 12:22:17     32s] [NR-eGR]        Total         8( 0.01%)   ( 0.01%) 
[05/08 12:22:17     32s] [NR-eGR] 
[05/08 12:22:17     32s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2205.12 MB )
[05/08 12:22:17     32s] (I)      total 2D Cap : 641147 = (228122 H, 413025 V)
[05/08 12:22:17     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[05/08 12:22:17     32s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2205.1M
[05/08 12:22:17     32s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.039, REAL:0.039, MEM:2205.1M, EPOCH TIME: 1746699737.173968
[05/08 12:22:17     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:2205.1M, EPOCH TIME: 1746699737.173985
[05/08 12:22:17     32s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:17     32s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 12:22:17     32s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:17     32s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 12:22:17     32s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:17     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 12:22:17     32s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 12:22:17     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2205.1M, EPOCH TIME: 1746699737.174863
[05/08 12:22:17     32s] 
[05/08 12:22:17     32s] === incrementalPlace Internal Loop 1 ===
[05/08 12:22:17     32s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/08 12:22:17     32s] OPERPROF: Starting IPInitSPData at level 1, MEM:2205.1M, EPOCH TIME: 1746699737.175197
[05/08 12:22:17     32s] Processing tracks to init pin-track alignment.
[05/08 12:22:17     32s] z: 2, totalTracks: 1
[05/08 12:22:17     32s] z: 4, totalTracks: 1
[05/08 12:22:17     32s] z: 6, totalTracks: 1
[05/08 12:22:17     32s] z: 8, totalTracks: 1
[05/08 12:22:17     32s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:17     32s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:17     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2205.1M, EPOCH TIME: 1746699737.179278
[05/08 12:22:17     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:17     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:17     32s] PD TOP has 0 placeable physical insts.
[05/08 12:22:17     32s] 
[05/08 12:22:17     32s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:17     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2205.1M, EPOCH TIME: 1746699737.216052
[05/08 12:22:17     32s] OPERPROF:   Starting post-place ADS at level 2, MEM:2205.1M, EPOCH TIME: 1746699737.216096
[05/08 12:22:17     32s] ADSU 0.095 -> 0.095. site 136850.000 -> 136850.000. GS 13.680
[05/08 12:22:17     32s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.004, REAL:0.004, MEM:2205.1M, EPOCH TIME: 1746699737.220535
[05/08 12:22:17     32s] OPERPROF:   Starting spMPad at level 2, MEM:2205.1M, EPOCH TIME: 1746699737.220710
[05/08 12:22:17     32s] OPERPROF:     Starting spContextMPad at level 3, MEM:2205.1M, EPOCH TIME: 1746699737.220773
[05/08 12:22:17     32s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2205.1M, EPOCH TIME: 1746699737.220788
[05/08 12:22:17     32s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2205.1M, EPOCH TIME: 1746699737.221768
[05/08 12:22:17     32s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2205.1M, EPOCH TIME: 1746699737.222595
[05/08 12:22:17     32s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2205.1M, EPOCH TIME: 1746699737.222653
[05/08 12:22:17     32s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2205.1M, EPOCH TIME: 1746699737.222739
[05/08 12:22:17     32s] no activity file in design. spp won't run.
[05/08 12:22:17     32s] [spp] 0
[05/08 12:22:17     32s] [adp] 0:1:1:3
[05/08 12:22:17     32s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2205.1M, EPOCH TIME: 1746699737.223041
[05/08 12:22:17     32s] SP #FI/SF FL/PI 0/0 2167/0
[05/08 12:22:17     32s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.048, REAL:0.048, MEM:2205.1M, EPOCH TIME: 1746699737.223214
[05/08 12:22:17     32s] PP off. flexM 0
[05/08 12:22:17     32s] OPERPROF: Starting CDPad at level 1, MEM:2205.1M, EPOCH TIME: 1746699737.224849
[05/08 12:22:17     32s] 3DP is on.
[05/08 12:22:17     32s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[05/08 12:22:17     32s] design sh 0.038. rd 0.200
[05/08 12:22:17     32s] design sh 0.037. rd 0.200
[05/08 12:22:17     32s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/08 12:22:17     32s] design sh 0.018. rd 0.200
[05/08 12:22:17     32s] CDPadU 0.203 -> 0.185. R=0.095, N=2167, GS=1.710
[05/08 12:22:17     32s] OPERPROF: Finished CDPad at level 1, CPU:0.036, REAL:0.037, MEM:2205.1M, EPOCH TIME: 1746699737.261359
[05/08 12:22:17     32s] OPERPROF: Starting InitSKP at level 1, MEM:2205.1M, EPOCH TIME: 1746699737.261390
[05/08 12:22:17     32s] no activity file in design. spp won't run.
[05/08 12:22:17     32s] no activity file in design. spp won't run.
[05/08 12:22:17     32s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/08 12:22:17     32s] OPERPROF: Finished InitSKP at level 1, CPU:0.134, REAL:0.135, MEM:2214.7M, EPOCH TIME: 1746699737.395891
[05/08 12:22:17     32s] NP #FI/FS/SF FL/PI: 0/0/0 2167/0
[05/08 12:22:17     32s] no activity file in design. spp won't run.
[05/08 12:22:17     32s] 
[05/08 12:22:17     32s] AB Est...
[05/08 12:22:17     32s] OPERPROF: Starting npPlace at level 1, MEM:2214.7M, EPOCH TIME: 1746699737.399617
[05/08 12:22:17     32s] OPERPROF: Finished npPlace at level 1, CPU:0.007, REAL:0.007, MEM:2203.3M, EPOCH TIME: 1746699737.406928
[05/08 12:22:17     32s] Iteration  4: Skipped, with CDP Off
[05/08 12:22:17     32s] 
[05/08 12:22:17     32s] AB Est...
[05/08 12:22:17     32s] OPERPROF: Starting npPlace at level 1, MEM:2203.3M, EPOCH TIME: 1746699737.409337
[05/08 12:22:17     32s] OPERPROF: Finished npPlace at level 1, CPU:0.006, REAL:0.006, MEM:2203.3M, EPOCH TIME: 1746699737.415095
[05/08 12:22:17     32s] Iteration  5: Skipped, with CDP Off
[05/08 12:22:17     32s] OPERPROF: Starting npPlace at level 1, MEM:2203.3M, EPOCH TIME: 1746699737.420872
[05/08 12:22:17     32s] Iteration  6: Total net bbox = 8.557e+04 (6.24e+04 2.32e+04)
[05/08 12:22:17     32s]               Est.  stn bbox = 9.393e+04 (6.77e+04 2.63e+04)
[05/08 12:22:17     32s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2199.6M
[05/08 12:22:17     32s] OPERPROF: Finished npPlace at level 1, CPU:0.182, REAL:0.186, MEM:2199.6M, EPOCH TIME: 1746699737.607010
[05/08 12:22:17     32s] no activity file in design. spp won't run.
[05/08 12:22:17     32s] NP #FI/FS/SF FL/PI: 0/0/0 2167/0
[05/08 12:22:17     32s] no activity file in design. spp won't run.
[05/08 12:22:17     32s] OPERPROF: Starting npPlace at level 1, MEM:2183.6M, EPOCH TIME: 1746699737.620093
[05/08 12:22:17     32s] Iteration  7: Total net bbox = 8.451e+04 (6.19e+04 2.26e+04)
[05/08 12:22:17     32s]               Est.  stn bbox = 9.274e+04 (6.72e+04 2.55e+04)
[05/08 12:22:17     32s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2183.6M
[05/08 12:22:17     32s] OPERPROF: Finished npPlace at level 1, CPU:0.118, REAL:0.118, MEM:2183.6M, EPOCH TIME: 1746699737.738477
[05/08 12:22:17     32s] Legalizing MH Cells... 0 / 0 (level 5)
[05/08 12:22:17     32s] No instances found in the vector
[05/08 12:22:17     32s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2183.6M, DRC: 0)
[05/08 12:22:17     32s] 0 (out of 0) MH cells were successfully legalized.
[05/08 12:22:17     32s] no activity file in design. spp won't run.
[05/08 12:22:17     32s] NP #FI/FS/SF FL/PI: 0/0/0 2167/0
[05/08 12:22:17     32s] no activity file in design. spp won't run.
[05/08 12:22:17     32s] OPERPROF: Starting npPlace at level 1, MEM:2183.6M, EPOCH TIME: 1746699737.750303
[05/08 12:22:18     33s] Iteration  8: Total net bbox = 8.476e+04 (6.21e+04 2.26e+04)
[05/08 12:22:18     33s]               Est.  stn bbox = 9.298e+04 (6.74e+04 2.55e+04)
[05/08 12:22:18     33s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2180.6M
[05/08 12:22:18     33s] OPERPROF: Finished npPlace at level 1, CPU:0.359, REAL:0.366, MEM:2180.6M, EPOCH TIME: 1746699738.115880
[05/08 12:22:18     33s] Legalizing MH Cells... 0 / 0 (level 6)
[05/08 12:22:18     33s] No instances found in the vector
[05/08 12:22:18     33s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2180.6M, DRC: 0)
[05/08 12:22:18     33s] 0 (out of 0) MH cells were successfully legalized.
[05/08 12:22:18     33s] no activity file in design. spp won't run.
[05/08 12:22:18     33s] NP #FI/FS/SF FL/PI: 0/0/0 2167/0
[05/08 12:22:18     33s] no activity file in design. spp won't run.
[05/08 12:22:18     33s] OPERPROF: Starting npPlace at level 1, MEM:2180.6M, EPOCH TIME: 1746699738.136757
[05/08 12:22:18     33s] Iteration  9: Total net bbox = 8.643e+04 (6.30e+04 2.34e+04)
[05/08 12:22:18     33s]               Est.  stn bbox = 9.467e+04 (6.84e+04 2.63e+04)
[05/08 12:22:18     33s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 2180.6M
[05/08 12:22:18     33s] OPERPROF: Finished npPlace at level 1, CPU:0.739, REAL:0.757, MEM:2180.6M, EPOCH TIME: 1746699738.893635
[05/08 12:22:18     33s] Legalizing MH Cells... 0 / 0 (level 7)
[05/08 12:22:18     33s] No instances found in the vector
[05/08 12:22:18     33s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2180.6M, DRC: 0)
[05/08 12:22:18     33s] 0 (out of 0) MH cells were successfully legalized.
[05/08 12:22:18     33s] no activity file in design. spp won't run.
[05/08 12:22:18     33s] NP #FI/FS/SF FL/PI: 0/0/0 2167/0
[05/08 12:22:18     33s] no activity file in design. spp won't run.
[05/08 12:22:18     33s] OPERPROF: Starting npPlace at level 1, MEM:2180.6M, EPOCH TIME: 1746699738.914829
[05/08 12:22:18     33s] GP RA stats: MHOnly 0 nrInst 2167 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/08 12:22:19     34s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2196.6M, EPOCH TIME: 1746699739.326798
[05/08 12:22:19     34s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2196.6M, EPOCH TIME: 1746699739.326847
[05/08 12:22:19     34s] Iteration 10: Total net bbox = 8.714e+04 (6.34e+04 2.37e+04)
[05/08 12:22:19     34s]               Est.  stn bbox = 9.542e+04 (6.88e+04 2.66e+04)
[05/08 12:22:19     34s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2196.6M
[05/08 12:22:19     34s] OPERPROF: Finished npPlace at level 1, CPU:0.399, REAL:0.413, MEM:2196.6M, EPOCH TIME: 1746699739.327417
[05/08 12:22:19     34s] Legalizing MH Cells... 0 / 0 (level 8)
[05/08 12:22:19     34s] No instances found in the vector
[05/08 12:22:19     34s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2180.6M, DRC: 0)
[05/08 12:22:19     34s] 0 (out of 0) MH cells were successfully legalized.
[05/08 12:22:19     34s] Move report: Timing Driven Placement moves 2167 insts, mean move: 6.98 um, max move: 64.05 um 
[05/08 12:22:19     34s] 	Max move on inst (FE_OFC50_se): (30.00, 231.80) --> (44.46, 182.21)
[05/08 12:22:19     34s] no activity file in design. spp won't run.
[05/08 12:22:19     34s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2180.6M, EPOCH TIME: 1746699739.336875
[05/08 12:22:19     34s] Saved padding area to DB
[05/08 12:22:19     34s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2180.6M, EPOCH TIME: 1746699739.337065
[05/08 12:22:19     34s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:2180.6M, EPOCH TIME: 1746699739.338174
[05/08 12:22:19     34s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2180.6M, EPOCH TIME: 1746699739.339029
[05/08 12:22:19     34s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 12:22:19     34s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1746699739.339273
[05/08 12:22:19     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2180.6M, EPOCH TIME: 1746699739.340127
[05/08 12:22:19     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1746699739.340249
[05/08 12:22:19     34s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.005, REAL:0.005, MEM:2180.6M, EPOCH TIME: 1746699739.341801
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s] Finished Incremental Placement (cpu=0:00:02.1, real=0:00:02.0, mem=2180.6M)
[05/08 12:22:19     34s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/08 12:22:19     34s] Type 'man IMPSP-9025' for more detail.
[05/08 12:22:19     34s] CongRepair sets shifter mode to gplace
[05/08 12:22:19     34s] TDRefine: refinePlace mode is spiral
[05/08 12:22:19     34s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2180.6M, EPOCH TIME: 1746699739.342751
[05/08 12:22:19     34s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2180.6M, EPOCH TIME: 1746699739.342790
[05/08 12:22:19     34s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2180.6M, EPOCH TIME: 1746699739.342819
[05/08 12:22:19     34s] Processing tracks to init pin-track alignment.
[05/08 12:22:19     34s] z: 2, totalTracks: 1
[05/08 12:22:19     34s] z: 4, totalTracks: 1
[05/08 12:22:19     34s] z: 6, totalTracks: 1
[05/08 12:22:19     34s] z: 8, totalTracks: 1
[05/08 12:22:19     34s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:19     34s] All LLGs are deleted
[05/08 12:22:19     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2180.6M, EPOCH TIME: 1746699739.346316
[05/08 12:22:19     34s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1746699739.346417
[05/08 12:22:19     34s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:19     34s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2180.6M, EPOCH TIME: 1746699739.346804
[05/08 12:22:19     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2180.6M, EPOCH TIME: 1746699739.349005
[05/08 12:22:19     34s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:19     34s] Core basic site is CoreSite
[05/08 12:22:19     34s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2180.6M, EPOCH TIME: 1746699739.382378
[05/08 12:22:19     34s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:19     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:19     34s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:2180.6M, EPOCH TIME: 1746699739.383399
[05/08 12:22:19     34s] Fast DP-INIT is on for default
[05/08 12:22:19     34s] PD TOP has 0 placeable physical insts.
[05/08 12:22:19     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 12:22:19     34s] Atter site array init, number of instance map data is 0.
[05/08 12:22:19     34s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.036, REAL:0.036, MEM:2180.6M, EPOCH TIME: 1746699739.385024
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:19     34s] OPERPROF:         Starting CMU at level 5, MEM:2180.6M, EPOCH TIME: 1746699739.385502
[05/08 12:22:19     34s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1746699739.385737
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:19     34s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.039, REAL:0.039, MEM:2180.6M, EPOCH TIME: 1746699739.385929
[05/08 12:22:19     34s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2180.6M, EPOCH TIME: 1746699739.385948
[05/08 12:22:19     34s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1746699739.386171
[05/08 12:22:19     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2180.6MB).
[05/08 12:22:19     34s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.044, REAL:0.044, MEM:2180.6M, EPOCH TIME: 1746699739.387172
[05/08 12:22:19     34s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.044, REAL:0.044, MEM:2180.6M, EPOCH TIME: 1746699739.387187
[05/08 12:22:19     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23704.2
[05/08 12:22:19     34s] OPERPROF:   Starting RefinePlace at level 2, MEM:2180.6M, EPOCH TIME: 1746699739.387289
[05/08 12:22:19     34s] *** Starting refinePlace (0:00:34.3 mem=2180.6M) ***
[05/08 12:22:19     34s] Total net bbox length = 8.771e+04 (6.372e+04 2.399e+04) (ext = 5.260e+04)
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:19     34s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/08 12:22:19     34s] Skipping level-shifter placement due to all shifters are placed legally
[05/08 12:22:19     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:19     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:19     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:19     34s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2180.6M, EPOCH TIME: 1746699739.389760
[05/08 12:22:19     34s] Starting refinePlace ...
[05/08 12:22:19     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:19     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:19     34s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2180.6M, EPOCH TIME: 1746699739.393197
[05/08 12:22:19     34s] DDP initSite1 nrRow 119 nrJob 119
[05/08 12:22:19     34s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2180.6M, EPOCH TIME: 1746699739.393232
[05/08 12:22:19     34s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1746699739.393309
[05/08 12:22:19     34s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2180.6M, EPOCH TIME: 1746699739.393324
[05/08 12:22:19     34s] DDP markSite nrRow 119 nrJob 119
[05/08 12:22:19     34s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1746699739.393530
[05/08 12:22:19     34s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1746699739.393544
[05/08 12:22:19     34s]   Spread Effort: high, pre-route mode, useDDP on.
[05/08 12:22:19     34s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2180.6MB) @(0:00:34.3 - 0:00:34.3).
[05/08 12:22:19     34s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:19     34s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 12:22:19     34s] Placement tweakage begins.
[05/08 12:22:19     34s] wire length = 9.305e+04
[05/08 12:22:19     34s] wire length = 9.304e+04
[05/08 12:22:19     34s] Placement tweakage ends.
[05/08 12:22:19     34s] Move report: tweak moves 6 insts, mean move: 8.63 um, max move: 22.79 um 
[05/08 12:22:19     34s] 	Max move on inst (FE_OFC243_alu_byp_rd_data_e_58): (65.95, 125.79) --> (88.75, 125.79)
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[05/08 12:22:19     34s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f12bf2f4ec0.
[05/08 12:22:19     34s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/08 12:22:19     34s] Move report: legalization moves 2167 insts, mean move: 1.06 um, max move: 4.21 um spiral
[05/08 12:22:19     34s] 	Max move on inst (FE_OFC33_exu_ifu_brpc_e_14): (145.75, 105.20) --> (146.60, 101.84)
[05/08 12:22:19     34s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:19     34s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:19     34s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2151.7MB) @(0:00:34.3 - 0:00:34.3).
[05/08 12:22:19     34s] Move report: Detail placement moves 2167 insts, mean move: 1.09 um, max move: 22.65 um 
[05/08 12:22:19     34s] 	Max move on inst (FE_OFC243_alu_byp_rd_data_e_58): (65.95, 125.79) --> (88.60, 125.78)
[05/08 12:22:19     34s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2151.7MB
[05/08 12:22:19     34s] Statistics of distance of Instance movement in refine placement:
[05/08 12:22:19     34s]   maximum (X+Y) =        22.65 um
[05/08 12:22:19     34s]   inst (FE_OFC243_alu_byp_rd_data_e_58) with max move: (65.955, 125.787) -> (88.6, 125.78)
[05/08 12:22:19     34s]   mean    (X+Y) =         1.09 um
[05/08 12:22:19     34s] Summary Report:
[05/08 12:22:19     34s] Instances move: 2167 (out of 2167 movable)
[05/08 12:22:19     34s] Instances flipped: 0
[05/08 12:22:19     34s] Mean displacement: 1.09 um
[05/08 12:22:19     34s] Max displacement: 22.65 um (Instance: FE_OFC243_alu_byp_rd_data_e_58) (65.955, 125.787) -> (88.6, 125.78)
[05/08 12:22:19     34s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2LVT
[05/08 12:22:19     34s] Total instances moved : 2167
[05/08 12:22:19     34s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.056, REAL:0.055, MEM:2151.7M, EPOCH TIME: 1746699739.444829
[05/08 12:22:19     34s] Total net bbox length = 8.824e+04 (6.376e+04 2.448e+04) (ext = 5.259e+04)
[05/08 12:22:19     34s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2151.7MB
[05/08 12:22:19     34s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2151.7MB) @(0:00:34.3 - 0:00:34.3).
[05/08 12:22:19     34s] *** Finished refinePlace (0:00:34.3 mem=2151.7M) ***
[05/08 12:22:19     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23704.2
[05/08 12:22:19     34s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.059, REAL:0.058, MEM:2151.7M, EPOCH TIME: 1746699739.445301
[05/08 12:22:19     34s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2151.7M, EPOCH TIME: 1746699739.445320
[05/08 12:22:19     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2167).
[05/08 12:22:19     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:2144.7M, EPOCH TIME: 1746699739.450312
[05/08 12:22:19     34s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.108, REAL:0.108, MEM:2144.7M, EPOCH TIME: 1746699739.450355
[05/08 12:22:19     34s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2144.7M, EPOCH TIME: 1746699739.450670
[05/08 12:22:19     34s] Starting Early Global Route congestion estimation: mem = 2144.7M
[05/08 12:22:19     34s] (I)      ==================== Layers =====================
[05/08 12:22:19     34s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:19     34s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/08 12:22:19     34s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:19     34s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/08 12:22:19     34s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/08 12:22:19     34s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:19     34s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/08 12:22:19     34s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/08 12:22:19     34s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/08 12:22:19     34s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/08 12:22:19     34s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/08 12:22:19     34s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/08 12:22:19     34s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/08 12:22:19     34s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/08 12:22:19     34s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/08 12:22:19     34s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/08 12:22:19     34s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/08 12:22:19     34s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/08 12:22:19     34s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/08 12:22:19     34s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/08 12:22:19     34s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:19     34s] (I)      Started Import and model ( Curr Mem: 2144.66 MB )
[05/08 12:22:19     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:19     34s] (I)      == Non-default Options ==
[05/08 12:22:19     34s] (I)      Maximum routing layer                              : 4
[05/08 12:22:19     34s] (I)      Number of threads                                  : 1
[05/08 12:22:19     34s] (I)      Use non-blocking free Dbs wires                    : false
[05/08 12:22:19     34s] (I)      Method to set GCell size                           : row
[05/08 12:22:19     34s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[05/08 12:22:19     34s] (I)      Use row-based GCell size
[05/08 12:22:19     34s] (I)      Use row-based GCell align
[05/08 12:22:19     34s] (I)      layer 0 area = 80000
[05/08 12:22:19     34s] (I)      layer 1 area = 80000
[05/08 12:22:19     34s] (I)      layer 2 area = 80000
[05/08 12:22:19     34s] (I)      layer 3 area = 80000
[05/08 12:22:19     34s] (I)      GCell unit size   : 3420
[05/08 12:22:19     34s] (I)      GCell multiplier  : 1
[05/08 12:22:19     34s] (I)      GCell row height  : 3420
[05/08 12:22:19     34s] (I)      Actual row height : 3420
[05/08 12:22:19     34s] (I)      GCell align ref   : 60000 60040
[05/08 12:22:19     34s] [NR-eGR] Track table information for default rule: 
[05/08 12:22:19     34s] [NR-eGR] Metal1 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal2 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal3 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal4 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal5 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal6 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal7 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal8 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal9 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal10 has single uniform track structure
[05/08 12:22:19     34s] [NR-eGR] Metal11 has single uniform track structure
[05/08 12:22:19     34s] (I)      ==================== Default via =====================
[05/08 12:22:19     34s] (I)      +----+------------------+----------------------------+
[05/08 12:22:19     34s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 12:22:19     34s] (I)      +----+------------------+----------------------------+
[05/08 12:22:19     34s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 12:22:19     34s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 12:22:19     34s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 12:22:19     34s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 12:22:19     34s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 12:22:19     34s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 12:22:19     34s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 12:22:19     34s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 12:22:19     34s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 12:22:19     34s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 12:22:19     34s] (I)      +----+------------------+----------------------------+
[05/08 12:22:19     34s] [NR-eGR] Read 14848 PG shapes
[05/08 12:22:19     34s] [NR-eGR] Read 0 clock shapes
[05/08 12:22:19     34s] [NR-eGR] Read 0 other shapes
[05/08 12:22:19     34s] [NR-eGR] #Routing Blockages  : 0
[05/08 12:22:19     34s] [NR-eGR] #Instance Blockages : 0
[05/08 12:22:19     34s] [NR-eGR] #PG Blockages       : 14848
[05/08 12:22:19     34s] [NR-eGR] #Halo Blockages     : 0
[05/08 12:22:19     34s] [NR-eGR] #Boundary Blockages : 0
[05/08 12:22:19     34s] [NR-eGR] #Clock Blockages    : 0
[05/08 12:22:19     34s] [NR-eGR] #Other Blockages    : 0
[05/08 12:22:19     34s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/08 12:22:19     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 12:22:19     34s] [NR-eGR] Read 2506 nets ( ignored 0 )
[05/08 12:22:19     34s] (I)      early_global_route_priority property id does not exist.
[05/08 12:22:19     34s] (I)      Read Num Blocks=14848  Num Prerouted Wires=0  Num CS=0
[05/08 12:22:19     34s] (I)      Layer 1 (V) : #blockages 4948 : #preroutes 0
[05/08 12:22:19     34s] (I)      Layer 2 (H) : #blockages 4950 : #preroutes 0
[05/08 12:22:19     34s] (I)      Layer 3 (V) : #blockages 4950 : #preroutes 0
[05/08 12:22:19     34s] (I)      Number of ignored nets                =      0
[05/08 12:22:19     34s] (I)      Number of connected nets              =      0
[05/08 12:22:19     34s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/08 12:22:19     34s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/08 12:22:19     34s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/08 12:22:19     34s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/08 12:22:19     34s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 12:22:19     34s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/08 12:22:19     34s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/08 12:22:19     34s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 12:22:19     34s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 12:22:19     34s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[05/08 12:22:19     34s] (I)      Ndr track 0 does not exist
[05/08 12:22:19     34s] (I)      ---------------------Grid Graph Info--------------------
[05/08 12:22:19     34s] (I)      Routing area        : (0, 0) - (580000, 528200)
[05/08 12:22:19     34s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[05/08 12:22:19     34s] (I)      Site width          :   400  (dbu)
[05/08 12:22:19     34s] (I)      Row height          :  3420  (dbu)
[05/08 12:22:19     34s] (I)      GCell row height    :  3420  (dbu)
[05/08 12:22:19     34s] (I)      GCell width         :  3420  (dbu)
[05/08 12:22:19     34s] (I)      GCell height        :  3420  (dbu)
[05/08 12:22:19     34s] (I)      Grid                :   170   154     4
[05/08 12:22:19     34s] (I)      Layer numbers       :     1     2     3     4
[05/08 12:22:19     34s] (I)      Vertical capacity   :     0  3420     0  3420
[05/08 12:22:19     34s] (I)      Horizontal capacity :     0     0  3420     0
[05/08 12:22:19     34s] (I)      Default wire width  :   120   160   160   160
[05/08 12:22:19     34s] (I)      Default wire space  :   120   140   140   140
[05/08 12:22:19     34s] (I)      Default wire pitch  :   240   300   300   300
[05/08 12:22:19     34s] (I)      Default pitch size  :   240   400   380   400
[05/08 12:22:19     34s] (I)      First track coord   :   190   200   190   200
[05/08 12:22:19     34s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[05/08 12:22:19     34s] (I)      Total num of tracks :  1390  1450  1390  1450
[05/08 12:22:19     34s] (I)      Num of masks        :     1     1     1     1
[05/08 12:22:19     34s] (I)      Num of trim masks   :     0     0     0     0
[05/08 12:22:19     34s] (I)      --------------------------------------------------------
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s] [NR-eGR] ============ Routing rule table ============
[05/08 12:22:19     34s] [NR-eGR] Rule id: 0  Nets: 2506
[05/08 12:22:19     34s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/08 12:22:19     34s] (I)                    Layer    2    3    4 
[05/08 12:22:19     34s] (I)                    Pitch  400  380  400 
[05/08 12:22:19     34s] (I)             #Used tracks    1    1    1 
[05/08 12:22:19     34s] (I)       #Fully used tracks    1    1    1 
[05/08 12:22:19     34s] [NR-eGR] ========================================
[05/08 12:22:19     34s] [NR-eGR] 
[05/08 12:22:19     34s] (I)      =============== Blocked Tracks ===============
[05/08 12:22:19     34s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:19     34s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/08 12:22:19     34s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:19     34s] (I)      |     1 |       0 |        0 |         0.00% |
[05/08 12:22:19     34s] (I)      |     2 |  223300 |    53840 |        24.11% |
[05/08 12:22:19     34s] (I)      |     3 |  236300 |    11324 |         4.79% |
[05/08 12:22:19     34s] (I)      |     4 |  223300 |    57500 |        25.75% |
[05/08 12:22:19     34s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:19     34s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2144.66 MB )
[05/08 12:22:19     34s] (I)      Reset routing kernel
[05/08 12:22:19     34s] (I)      Started Global Routing ( Curr Mem: 2144.66 MB )
[05/08 12:22:19     34s] (I)      totalPins=7762  totalGlobalPin=7593 (97.82%)
[05/08 12:22:19     34s] (I)      total 2D Cap : 633104 = (224976 H, 408128 V)
[05/08 12:22:19     34s] [NR-eGR] Layer group 1: route 2506 net(s) in layer range [2, 4]
[05/08 12:22:19     34s] (I)      
[05/08 12:22:19     34s] (I)      ============  Phase 1a Route ============
[05/08 12:22:19     34s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 12:22:19     34s] (I)      Usage: 53846 = (38056 H, 15790 V) = (16.92% H, 3.87% V) = (6.508e+04um H, 2.700e+04um V)
[05/08 12:22:19     34s] (I)      
[05/08 12:22:19     34s] (I)      ============  Phase 1b Route ============
[05/08 12:22:19     34s] (I)      Usage: 53863 = (38058 H, 15805 V) = (16.92% H, 3.87% V) = (6.508e+04um H, 2.703e+04um V)
[05/08 12:22:19     34s] (I)      Overflow of layer group 1: 0.02% H + 0.35% V. EstWL: 9.210573e+04um
[05/08 12:22:19     34s] (I)      Congestion metric : 0.02%H 0.35%V, 0.36%HV
[05/08 12:22:19     34s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/08 12:22:19     34s] (I)      
[05/08 12:22:19     34s] (I)      ============  Phase 1c Route ============
[05/08 12:22:19     34s] (I)      Level2 Grid: 34 x 31
[05/08 12:22:19     34s] (I)      Usage: 53875 = (38070 H, 15805 V) = (16.92% H, 3.87% V) = (6.510e+04um H, 2.703e+04um V)
[05/08 12:22:19     34s] (I)      
[05/08 12:22:19     34s] (I)      ============  Phase 1d Route ============
[05/08 12:22:19     34s] (I)      Usage: 53893 = (38073 H, 15820 V) = (16.92% H, 3.88% V) = (6.510e+04um H, 2.705e+04um V)
[05/08 12:22:19     34s] (I)      
[05/08 12:22:19     34s] (I)      ============  Phase 1e Route ============
[05/08 12:22:19     34s] (I)      Usage: 53893 = (38073 H, 15820 V) = (16.92% H, 3.88% V) = (6.510e+04um H, 2.705e+04um V)
[05/08 12:22:19     34s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.01% V. EstWL: 9.215703e+04um
[05/08 12:22:19     34s] (I)      
[05/08 12:22:19     34s] (I)      ============  Phase 1l Route ============
[05/08 12:22:19     34s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/08 12:22:19     34s] (I)      Layer  2:     207502     12628         8         752      221633    ( 0.34%) 
[05/08 12:22:19     34s] (I)      Layer  3:     226262     37972         6           0      234234    ( 0.00%) 
[05/08 12:22:19     34s] (I)      Layer  4:     203659      5713         0        4386      217999    ( 1.97%) 
[05/08 12:22:19     34s] (I)      Total:        637423     56313        14        5138      673866    ( 0.76%) 
[05/08 12:22:19     34s] (I)      
[05/08 12:22:19     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 12:22:19     34s] [NR-eGR]                        OverCon            
[05/08 12:22:19     34s] [NR-eGR]                         #Gcell     %Gcell
[05/08 12:22:19     34s] [NR-eGR]        Layer             (1-2)    OverCon
[05/08 12:22:19     34s] [NR-eGR] ----------------------------------------------
[05/08 12:22:19     34s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:19     34s] [NR-eGR]  Metal2 ( 2)         6( 0.02%)   ( 0.02%) 
[05/08 12:22:19     34s] [NR-eGR]  Metal3 ( 3)         6( 0.02%)   ( 0.02%) 
[05/08 12:22:19     34s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:19     34s] [NR-eGR] ----------------------------------------------
[05/08 12:22:19     34s] [NR-eGR]        Total        12( 0.02%)   ( 0.02%) 
[05/08 12:22:19     34s] [NR-eGR] 
[05/08 12:22:19     34s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2152.66 MB )
[05/08 12:22:19     34s] (I)      total 2D Cap : 641147 = (228122 H, 413025 V)
[05/08 12:22:19     34s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.01% V
[05/08 12:22:19     34s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2152.7M
[05/08 12:22:19     34s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.042, REAL:0.042, MEM:2152.7M, EPOCH TIME: 1746699739.492491
[05/08 12:22:19     34s] OPERPROF: Starting HotSpotCal at level 1, MEM:2152.7M, EPOCH TIME: 1746699739.492508
[05/08 12:22:19     34s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:19     34s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 12:22:19     34s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:19     34s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 12:22:19     34s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:19     34s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 12:22:19     34s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 12:22:19     34s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2168.7M, EPOCH TIME: 1746699739.493324
[05/08 12:22:19     34s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2168.7M, EPOCH TIME: 1746699739.493435
[05/08 12:22:19     34s] Starting Early Global Route wiring: mem = 2168.7M
[05/08 12:22:19     34s] (I)      ============= Track Assignment ============
[05/08 12:22:19     34s] (I)      Started Track Assignment (1T) ( Curr Mem: 2168.66 MB )
[05/08 12:22:19     34s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/08 12:22:19     34s] (I)      Run Multi-thread track assignment
[05/08 12:22:19     34s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.66 MB )
[05/08 12:22:19     34s] (I)      Started Export ( Curr Mem: 2168.66 MB )
[05/08 12:22:19     34s] [NR-eGR]                  Length (um)   Vias 
[05/08 12:22:19     34s] [NR-eGR] ------------------------------------
[05/08 12:22:19     34s] [NR-eGR]  Metal1   (1H)             0   7238 
[05/08 12:22:19     34s] [NR-eGR]  Metal2   (2V)         18903  11426 
[05/08 12:22:19     34s] [NR-eGR]  Metal3   (3H)         66297   1087 
[05/08 12:22:19     34s] [NR-eGR]  Metal4   (4V)          9825      0 
[05/08 12:22:19     34s] [NR-eGR]  Metal5   (5H)             0      0 
[05/08 12:22:19     34s] [NR-eGR]  Metal6   (6V)             0      0 
[05/08 12:22:19     34s] [NR-eGR]  Metal7   (7H)             0      0 
[05/08 12:22:19     34s] [NR-eGR]  Metal8   (8V)             0      0 
[05/08 12:22:19     34s] [NR-eGR]  Metal9   (9H)             0      0 
[05/08 12:22:19     34s] [NR-eGR]  Metal10  (10V)            0      0 
[05/08 12:22:19     34s] [NR-eGR]  Metal11  (11H)            0      0 
[05/08 12:22:19     34s] [NR-eGR] ------------------------------------
[05/08 12:22:19     34s] [NR-eGR]           Total        95025  19751 
[05/08 12:22:19     34s] [NR-eGR] --------------------------------------------------------------------------
[05/08 12:22:19     34s] [NR-eGR] Total half perimeter of net bounding box: 88238um
[05/08 12:22:19     34s] [NR-eGR] Total length: 95025um, number of vias: 19751
[05/08 12:22:19     34s] [NR-eGR] --------------------------------------------------------------------------
[05/08 12:22:19     34s] [NR-eGR] Total eGR-routed clock nets wire length: 1051um, number of vias: 570
[05/08 12:22:19     34s] [NR-eGR] --------------------------------------------------------------------------
[05/08 12:22:19     34s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.66 MB )
[05/08 12:22:19     34s] Early Global Route wiring runtime: 0.03 seconds, mem = 2168.7M
[05/08 12:22:19     34s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.029, REAL:0.029, MEM:2168.7M, EPOCH TIME: 1746699739.522820
[05/08 12:22:19     34s] 0 delay mode for cte disabled.
[05/08 12:22:19     34s] SKP cleared!
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s] *** Finished incrementalPlace (cpu=0:00:02.4, real=0:00:02.0)***
[05/08 12:22:19     34s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2168.7M, EPOCH TIME: 1746699739.530963
[05/08 12:22:19     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] All LLGs are deleted
[05/08 12:22:19     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2168.7M, EPOCH TIME: 1746699739.531134
[05/08 12:22:19     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2168.7M, EPOCH TIME: 1746699739.531159
[05/08 12:22:19     34s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2166.7M, EPOCH TIME: 1746699739.531508
[05/08 12:22:19     34s] Start to check current routing status for nets...
[05/08 12:22:19     34s] All nets are already routed correctly.
[05/08 12:22:19     34s] End to check current routing status for nets (mem=2166.7M)
[05/08 12:22:19     34s] Extraction called for design 'sparc_exu_alu' of instances=2167 and nets=3019 using extraction engine 'preRoute' .
[05/08 12:22:19     34s] PreRoute RC Extraction called for design sparc_exu_alu.
[05/08 12:22:19     34s] RC Extraction called in multi-corner(2) mode.
[05/08 12:22:19     34s] RCMode: PreRoute
[05/08 12:22:19     34s]       RC Corner Indexes            0       1   
[05/08 12:22:19     34s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/08 12:22:19     34s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/08 12:22:19     34s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/08 12:22:19     34s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/08 12:22:19     34s] Shrink Factor                : 1.00000
[05/08 12:22:19     34s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 12:22:19     34s] Using Quantus QRC technology file ...
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s] Trim Metal Layers:
[05/08 12:22:19     34s] LayerId::1 widthSet size::1
[05/08 12:22:19     34s] LayerId::2 widthSet size::1
[05/08 12:22:19     34s] LayerId::3 widthSet size::1
[05/08 12:22:19     34s] LayerId::4 widthSet size::1
[05/08 12:22:19     34s] LayerId::5 widthSet size::1
[05/08 12:22:19     34s] LayerId::6 widthSet size::1
[05/08 12:22:19     34s] LayerId::7 widthSet size::1
[05/08 12:22:19     34s] LayerId::8 widthSet size::1
[05/08 12:22:19     34s] LayerId::9 widthSet size::1
[05/08 12:22:19     34s] LayerId::10 widthSet size::1
[05/08 12:22:19     34s] LayerId::11 widthSet size::1
[05/08 12:22:19     34s] Updating RC grid for preRoute extraction ...
[05/08 12:22:19     34s] eee: pegSigSF::1.070000
[05/08 12:22:19     34s] Initializing multi-corner resistance tables ...
[05/08 12:22:19     34s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[05/08 12:22:19     34s] eee: l::2 avDens::0.123277 usedTrk::1106.722101 availTrk::8977.500000 sigTrk::1106.722101
[05/08 12:22:19     34s] eee: l::3 avDens::0.268067 usedTrk::3884.287874 availTrk::14490.000000 sigTrk::3884.287874
[05/08 12:22:19     34s] eee: l::4 avDens::0.066149 usedTrk::593.848479 availTrk::8977.500000 sigTrk::593.848479
[05/08 12:22:19     34s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[05/08 12:22:19     34s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[05/08 12:22:19     34s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:19     34s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:19     34s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:19     34s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:19     34s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:19     34s] {RT rc125 0 4 4 0}
[05/08 12:22:19     34s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.224780 uaWl=1.000000 uaWlH=0.103398 aWlH=0.000000 lMod=0 pMax=0.834800 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 12:22:19     34s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2166.664M)
[05/08 12:22:19     34s] Compute RC Scale Done ...
[05/08 12:22:19     34s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1867.7M, totSessionCpu=0:00:34 **
[05/08 12:22:19     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/08 12:22:19     34s] #################################################################################
[05/08 12:22:19     34s] # Design Stage: PreRoute
[05/08 12:22:19     34s] # Design Name: sparc_exu_alu
[05/08 12:22:19     34s] # Design Mode: 45nm
[05/08 12:22:19     34s] # Analysis Mode: MMMC OCV 
[05/08 12:22:19     34s] # Parasitics Mode: No SPEF/RCDB 
[05/08 12:22:19     34s] # Signoff Settings: SI Off 
[05/08 12:22:19     34s] #################################################################################
[05/08 12:22:19     34s] Calculate early delays in OCV mode...
[05/08 12:22:19     34s] Calculate late delays in OCV mode...
[05/08 12:22:19     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2182.5M, InitMEM = 2182.5M)
[05/08 12:22:19     34s] Start delay calculation (fullDC) (1 T). (MEM=2182.49)
[05/08 12:22:19     34s] End AAE Lib Interpolated Model. (MEM=2182.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 12:22:19     34s] Total number of fetched objects 2507
[05/08 12:22:19     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 12:22:19     34s] End delay calculation. (MEM=2211.72 CPU=0:00:00.1 REAL=0:00:00.0)
[05/08 12:22:19     34s] End delay calculation (fullDC). (MEM=2211.72 CPU=0:00:00.2 REAL=0:00:00.0)
[05/08 12:22:19     34s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2211.7M) ***
[05/08 12:22:19     34s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.9 (1.0), totSession cpu/real = 0:00:34.8/0:00:37.7 (0.9), mem = 2219.7M
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s] =============================================================================================
[05/08 12:22:19     34s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.17-s075_1
[05/08 12:22:19     34s] =============================================================================================
[05/08 12:22:19     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:19     34s] ---------------------------------------------------------------------------------------------
[05/08 12:22:19     34s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:19     34s] [ ExtractRC              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 12:22:19     34s] [ TimingUpdate           ]      4   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:19     34s] [ FullDelayCalc          ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:19     34s] [ MISC                   ]          0:00:02.5  (  88.0 % )     0:00:02.5 /  0:00:02.5    1.0
[05/08 12:22:19     34s] ---------------------------------------------------------------------------------------------
[05/08 12:22:19     34s]  IncrReplace #1 TOTAL               0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.8    1.0
[05/08 12:22:19     34s] ---------------------------------------------------------------------------------------------
[05/08 12:22:19     34s] 
[05/08 12:22:19     34s] **INFO: No always on buffers available for drv fixing
[05/08 12:22:19     34s] Deleting Lib Analyzer.
[05/08 12:22:19     34s] Begin: GigaOpt DRV Optimization
[05/08 12:22:19     34s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[05/08 12:22:19     34s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:34.8/0:00:37.7 (0.9), mem = 2235.7M
[05/08 12:22:19     34s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[05/08 12:22:19     34s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:19     34s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:19     34s] Info: 2 clock nets excluded from IPO operation.
[05/08 12:22:19     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.7
[05/08 12:22:19     34s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:19     34s] ### Creating PhyDesignMc. totSessionCpu=0:00:34.8 mem=2235.7M
[05/08 12:22:19     34s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 12:22:19     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:2235.7M, EPOCH TIME: 1746699739.988140
[05/08 12:22:19     34s] Processing tracks to init pin-track alignment.
[05/08 12:22:19     34s] z: 2, totalTracks: 1
[05/08 12:22:19     34s] z: 4, totalTracks: 1
[05/08 12:22:19     34s] z: 6, totalTracks: 1
[05/08 12:22:19     34s] z: 8, totalTracks: 1
[05/08 12:22:19     34s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:19     34s] All LLGs are deleted
[05/08 12:22:19     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2235.7M, EPOCH TIME: 1746699739.991836
[05/08 12:22:19     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2235.7M, EPOCH TIME: 1746699739.991961
[05/08 12:22:19     34s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:19     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2235.7M, EPOCH TIME: 1746699739.992358
[05/08 12:22:19     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:19     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2235.7M, EPOCH TIME: 1746699739.994576
[05/08 12:22:19     34s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:19     34s] Core basic site is CoreSite
[05/08 12:22:20     34s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2235.7M, EPOCH TIME: 1746699740.028119
[05/08 12:22:20     34s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:20     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:20     34s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2235.7M, EPOCH TIME: 1746699740.029221
[05/08 12:22:20     34s] Fast DP-INIT is on for default
[05/08 12:22:20     34s] PD TOP has 0 placeable physical insts.
[05/08 12:22:20     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 12:22:20     34s] Atter site array init, number of instance map data is 0.
[05/08 12:22:20     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.036, MEM:2235.7M, EPOCH TIME: 1746699740.030744
[05/08 12:22:20     34s] 
[05/08 12:22:20     34s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:20     34s] OPERPROF:     Starting CMU at level 3, MEM:2235.7M, EPOCH TIME: 1746699740.031204
[05/08 12:22:20     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2235.7M, EPOCH TIME: 1746699740.031390
[05/08 12:22:20     34s] 
[05/08 12:22:20     34s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:20     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.039, MEM:2235.7M, EPOCH TIME: 1746699740.031594
[05/08 12:22:20     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2235.7M, EPOCH TIME: 1746699740.031612
[05/08 12:22:20     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2235.7M, EPOCH TIME: 1746699740.031844
[05/08 12:22:20     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2235.7MB).
[05/08 12:22:20     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.045, MEM:2235.7M, EPOCH TIME: 1746699740.032813
[05/08 12:22:20     34s] TotalInstCnt at PhyDesignMc Initialization: 2167
[05/08 12:22:20     34s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:34.9 mem=2235.7M
[05/08 12:22:20     34s] ### Creating RouteCongInterface, started
[05/08 12:22:20     34s] 
[05/08 12:22:20     34s] Creating Lib Analyzer ...
[05/08 12:22:20     34s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[05/08 12:22:20     34s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[05/08 12:22:20     34s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[05/08 12:22:20     34s] 
[05/08 12:22:20     34s] {RT rc125 0 4 4 0}
[05/08 12:22:20     35s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:35.2 mem=2235.7M
[05/08 12:22:20     35s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:35.2 mem=2235.7M
[05/08 12:22:20     35s] Creating Lib Analyzer, finished. 
[05/08 12:22:20     35s] 
[05/08 12:22:20     35s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[05/08 12:22:20     35s] 
[05/08 12:22:20     35s] #optDebug: {0, 1.000}
[05/08 12:22:20     35s] ### Creating RouteCongInterface, finished
[05/08 12:22:20     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.2 mem=2235.7M
[05/08 12:22:20     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.2 mem=2235.7M
[05/08 12:22:20     35s] [GPS-DRV] Optimizer parameters ============================= 
[05/08 12:22:20     35s] [GPS-DRV] maxDensity (design): 0.95
[05/08 12:22:20     35s] [GPS-DRV] maxLocalDensity: 1.2
[05/08 12:22:20     35s] [GPS-DRV] MaxBufDistForPlaceBlk: 342 Microns
[05/08 12:22:20     35s] [GPS-DRV] All active and enabled setup views
[05/08 12:22:20     35s] [GPS-DRV]     AV_0100_wc_rc125_setup
[05/08 12:22:20     35s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/08 12:22:20     35s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/08 12:22:20     35s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/08 12:22:20     35s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/08 12:22:20     35s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/08 12:22:20     35s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2254.8M, EPOCH TIME: 1746699740.487549
[05/08 12:22:20     35s] Found 0 hard placement blockage before merging.
[05/08 12:22:20     35s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2254.8M, EPOCH TIME: 1746699740.487610
[05/08 12:22:20     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:20     35s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 12:22:20     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:20     35s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 12:22:20     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:20     35s] Info: violation cost 249.592896 (cap = 0.000000, tran = 249.592896, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:20     35s] |    66|   282|    -0.45|     0|     0|     0.00|     0|     0|     0|     0|    -1.08|    -5.54|       0|       0|       0|  9.53%|          |         |
[05/08 12:22:20     35s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:20     35s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.08|    -5.53|       8|       6|      54|  9.58%| 0:00:00.0|  2355.1M|
[05/08 12:22:20     35s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:20     35s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.08|    -5.53|       0|       0|       0|  9.58%| 0:00:00.0|  2355.1M|
[05/08 12:22:20     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:20     35s] 
[05/08 12:22:20     35s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2355.1M) ***
[05/08 12:22:20     35s] 
[05/08 12:22:20     35s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2355.1M, EPOCH TIME: 1746699740.874761
[05/08 12:22:20     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2181).
[05/08 12:22:20     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:20     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:20     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:20     35s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2298.1M, EPOCH TIME: 1746699740.879890
[05/08 12:22:20     35s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2298.1M, EPOCH TIME: 1746699740.880107
[05/08 12:22:20     35s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2298.1M, EPOCH TIME: 1746699740.880140
[05/08 12:22:20     35s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2298.1M, EPOCH TIME: 1746699740.884076
[05/08 12:22:20     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:20     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:20     35s] 
[05/08 12:22:20     35s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:20     35s] OPERPROF:       Starting CMU at level 4, MEM:2298.1M, EPOCH TIME: 1746699740.922651
[05/08 12:22:20     35s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2298.1M, EPOCH TIME: 1746699740.922915
[05/08 12:22:20     35s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.037, REAL:0.039, MEM:2298.1M, EPOCH TIME: 1746699740.923118
[05/08 12:22:20     35s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2298.1M, EPOCH TIME: 1746699740.923140
[05/08 12:22:20     35s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2298.1M, EPOCH TIME: 1746699740.923372
[05/08 12:22:20     35s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2298.1M, EPOCH TIME: 1746699740.924300
[05/08 12:22:20     35s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2298.1M, EPOCH TIME: 1746699740.924353
[05/08 12:22:20     35s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.042, REAL:0.044, MEM:2298.1M, EPOCH TIME: 1746699740.924382
[05/08 12:22:20     35s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.042, REAL:0.044, MEM:2298.1M, EPOCH TIME: 1746699740.924397
[05/08 12:22:20     35s] TDRefine: refinePlace mode is spiral
[05/08 12:22:20     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23704.3
[05/08 12:22:20     35s] OPERPROF: Starting RefinePlace at level 1, MEM:2298.1M, EPOCH TIME: 1746699740.924484
[05/08 12:22:20     35s] *** Starting refinePlace (0:00:35.8 mem=2298.1M) ***
[05/08 12:22:20     35s] Total net bbox length = 8.824e+04 (6.376e+04 2.448e+04) (ext = 5.259e+04)
[05/08 12:22:20     35s] 
[05/08 12:22:20     35s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:20     35s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/08 12:22:20     35s] Skipping level-shifter placement due to all shifters are placed legally
[05/08 12:22:20     35s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:20     35s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:20     35s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:20     35s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2298.1M, EPOCH TIME: 1746699740.926809
[05/08 12:22:20     35s] Starting refinePlace ...
[05/08 12:22:20     35s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:20     35s] One DDP V2 for no tweak run.
[05/08 12:22:20     35s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:20     35s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2298.1M, EPOCH TIME: 1746699740.930306
[05/08 12:22:20     35s] DDP initSite1 nrRow 119 nrJob 119
[05/08 12:22:20     35s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2298.1M, EPOCH TIME: 1746699740.930345
[05/08 12:22:20     35s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2298.1M, EPOCH TIME: 1746699740.930433
[05/08 12:22:20     35s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2298.1M, EPOCH TIME: 1746699740.930450
[05/08 12:22:20     35s] DDP markSite nrRow 119 nrJob 119
[05/08 12:22:20     35s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2298.1M, EPOCH TIME: 1746699740.930715
[05/08 12:22:20     35s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2298.1M, EPOCH TIME: 1746699740.930730
[05/08 12:22:20     35s]   Spread Effort: high, pre-route mode, useDDP on.
[05/08 12:22:20     35s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2298.1MB) @(0:00:35.8 - 0:00:35.8).
[05/08 12:22:20     35s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:20     35s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 12:22:20     35s] 
[05/08 12:22:20     35s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[05/08 12:22:20     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f12bf2f4ec0.
[05/08 12:22:20     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/08 12:22:20     35s] Move report: legalization moves 20 insts, mean move: 0.66 um, max move: 1.71 um spiral
[05/08 12:22:20     35s] 	Max move on inst (FE_OFC387_invert_e): (44.40, 144.59) --> (44.40, 142.88)
[05/08 12:22:20     35s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:20     35s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:20     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2285.2MB) @(0:00:35.8 - 0:00:35.8).
[05/08 12:22:20     35s] Move report: Detail placement moves 20 insts, mean move: 0.66 um, max move: 1.71 um 
[05/08 12:22:20     35s] 	Max move on inst (FE_OFC387_invert_e): (44.40, 144.59) --> (44.40, 142.88)
[05/08 12:22:20     35s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2285.2MB
[05/08 12:22:20     35s] Statistics of distance of Instance movement in refine placement:
[05/08 12:22:20     35s]   maximum (X+Y) =         1.71 um
[05/08 12:22:20     35s]   inst (FE_OFC387_invert_e) with max move: (44.4, 144.59) -> (44.4, 142.88)
[05/08 12:22:20     35s]   mean    (X+Y) =         0.66 um
[05/08 12:22:20     35s] Summary Report:
[05/08 12:22:20     35s] Instances move: 20 (out of 2181 movable)
[05/08 12:22:20     35s] Instances flipped: 0
[05/08 12:22:20     35s] Mean displacement: 0.66 um
[05/08 12:22:20     35s] Max displacement: 1.71 um (Instance: FE_OFC387_invert_e) (44.4, 144.59) -> (44.4, 142.88)
[05/08 12:22:20     35s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6LVT
[05/08 12:22:20     35s] Total instances moved : 20
[05/08 12:22:20     35s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.044, REAL:0.043, MEM:2285.2M, EPOCH TIME: 1746699740.969494
[05/08 12:22:20     35s] Total net bbox length = 8.824e+04 (6.376e+04 2.448e+04) (ext = 5.259e+04)
[05/08 12:22:20     35s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2285.2MB
[05/08 12:22:20     35s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2285.2MB) @(0:00:35.8 - 0:00:35.8).
[05/08 12:22:20     35s] *** Finished refinePlace (0:00:35.8 mem=2285.2M) ***
[05/08 12:22:20     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23704.3
[05/08 12:22:20     35s] OPERPROF: Finished RefinePlace at level 1, CPU:0.047, REAL:0.045, MEM:2285.2M, EPOCH TIME: 1746699740.969958
[05/08 12:22:20     35s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2285.2M, EPOCH TIME: 1746699740.974869
[05/08 12:22:20     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2181).
[05/08 12:22:20     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:20     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:20     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:20     35s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2282.2M, EPOCH TIME: 1746699740.979556
[05/08 12:22:20     35s] *** maximum move = 1.71 um ***
[05/08 12:22:20     35s] *** Finished re-routing un-routed nets (2282.2M) ***
[05/08 12:22:20     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:2282.2M, EPOCH TIME: 1746699740.982114
[05/08 12:22:20     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2282.2M, EPOCH TIME: 1746699740.985962
[05/08 12:22:20     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:20     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] 
[05/08 12:22:21     35s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:21     35s] OPERPROF:     Starting CMU at level 3, MEM:2282.2M, EPOCH TIME: 1746699741.022495
[05/08 12:22:21     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2282.2M, EPOCH TIME: 1746699741.022696
[05/08 12:22:21     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2282.2M, EPOCH TIME: 1746699741.022898
[05/08 12:22:21     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2282.2M, EPOCH TIME: 1746699741.022920
[05/08 12:22:21     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2298.2M, EPOCH TIME: 1746699741.023278
[05/08 12:22:21     35s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2298.2M, EPOCH TIME: 1746699741.024277
[05/08 12:22:21     35s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2298.2M, EPOCH TIME: 1746699741.024325
[05/08 12:22:21     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:2298.2M, EPOCH TIME: 1746699741.024356
[05/08 12:22:21     35s] 
[05/08 12:22:21     35s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2298.2M) ***
[05/08 12:22:21     35s] Deleting 0 temporary hard placement blockage(s).
[05/08 12:22:21     35s] Total-nets :: 2520, Stn-nets :: 1, ratio :: 0.0396825 %, Total-len 95025.4, Stn-len 12.795
[05/08 12:22:21     35s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2279.1M, EPOCH TIME: 1746699741.038792
[05/08 12:22:21     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2218.1M, EPOCH TIME: 1746699741.043255
[05/08 12:22:21     35s] TotalInstCnt at PhyDesignMc Destruction: 2181
[05/08 12:22:21     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.7
[05/08 12:22:21     35s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:00:35.9/0:00:38.8 (0.9), mem = 2218.1M
[05/08 12:22:21     35s] 
[05/08 12:22:21     35s] =============================================================================================
[05/08 12:22:21     35s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.17-s075_1
[05/08 12:22:21     35s] =============================================================================================
[05/08 12:22:21     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:21     35s] ---------------------------------------------------------------------------------------------
[05/08 12:22:21     35s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:21     35s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  31.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:21     35s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:21     35s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 12:22:21     35s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:21     35s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:21     35s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:21     35s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/08 12:22:21     35s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/08 12:22:21     35s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:21     35s] [ OptEval                ]      4   0:00:00.2  (  21.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:21     35s] [ OptCommit              ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/08 12:22:21     35s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:21     35s] [ IncrDelayCalc          ]     29   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:21     35s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:21     35s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:21     35s] [ RefinePlace            ]      1   0:00:00.2  (  14.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:21     35s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:21     35s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/08 12:22:21     35s] [ MISC                   ]          0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:21     35s] ---------------------------------------------------------------------------------------------
[05/08 12:22:21     35s]  DrvOpt #3 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    1.0
[05/08 12:22:21     35s] ---------------------------------------------------------------------------------------------
[05/08 12:22:21     35s] 
[05/08 12:22:21     35s] End: GigaOpt DRV Optimization
[05/08 12:22:21     35s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/08 12:22:21     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2218.1M, EPOCH TIME: 1746699741.050023
[05/08 12:22:21     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] 
[05/08 12:22:21     35s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:21     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:2218.1M, EPOCH TIME: 1746699741.086748
[05/08 12:22:21     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=2218.1M)
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.082  | -1.067  |   N/A   | -1.082  |
|           TNS (ns):| -5.533  | -5.402  |   N/A   | -5.533  |
|    Violating Paths:|    9    |    9    |   N/A   |    9    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 12:22:21     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2266.2M, EPOCH TIME: 1746699741.117751
[05/08 12:22:21     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     36s] 
[05/08 12:22:21     36s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:21     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:2266.2M, EPOCH TIME: 1746699741.154771
[05/08 12:22:21     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     36s] Density: 9.581%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------------

[05/08 12:22:21     36s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1914.0M, totSessionCpu=0:00:36 **
[05/08 12:22:21     36s] *** Timing NOT met, worst failing slack is -1.082
[05/08 12:22:21     36s] *** Check timing (0:00:00.0)
[05/08 12:22:21     36s] Deleting Lib Analyzer.
[05/08 12:22:21     36s] Begin: GigaOpt Optimization in WNS mode
[05/08 12:22:21     36s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[05/08 12:22:21     36s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[05/08 12:22:21     36s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:21     36s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:21     36s] Info: 2 clock nets excluded from IPO operation.
[05/08 12:22:21     36s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:36.0/0:00:38.9 (0.9), mem = 2218.2M
[05/08 12:22:21     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.8
[05/08 12:22:21     36s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:21     36s] ### Creating PhyDesignMc. totSessionCpu=0:00:36.0 mem=2218.2M
[05/08 12:22:21     36s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 12:22:21     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:2218.2M, EPOCH TIME: 1746699741.171435
[05/08 12:22:21     36s] Processing tracks to init pin-track alignment.
[05/08 12:22:21     36s] z: 2, totalTracks: 1
[05/08 12:22:21     36s] z: 4, totalTracks: 1
[05/08 12:22:21     36s] z: 6, totalTracks: 1
[05/08 12:22:21     36s] z: 8, totalTracks: 1
[05/08 12:22:21     36s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:21     36s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:21     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2218.2M, EPOCH TIME: 1746699741.175408
[05/08 12:22:21     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:21     36s] PD TOP has 0 placeable physical insts.
[05/08 12:22:21     36s] 
[05/08 12:22:21     36s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:21     36s] OPERPROF:     Starting CMU at level 3, MEM:2218.2M, EPOCH TIME: 1746699741.212059
[05/08 12:22:21     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2218.2M, EPOCH TIME: 1746699741.212271
[05/08 12:22:21     36s] 
[05/08 12:22:21     36s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:21     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2218.2M, EPOCH TIME: 1746699741.212475
[05/08 12:22:21     36s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2218.2M, EPOCH TIME: 1746699741.212497
[05/08 12:22:21     36s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2218.2M, EPOCH TIME: 1746699741.212714
[05/08 12:22:21     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2218.2MB).
[05/08 12:22:21     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:2218.2M, EPOCH TIME: 1746699741.213723
[05/08 12:22:21     36s] TotalInstCnt at PhyDesignMc Initialization: 2181
[05/08 12:22:21     36s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:36.1 mem=2218.3M
[05/08 12:22:21     36s] ### Creating RouteCongInterface, started
[05/08 12:22:21     36s] 
[05/08 12:22:21     36s] Creating Lib Analyzer ...
[05/08 12:22:21     36s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[05/08 12:22:21     36s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[05/08 12:22:21     36s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[05/08 12:22:21     36s] 
[05/08 12:22:21     36s] {RT rc125 0 4 4 0}
[05/08 12:22:21     36s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:36.4 mem=2218.3M
[05/08 12:22:21     36s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:36.4 mem=2218.3M
[05/08 12:22:21     36s] Creating Lib Analyzer, finished. 
[05/08 12:22:21     36s] 
[05/08 12:22:21     36s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[05/08 12:22:21     36s] 
[05/08 12:22:21     36s] #optDebug: {0, 1.000}
[05/08 12:22:21     36s] ### Creating RouteCongInterface, finished
[05/08 12:22:21     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.4 mem=2218.3M
[05/08 12:22:21     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.4 mem=2218.3M
[05/08 12:22:21     36s] *info: 2 clock nets excluded
[05/08 12:22:21     36s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:21     36s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:21     36s] *info: 504 no-driver nets excluded.
[05/08 12:22:21     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.23704.1
[05/08 12:22:21     36s] PathGroup :  reg2cgate  TargetSlack : 0.0255 
[05/08 12:22:21     36s] PathGroup :  reg2reg  TargetSlack : 0.0255 
[05/08 12:22:21     36s] ** GigaOpt Optimizer WNS Slack -1.082 TNS Slack -5.533 Density 9.58
[05/08 12:22:21     36s] Optimizer WNS Pass 0
[05/08 12:22:21     36s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-1.082|-5.533|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-1.067|-5.402|
|HEPG      |-1.067|-5.402|
|All Paths |-1.082|-5.533|
+----------+------+------+

[05/08 12:22:21     36s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2276.5M, EPOCH TIME: 1746699741.813429
[05/08 12:22:21     36s] Found 0 hard placement blockage before merging.
[05/08 12:22:21     36s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2276.5M, EPOCH TIME: 1746699741.813487
[05/08 12:22:21     36s] Active Path Group: reg2reg  
[05/08 12:22:21     36s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[05/08 12:22:21     36s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
[05/08 12:22:21     36s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[05/08 12:22:21     36s] |  -1.067|   -1.082|  -5.402|   -5.533|    9.58%|   0:00:00.0| 2277.5M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:21     36s] |  -0.991|   -1.005|  -4.714|   -4.845|    9.60%|   0:00:00.0| 2303.1M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     36s] |  -0.941|   -0.941|  -4.258|   -4.371|    9.62%|   0:00:01.0| 2303.1M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     36s] |  -0.890|   -0.890|  -3.835|   -3.930|    9.64%|   0:00:00.0| 2303.1M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     36s] |  -0.843|   -0.843|  -3.350|   -3.400|    9.65%|   0:00:00.0| 2303.1M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     36s] |  -0.803|   -0.803|  -3.146|   -3.238|    9.65%|   0:00:00.0| 2303.1M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     36s] |  -0.785|   -0.800|  -3.121|   -3.224|    9.68%|   0:00:00.0| 2303.1M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.743|   -0.749|  -2.974|   -3.066|    9.72%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.728|   -0.742|  -2.968|   -3.069|    9.73%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.703|   -0.718|  -2.852|   -2.953|    9.72%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.673|   -0.687|  -2.711|   -2.813|    9.73%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.658|   -0.658|  -2.554|   -2.612|    9.74%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.636|   -0.651|  -2.516|   -2.618|    9.74%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.608|   -0.608|  -2.372|   -2.459|    9.75%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.595|   -0.610|  -2.387|   -2.488|    9.74%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.604|   -0.604|  -2.288|   -2.364|    9.76%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.577|   -0.591|  -2.320|   -2.422|    9.75%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.549|   -0.563|  -2.156|   -2.257|    9.75%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.523|   -0.538|  -1.982|   -2.083|    9.75%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.488|   -0.502|  -1.797|   -1.884|    9.76%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.473|   -0.477|  -1.654|   -1.730|    9.77%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.467|   -0.481|  -1.672|   -1.759|    9.76%|   0:00:00.0| 2304.2M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.429|   -0.442|  -1.461|   -1.532|    9.80%|   0:00:00.0| 2308.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.412|   -0.427|  -1.380|   -1.453|    9.80%|   0:00:00.0| 2308.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.384|   -0.398|  -1.237|   -1.309|    9.81%|   0:00:00.0| 2308.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.351|   -0.361|  -1.064|   -1.123|    9.82%|   0:00:00.0| 2308.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.302|   -0.316|  -0.882|   -0.940|    9.88%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.270|   -0.282|  -0.695|   -0.751|    9.89%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.243|   -0.258|  -0.618|   -0.662|    9.91%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.234|   -0.250|  -0.591|   -0.639|    9.91%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.213|   -0.229|  -0.526|   -0.574|    9.92%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:22     37s] |  -0.196|   -0.215|  -0.477|   -0.532|    9.93%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     37s] |  -0.189|   -0.189|  -0.454|   -0.454|    9.97%|   0:00:01.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     37s] |  -0.184|   -0.184|  -0.439|   -0.439|    9.97%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     37s] |  -0.168|   -0.339|  -0.391|   -0.980|    9.98%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     37s] |  -0.156|   -0.330|  -0.356|   -0.945|    9.98%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     38s] |  -0.134|   -0.309|  -0.290|   -0.858|    9.99%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     38s] |  -0.131|   -0.293|  -0.257|   -0.785|   10.02%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     38s] |  -0.091|   -0.252|  -0.135|   -0.639|   10.04%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     38s] |  -0.061|   -0.236|  -0.091|   -0.615|   10.06%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     38s] |  -0.054|   -0.225|  -0.062|   -0.583|   10.07%|   0:00:00.0| 2310.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     38s] |  -0.030|   -0.208|  -0.030|   -0.532|   10.07%|   0:00:00.0| 2311.8M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     38s] |   0.038|   -0.129|   0.000|   -0.294|   10.11%|   0:00:00.0| 2311.8M|                    NA|       NA| NA                              |
[05/08 12:22:23     38s] |   0.038|   -0.129|   0.000|   -0.294|   10.11%|   0:00:00.0| 2311.8M|AV_0100_wc_rc125_setup|       NA| NA                              |
[05/08 12:22:23     38s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[05/08 12:22:23     38s] 
[05/08 12:22:23     38s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2311.8M) ***
[05/08 12:22:23     38s] Active Path Group: default 
[05/08 12:22:23     38s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[05/08 12:22:23     38s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
[05/08 12:22:23     38s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[05/08 12:22:23     38s] |  -0.129|   -0.129|  -0.294|   -0.294|   10.11%|   0:00:00.0| 2311.8M|AV_0100_wc_rc125_setup|  default| addsub_adder_pipe_reg[63]/D     |
[05/08 12:22:23     38s] |   0.038|    0.053|   0.000|    0.000|   10.14%|   0:00:00.0| 2312.8M|                    NA|       NA| NA                              |
[05/08 12:22:23     38s] |   0.038|    0.053|   0.000|    0.000|   10.14%|   0:00:00.0| 2312.8M|AV_0100_wc_rc125_setup|       NA| NA                              |
[05/08 12:22:23     38s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[05/08 12:22:23     38s] 
[05/08 12:22:23     38s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2312.8M) ***
[05/08 12:22:23     38s] 
[05/08 12:22:23     38s] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=2312.8M) ***
[05/08 12:22:23     38s] Deleting 0 temporary hard placement blockage(s).
[05/08 12:22:23     38s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.053|0.000|
|reg2cgate |0.000|0.000|
|reg2reg   |0.111|0.000|
|HEPG      |0.111|0.000|
|All Paths |0.053|0.000|
+----------+-----+-----+

[05/08 12:22:23     38s] ** GigaOpt Optimizer WNS Slack 0.038 TNS Slack 0.000 Density 10.14
[05/08 12:22:23     38s] Placement Snapshot: Density distribution:
[05/08 12:22:23     38s] [1.00 -  +++]: 120 (71.43%)
[05/08 12:22:23     38s] [0.95 - 1.00]: 6 (3.57%)
[05/08 12:22:23     38s] [0.90 - 0.95]: 3 (1.79%)
[05/08 12:22:23     38s] [0.85 - 0.90]: 4 (2.38%)
[05/08 12:22:23     38s] [0.80 - 0.85]: 3 (1.79%)
[05/08 12:22:23     38s] [0.75 - 0.80]: 2 (1.19%)
[05/08 12:22:23     38s] [0.70 - 0.75]: 3 (1.79%)
[05/08 12:22:23     38s] [0.65 - 0.70]: 6 (3.57%)
[05/08 12:22:23     38s] [0.60 - 0.65]: 8 (4.76%)
[05/08 12:22:23     38s] [0.55 - 0.60]: 6 (3.57%)
[05/08 12:22:23     38s] [0.50 - 0.55]: 4 (2.38%)
[05/08 12:22:23     38s] [0.45 - 0.50]: 1 (0.60%)
[05/08 12:22:23     38s] [0.40 - 0.45]: 1 (0.60%)
[05/08 12:22:23     38s] [0.35 - 0.40]: 1 (0.60%)
[05/08 12:22:23     38s] [0.30 - 0.35]: 0 (0.00%)
[05/08 12:22:23     38s] [0.25 - 0.30]: 0 (0.00%)
[05/08 12:22:23     38s] [0.20 - 0.25]: 0 (0.00%)
[05/08 12:22:23     38s] [0.15 - 0.20]: 0 (0.00%)
[05/08 12:22:23     38s] [0.10 - 0.15]: 0 (0.00%)
[05/08 12:22:23     38s] [0.05 - 0.10]: 0 (0.00%)
[05/08 12:22:23     38s] [0.00 - 0.05]: 0 (0.00%)
[05/08 12:22:23     38s] Begin: Area Reclaim Optimization
[05/08 12:22:23     38s] *** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:00:38.6/0:00:41.5 (0.9), mem = 2312.8M
[05/08 12:22:23     38s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2312.8M, EPOCH TIME: 1746699743.752465
[05/08 12:22:23     38s] Found 0 hard placement blockage before merging.
[05/08 12:22:23     38s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2312.8M, EPOCH TIME: 1746699743.752529
[05/08 12:22:23     38s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.14
[05/08 12:22:23     38s] +---------+---------+--------+--------+------------+--------+
[05/08 12:22:23     38s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 12:22:23     38s] +---------+---------+--------+--------+------------+--------+
[05/08 12:22:23     38s] |   10.14%|        -|   0.000|   0.000|   0:00:00.0| 2312.8M|
[05/08 12:22:23     38s] #optDebug: <stH: 1.7100 MiSeL: 25.7250>
[05/08 12:22:23     38s] |   10.08%|       17|   0.000|   0.000|   0:00:00.0| 2312.8M|
[05/08 12:22:23     38s] |   10.08%|        0|   0.000|   0.000|   0:00:00.0| 2312.8M|
[05/08 12:22:23     38s] #optDebug: <stH: 1.7100 MiSeL: 25.7250>
[05/08 12:22:23     38s] +---------+---------+--------+--------+------------+--------+
[05/08 12:22:23     38s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.08
[05/08 12:22:23     38s] 
[05/08 12:22:23     38s] ** Summary: Restruct = 0 Buffer Deletion = 16 Declone = 2 Resize = 0 **
[05/08 12:22:23     38s] --------------------------------------------------------------
[05/08 12:22:23     38s] |                                   | Total     | Sequential |
[05/08 12:22:23     38s] --------------------------------------------------------------
[05/08 12:22:23     38s] | Num insts resized                 |       0  |       0    |
[05/08 12:22:23     38s] | Num insts undone                  |       0  |       0    |
[05/08 12:22:23     38s] | Num insts Downsized               |       0  |       0    |
[05/08 12:22:23     38s] | Num insts Samesized               |       0  |       0    |
[05/08 12:22:23     38s] | Num insts Upsized                 |       0  |       0    |
[05/08 12:22:23     38s] | Num multiple commits+uncommits    |       0  |       -    |
[05/08 12:22:23     38s] --------------------------------------------------------------
[05/08 12:22:23     38s] 
[05/08 12:22:23     38s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/08 12:22:23     38s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[05/08 12:22:23     38s] Deleting 0 temporary hard placement blockage(s).
[05/08 12:22:23     38s] *** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:38.8/0:00:41.7 (0.9), mem = 2312.8M
[05/08 12:22:23     38s] 
[05/08 12:22:23     38s] =============================================================================================
[05/08 12:22:23     38s]  Step TAT Report : AreaOpt #2 / WnsOpt #1 / place_opt_design #1                 21.17-s075_1
[05/08 12:22:23     38s] =============================================================================================
[05/08 12:22:23     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:23     38s] ---------------------------------------------------------------------------------------------
[05/08 12:22:23     38s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:23     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:23     38s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:23     38s] [ OptimizationStep       ]      1   0:00:00.0  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:23     38s] [ OptSingleIteration     ]      2   0:00:00.0  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:23     38s] [ OptGetWeight           ]     99   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:23     38s] [ OptEval                ]     99   0:00:00.1  (  49.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:23     38s] [ OptCommit              ]     99   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:23     38s] [ PostCommitDelayUpdate  ]     99   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.2
[05/08 12:22:23     38s] [ IncrDelayCalc          ]     29   0:00:00.0  (  19.0 % )     0:00:00.0 /  0:00:00.0    0.2
[05/08 12:22:23     38s] [ IncrTimingUpdate       ]     13   0:00:00.0  (  12.5 % )     0:00:00.0 /  0:00:00.1    1.7
[05/08 12:22:23     38s] [ MISC                   ]          0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/08 12:22:23     38s] ---------------------------------------------------------------------------------------------
[05/08 12:22:23     38s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:23     38s] ---------------------------------------------------------------------------------------------
[05/08 12:22:23     38s] 
[05/08 12:22:23     38s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2312.75M, totSessionCpu=0:00:39).
[05/08 12:22:23     38s] Placement Snapshot: Density distribution:
[05/08 12:22:23     38s] [1.00 -  +++]: 120 (71.43%)
[05/08 12:22:23     38s] [0.95 - 1.00]: 6 (3.57%)
[05/08 12:22:23     38s] [0.90 - 0.95]: 3 (1.79%)
[05/08 12:22:23     38s] [0.85 - 0.90]: 4 (2.38%)
[05/08 12:22:23     38s] [0.80 - 0.85]: 3 (1.79%)
[05/08 12:22:23     38s] [0.75 - 0.80]: 2 (1.19%)
[05/08 12:22:23     38s] [0.70 - 0.75]: 3 (1.79%)
[05/08 12:22:23     38s] [0.65 - 0.70]: 6 (3.57%)
[05/08 12:22:23     38s] [0.60 - 0.65]: 10 (5.95%)
[05/08 12:22:23     38s] [0.55 - 0.60]: 4 (2.38%)
[05/08 12:22:23     38s] [0.50 - 0.55]: 4 (2.38%)
[05/08 12:22:23     38s] [0.45 - 0.50]: 1 (0.60%)
[05/08 12:22:23     38s] [0.40 - 0.45]: 1 (0.60%)
[05/08 12:22:23     38s] [0.35 - 0.40]: 1 (0.60%)
[05/08 12:22:23     38s] [0.30 - 0.35]: 0 (0.00%)
[05/08 12:22:23     38s] [0.25 - 0.30]: 0 (0.00%)
[05/08 12:22:23     38s] [0.20 - 0.25]: 0 (0.00%)
[05/08 12:22:23     38s] [0.15 - 0.20]: 0 (0.00%)
[05/08 12:22:23     38s] [0.10 - 0.15]: 0 (0.00%)
[05/08 12:22:23     38s] [0.05 - 0.10]: 0 (0.00%)
[05/08 12:22:23     38s] [0.00 - 0.05]: 0 (0.00%)
[05/08 12:22:23     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.23704.1
[05/08 12:22:23     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2312.8M, EPOCH TIME: 1746699743.977988
[05/08 12:22:23     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2235).
[05/08 12:22:23     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:23     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:23     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:23     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2312.7M, EPOCH TIME: 1746699743.982745
[05/08 12:22:23     38s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2312.7M, EPOCH TIME: 1746699743.982922
[05/08 12:22:23     38s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2312.7M, EPOCH TIME: 1746699743.982953
[05/08 12:22:23     38s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2312.7M, EPOCH TIME: 1746699743.987186
[05/08 12:22:23     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:23     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:24     38s] OPERPROF:       Starting CMU at level 4, MEM:2312.7M, EPOCH TIME: 1746699744.024348
[05/08 12:22:24     38s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2312.7M, EPOCH TIME: 1746699744.024694
[05/08 12:22:24     38s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.037, REAL:0.038, MEM:2312.7M, EPOCH TIME: 1746699744.024897
[05/08 12:22:24     38s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2312.7M, EPOCH TIME: 1746699744.024922
[05/08 12:22:24     38s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2312.7M, EPOCH TIME: 1746699744.025140
[05/08 12:22:24     38s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.043, REAL:0.043, MEM:2312.7M, EPOCH TIME: 1746699744.026147
[05/08 12:22:24     38s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.043, REAL:0.043, MEM:2312.7M, EPOCH TIME: 1746699744.026163
[05/08 12:22:24     38s] TDRefine: refinePlace mode is spiral
[05/08 12:22:24     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23704.4
[05/08 12:22:24     38s] OPERPROF: Starting RefinePlace at level 1, MEM:2312.7M, EPOCH TIME: 1746699744.026246
[05/08 12:22:24     38s] *** Starting refinePlace (0:00:38.8 mem=2312.7M) ***
[05/08 12:22:24     38s] Total net bbox length = 8.885e+04 (6.423e+04 2.462e+04) (ext = 5.245e+04)
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:24     38s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/08 12:22:24     38s] Skipping level-shifter placement due to all shifters are placed legally
[05/08 12:22:24     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:24     38s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:24     38s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s] Starting Small incrNP...
[05/08 12:22:24     38s] User Input Parameters:
[05/08 12:22:24     38s] - Congestion Driven    : Off
[05/08 12:22:24     38s] - Timing Driven        : Off
[05/08 12:22:24     38s] - Area-Violation Based : Off
[05/08 12:22:24     38s] - Start Rollback Level : -5
[05/08 12:22:24     38s] - Legalized            : On
[05/08 12:22:24     38s] - Window Based         : Off
[05/08 12:22:24     38s] - eDen incr mode       : Off
[05/08 12:22:24     38s] - Small incr mode      : On
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2312.7M, EPOCH TIME: 1746699744.028830
[05/08 12:22:24     38s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2312.7M, EPOCH TIME: 1746699744.029121
[05/08 12:22:24     38s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:2312.7M, EPOCH TIME: 1746699744.029818
[05/08 12:22:24     38s] powerDomain TOP : bins with density > 0.750 =  0.00 % ( 0 / 168 )
[05/08 12:22:24     38s] Density distribution unevenness ratio = 69.973%
[05/08 12:22:24     38s] Density distribution unevenness ratio (U70) = 0.051%
[05/08 12:22:24     38s] Density distribution unevenness ratio (U80) = 0.000%
[05/08 12:22:24     38s] Density distribution unevenness ratio (U90) = 0.000%
[05/08 12:22:24     38s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2312.7M, EPOCH TIME: 1746699744.029864
[05/08 12:22:24     38s] cost 0.708140, thresh 1.000000
[05/08 12:22:24     38s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2312.7M)
[05/08 12:22:24     38s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:24     38s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2312.7M, EPOCH TIME: 1746699744.029944
[05/08 12:22:24     38s] Starting refinePlace ...
[05/08 12:22:24     38s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:24     38s] One DDP V2 for no tweak run.
[05/08 12:22:24     38s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:24     38s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2312.7M, EPOCH TIME: 1746699744.033605
[05/08 12:22:24     38s] DDP initSite1 nrRow 119 nrJob 119
[05/08 12:22:24     38s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2312.7M, EPOCH TIME: 1746699744.033643
[05/08 12:22:24     38s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2312.7M, EPOCH TIME: 1746699744.033784
[05/08 12:22:24     38s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2312.7M, EPOCH TIME: 1746699744.033800
[05/08 12:22:24     38s] DDP markSite nrRow 119 nrJob 119
[05/08 12:22:24     38s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2312.7M, EPOCH TIME: 1746699744.034046
[05/08 12:22:24     38s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2312.7M, EPOCH TIME: 1746699744.034061
[05/08 12:22:24     38s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/08 12:22:24     38s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2312.7M, EPOCH TIME: 1746699744.036384
[05/08 12:22:24     38s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2312.7M, EPOCH TIME: 1746699744.036406
[05/08 12:22:24     38s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:2312.7M, EPOCH TIME: 1746699744.037575
[05/08 12:22:24     38s] ** Cut row section cpu time 0:00:00.0.
[05/08 12:22:24     38s]  ** Cut row section real time 0:00:00.0.
[05/08 12:22:24     38s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:2312.7M, EPOCH TIME: 1746699744.037605
[05/08 12:22:24     38s]   Spread Effort: high, pre-route mode, useDDP on.
[05/08 12:22:24     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2312.7MB) @(0:00:38.8 - 0:00:38.9).
[05/08 12:22:24     38s] Move report: preRPlace moves 225 insts, mean move: 0.86 um, max move: 4.42 um 
[05/08 12:22:24     38s] 	Max move on inst (FE_RC_53_0): (144.60, 105.26) --> (143.60, 108.68)
[05/08 12:22:24     38s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: NAND2BX4LVT
[05/08 12:22:24     38s] wireLenOptFixPriorityInst 64 inst fixed
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[05/08 12:22:24     38s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f12bf2f4ec0.
[05/08 12:22:24     38s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/08 12:22:24     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 12:22:24     38s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:24     38s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:24     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2296.7MB) @(0:00:38.9 - 0:00:38.9).
[05/08 12:22:24     38s] Move report: Detail placement moves 225 insts, mean move: 0.86 um, max move: 4.42 um 
[05/08 12:22:24     38s] 	Max move on inst (FE_RC_53_0): (144.60, 105.26) --> (143.60, 108.68)
[05/08 12:22:24     38s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2296.7MB
[05/08 12:22:24     38s] Statistics of distance of Instance movement in refine placement:
[05/08 12:22:24     38s]   maximum (X+Y) =         4.42 um
[05/08 12:22:24     38s]   inst (FE_RC_53_0) with max move: (144.6, 105.26) -> (143.6, 108.68)
[05/08 12:22:24     38s]   mean    (X+Y) =         0.86 um
[05/08 12:22:24     38s] Summary Report:
[05/08 12:22:24     38s] Instances move: 225 (out of 2235 movable)
[05/08 12:22:24     38s] Instances flipped: 0
[05/08 12:22:24     38s] Mean displacement: 0.86 um
[05/08 12:22:24     38s] Max displacement: 4.42 um (Instance: FE_RC_53_0) (144.6, 105.26) -> (143.6, 108.68)
[05/08 12:22:24     38s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: NAND2BX4LVT
[05/08 12:22:24     38s] Total instances moved : 225
[05/08 12:22:24     38s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.061, REAL:0.060, MEM:2296.7M, EPOCH TIME: 1746699744.089654
[05/08 12:22:24     38s] Total net bbox length = 8.897e+04 (6.430e+04 2.467e+04) (ext = 5.244e+04)
[05/08 12:22:24     38s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2296.7MB
[05/08 12:22:24     38s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2296.7MB) @(0:00:38.8 - 0:00:38.9).
[05/08 12:22:24     38s] *** Finished refinePlace (0:00:38.9 mem=2296.7M) ***
[05/08 12:22:24     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23704.4
[05/08 12:22:24     38s] OPERPROF: Finished RefinePlace at level 1, CPU:0.065, REAL:0.064, MEM:2296.7M, EPOCH TIME: 1746699744.090135
[05/08 12:22:24     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2296.7M, EPOCH TIME: 1746699744.095118
[05/08 12:22:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2235).
[05/08 12:22:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2296.7M, EPOCH TIME: 1746699744.099658
[05/08 12:22:24     38s] *** maximum move = 4.42 um ***
[05/08 12:22:24     38s] *** Finished re-routing un-routed nets (2296.7M) ***
[05/08 12:22:24     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2296.7M, EPOCH TIME: 1746699744.102501
[05/08 12:22:24     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2296.7M, EPOCH TIME: 1746699744.106397
[05/08 12:22:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:24     38s] OPERPROF:     Starting CMU at level 3, MEM:2296.7M, EPOCH TIME: 1746699744.143267
[05/08 12:22:24     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2296.7M, EPOCH TIME: 1746699744.143482
[05/08 12:22:24     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2296.7M, EPOCH TIME: 1746699744.143678
[05/08 12:22:24     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2296.7M, EPOCH TIME: 1746699744.143700
[05/08 12:22:24     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2312.7M, EPOCH TIME: 1746699744.144217
[05/08 12:22:24     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.043, MEM:2312.7M, EPOCH TIME: 1746699744.145251
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2312.8M) ***
[05/08 12:22:24     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.23704.1
[05/08 12:22:24     38s] ** GigaOpt Optimizer WNS Slack 0.038 TNS Slack 0.000 Density 10.08
[05/08 12:22:24     38s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.054|0.000|
|reg2cgate |0.000|0.000|
|reg2reg   |0.121|0.000|
|HEPG      |0.121|0.000|
|All Paths |0.054|0.000|
+----------+-----+-----+

[05/08 12:22:24     38s] 
[05/08 12:22:24     38s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=2312.8M) ***
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.23704.1
[05/08 12:22:24     38s] Total-nets :: 2571, Stn-nets :: 221, ratio :: 8.59588 %, Total-len 95440.9, Stn-len 3920.33
[05/08 12:22:24     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2293.7M, EPOCH TIME: 1746699744.162245
[05/08 12:22:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2230.7M, EPOCH TIME: 1746699744.167300
[05/08 12:22:24     38s] TotalInstCnt at PhyDesignMc Destruction: 2235
[05/08 12:22:24     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.8
[05/08 12:22:24     38s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:00:39.0/0:00:41.9 (0.9), mem = 2230.7M
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s] =============================================================================================
[05/08 12:22:24     38s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.17-s075_1
[05/08 12:22:24     38s] =============================================================================================
[05/08 12:22:24     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:24     38s] ---------------------------------------------------------------------------------------------
[05/08 12:22:24     38s] [ AreaOpt                ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:24     38s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/08 12:22:24     38s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  11.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:24     38s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:24     38s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 12:22:24     38s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:24     38s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 12:22:24     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:24     38s] [ TransformInit          ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:24     38s] [ OptimizationStep       ]      2   0:00:00.0  (   0.4 % )     0:00:01.8 /  0:00:01.8    1.0
[05/08 12:22:24     38s] [ OptSingleIteration     ]     48   0:00:00.0  (   0.8 % )     0:00:01.8 /  0:00:01.8    1.0
[05/08 12:22:24     38s] [ OptGetWeight           ]     48   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:24     38s] [ OptEval                ]     48   0:00:01.0  (  31.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/08 12:22:24     38s] [ OptCommit              ]     48   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/08 12:22:24     38s] [ PostCommitDelayUpdate  ]     48   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    0.9
[05/08 12:22:24     38s] [ IncrDelayCalc          ]    233   0:00:00.4  (  13.7 % )     0:00:00.4 /  0:00:00.4    0.9
[05/08 12:22:24     38s] [ SetupOptGetWorkingSet  ]    124   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/08 12:22:24     38s] [ SetupOptGetActiveNode  ]    124   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:24     38s] [ SetupOptSlackGraph     ]     48   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.4
[05/08 12:22:24     38s] [ RefinePlace            ]      1   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:24     38s] [ TimingUpdate           ]      2   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    0.8
[05/08 12:22:24     38s] [ IncrTimingUpdate       ]     54   0:00:00.3  (   9.3 % )     0:00:00.3 /  0:00:00.3    1.2
[05/08 12:22:24     38s] [ MISC                   ]          0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.1    1.0
[05/08 12:22:24     38s] ---------------------------------------------------------------------------------------------
[05/08 12:22:24     38s]  WnsOpt #1 TOTAL                    0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.9    1.0
[05/08 12:22:24     38s] ---------------------------------------------------------------------------------------------
[05/08 12:22:24     38s] 
[05/08 12:22:24     38s] End: GigaOpt Optimization in WNS mode
[05/08 12:22:24     38s] *** Timing Is met
[05/08 12:22:24     38s] *** Check timing (0:00:00.0)
[05/08 12:22:24     39s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/08 12:22:24     39s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[05/08 12:22:24     39s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:24     39s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:24     39s] Info: 2 clock nets excluded from IPO operation.
[05/08 12:22:24     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.0 mem=2230.7M
[05/08 12:22:24     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.0 mem=2230.7M
[05/08 12:22:24     39s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 12:22:24     39s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:24     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.0 mem=2287.9M
[05/08 12:22:24     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:2287.9M, EPOCH TIME: 1746699744.184304
[05/08 12:22:24     39s] Processing tracks to init pin-track alignment.
[05/08 12:22:24     39s] z: 2, totalTracks: 1
[05/08 12:22:24     39s] z: 4, totalTracks: 1
[05/08 12:22:24     39s] z: 6, totalTracks: 1
[05/08 12:22:24     39s] z: 8, totalTracks: 1
[05/08 12:22:24     39s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:24     39s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:24     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2287.9M, EPOCH TIME: 1746699744.188331
[05/08 12:22:24     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:24     39s] PD TOP has 0 placeable physical insts.
[05/08 12:22:24     39s] 
[05/08 12:22:24     39s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:24     39s] OPERPROF:     Starting CMU at level 3, MEM:2287.9M, EPOCH TIME: 1746699744.225150
[05/08 12:22:24     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2287.9M, EPOCH TIME: 1746699744.225365
[05/08 12:22:24     39s] 
[05/08 12:22:24     39s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:24     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2287.9M, EPOCH TIME: 1746699744.225569
[05/08 12:22:24     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2287.9M, EPOCH TIME: 1746699744.225592
[05/08 12:22:24     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2287.9M, EPOCH TIME: 1746699744.225818
[05/08 12:22:24     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2287.9MB).
[05/08 12:22:24     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.043, MEM:2287.9M, EPOCH TIME: 1746699744.226835
[05/08 12:22:24     39s] TotalInstCnt at PhyDesignMc Initialization: 2235
[05/08 12:22:24     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.0 mem=2287.9M
[05/08 12:22:24     39s] Begin: Area Reclaim Optimization
[05/08 12:22:24     39s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.0/0:00:42.0 (0.9), mem = 2287.9M
[05/08 12:22:24     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.9
[05/08 12:22:24     39s] ### Creating RouteCongInterface, started
[05/08 12:22:24     39s] 
[05/08 12:22:24     39s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[05/08 12:22:24     39s] 
[05/08 12:22:24     39s] #optDebug: {0, 1.000}
[05/08 12:22:24     39s] ### Creating RouteCongInterface, finished
[05/08 12:22:24     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.1 mem=2287.9M
[05/08 12:22:24     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.1 mem=2287.9M
[05/08 12:22:24     39s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2287.9M, EPOCH TIME: 1746699744.328636
[05/08 12:22:24     39s] Found 0 hard placement blockage before merging.
[05/08 12:22:24     39s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2287.9M, EPOCH TIME: 1746699744.328700
[05/08 12:22:24     39s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.08
[05/08 12:22:24     39s] +---------+---------+--------+--------+------------+--------+
[05/08 12:22:24     39s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 12:22:24     39s] +---------+---------+--------+--------+------------+--------+
[05/08 12:22:24     39s] |   10.08%|        -|   0.000|   0.000|   0:00:00.0| 2287.9M|
[05/08 12:22:24     39s] #optDebug: <stH: 1.7100 MiSeL: 25.7250>
[05/08 12:22:24     39s] |   10.08%|        0|   0.000|   0.000|   0:00:00.0| 2287.9M|
[05/08 12:22:24     39s] |   10.03%|        9|   0.000|   0.000|   0:00:00.0| 2311.5M|
[05/08 12:22:25     39s] |    9.77%|      193|   0.000|   0.000|   0:00:01.0| 2311.5M|
[05/08 12:22:25     39s] |    9.76%|        6|   0.000|   0.000|   0:00:00.0| 2311.5M|
[05/08 12:22:25     39s] |    9.76%|        0|   0.000|   0.000|   0:00:00.0| 2311.5M|
[05/08 12:22:25     39s] #optDebug: <stH: 1.7100 MiSeL: 25.7250>
[05/08 12:22:25     39s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/08 12:22:25     39s] |    9.76%|        0|   0.000|   0.000|   0:00:00.0| 2311.5M|
[05/08 12:22:25     39s] +---------+---------+--------+--------+------------+--------+
[05/08 12:22:25     39s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 9.76
[05/08 12:22:25     39s] 
[05/08 12:22:25     39s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 9 Resize = 129 **
[05/08 12:22:25     39s] --------------------------------------------------------------
[05/08 12:22:25     39s] |                                   | Total     | Sequential |
[05/08 12:22:25     39s] --------------------------------------------------------------
[05/08 12:22:25     39s] | Num insts resized                 |     124  |       6    |
[05/08 12:22:25     39s] | Num insts undone                  |      70  |       0    |
[05/08 12:22:25     39s] | Num insts Downsized               |     124  |       6    |
[05/08 12:22:25     39s] | Num insts Samesized               |       0  |       0    |
[05/08 12:22:25     39s] | Num insts Upsized                 |       0  |       0    |
[05/08 12:22:25     39s] | Num multiple commits+uncommits    |       5  |       -    |
[05/08 12:22:25     39s] --------------------------------------------------------------
[05/08 12:22:25     39s] 
[05/08 12:22:25     39s] Number of times islegalLocAvaiable called = 563 skipped = 0, called in commitmove = 199, skipped in commitmove = 0
[05/08 12:22:25     39s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[05/08 12:22:25     39s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2311.5M, EPOCH TIME: 1746699745.173052
[05/08 12:22:25     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2226).
[05/08 12:22:25     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     39s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2311.5M, EPOCH TIME: 1746699745.177789
[05/08 12:22:25     39s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2311.5M, EPOCH TIME: 1746699745.178469
[05/08 12:22:25     39s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2311.5M, EPOCH TIME: 1746699745.178517
[05/08 12:22:25     39s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2311.5M, EPOCH TIME: 1746699745.182454
[05/08 12:22:25     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:25     40s] OPERPROF:       Starting CMU at level 4, MEM:2311.5M, EPOCH TIME: 1746699745.219481
[05/08 12:22:25     40s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2311.5M, EPOCH TIME: 1746699745.219765
[05/08 12:22:25     40s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.037, REAL:0.038, MEM:2311.5M, EPOCH TIME: 1746699745.219962
[05/08 12:22:25     40s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2311.5M, EPOCH TIME: 1746699745.219986
[05/08 12:22:25     40s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2311.5M, EPOCH TIME: 1746699745.220219
[05/08 12:22:25     40s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2311.5M, EPOCH TIME: 1746699745.221140
[05/08 12:22:25     40s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2311.5M, EPOCH TIME: 1746699745.221192
[05/08 12:22:25     40s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.042, REAL:0.043, MEM:2311.5M, EPOCH TIME: 1746699745.221223
[05/08 12:22:25     40s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.042, REAL:0.043, MEM:2311.5M, EPOCH TIME: 1746699745.221243
[05/08 12:22:25     40s] TDRefine: refinePlace mode is spiral
[05/08 12:22:25     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23704.5
[05/08 12:22:25     40s] OPERPROF: Starting RefinePlace at level 1, MEM:2311.5M, EPOCH TIME: 1746699745.221328
[05/08 12:22:25     40s] *** Starting refinePlace (0:00:40.0 mem=2311.5M) ***
[05/08 12:22:25     40s] Total net bbox length = 8.876e+04 (6.411e+04 2.465e+04) (ext = 5.244e+04)
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:25     40s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/08 12:22:25     40s] Skipping level-shifter placement due to all shifters are placed legally
[05/08 12:22:25     40s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:25     40s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:25     40s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:25     40s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2311.5M, EPOCH TIME: 1746699745.223852
[05/08 12:22:25     40s] Starting refinePlace ...
[05/08 12:22:25     40s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:25     40s] One DDP V2 for no tweak run.
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[05/08 12:22:25     40s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f12bf2f4ec0.
[05/08 12:22:25     40s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/08 12:22:25     40s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 12:22:25     40s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:25     40s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:25     40s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2295.5MB) @(0:00:40.0 - 0:00:40.1).
[05/08 12:22:25     40s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:25     40s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2295.5MB
[05/08 12:22:25     40s] Statistics of distance of Instance movement in refine placement:
[05/08 12:22:25     40s]   maximum (X+Y) =         0.00 um
[05/08 12:22:25     40s]   mean    (X+Y) =         0.00 um
[05/08 12:22:25     40s] Summary Report:
[05/08 12:22:25     40s] Instances move: 0 (out of 2226 movable)
[05/08 12:22:25     40s] Instances flipped: 0
[05/08 12:22:25     40s] Mean displacement: 0.00 um
[05/08 12:22:25     40s] Max displacement: 0.00 um 
[05/08 12:22:25     40s] Total instances moved : 0
[05/08 12:22:25     40s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.038, REAL:0.037, MEM:2295.5M, EPOCH TIME: 1746699745.260370
[05/08 12:22:25     40s] Total net bbox length = 8.876e+04 (6.411e+04 2.465e+04) (ext = 5.244e+04)
[05/08 12:22:25     40s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2295.5MB
[05/08 12:22:25     40s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2295.5MB) @(0:00:40.0 - 0:00:40.1).
[05/08 12:22:25     40s] *** Finished refinePlace (0:00:40.1 mem=2295.5M) ***
[05/08 12:22:25     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23704.5
[05/08 12:22:25     40s] OPERPROF: Finished RefinePlace at level 1, CPU:0.041, REAL:0.040, MEM:2295.5M, EPOCH TIME: 1746699745.260852
[05/08 12:22:25     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2295.5M, EPOCH TIME: 1746699745.265811
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2226).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:2295.5M, EPOCH TIME: 1746699745.270332
[05/08 12:22:25     40s] *** maximum move = 0.00 um ***
[05/08 12:22:25     40s] *** Finished re-routing un-routed nets (2295.5M) ***
[05/08 12:22:25     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2295.5M, EPOCH TIME: 1746699745.273478
[05/08 12:22:25     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2295.5M, EPOCH TIME: 1746699745.277248
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:25     40s] OPERPROF:     Starting CMU at level 3, MEM:2295.5M, EPOCH TIME: 1746699745.314097
[05/08 12:22:25     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2295.5M, EPOCH TIME: 1746699745.314311
[05/08 12:22:25     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2295.5M, EPOCH TIME: 1746699745.314515
[05/08 12:22:25     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2295.5M, EPOCH TIME: 1746699745.314538
[05/08 12:22:25     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2311.5M, EPOCH TIME: 1746699745.314868
[05/08 12:22:25     40s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2311.5M, EPOCH TIME: 1746699745.315861
[05/08 12:22:25     40s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2311.5M, EPOCH TIME: 1746699745.315923
[05/08 12:22:25     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:2311.5M, EPOCH TIME: 1746699745.315955
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2311.5M) ***
[05/08 12:22:25     40s] Deleting 0 temporary hard placement blockage(s).
[05/08 12:22:25     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.9
[05/08 12:22:25     40s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:40.1/0:00:43.0 (0.9), mem = 2311.5M
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] =============================================================================================
[05/08 12:22:25     40s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.17-s075_1
[05/08 12:22:25     40s] =============================================================================================
[05/08 12:22:25     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:25     40s] ---------------------------------------------------------------------------------------------
[05/08 12:22:25     40s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/08 12:22:25     40s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.7 % )     0:00:00.8 /  0:00:00.8    1.0
[05/08 12:22:25     40s] [ OptGetWeight           ]    308   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ OptEval                ]    308   0:00:00.2  (  21.8 % )     0:00:00.2 /  0:00:00.2    0.9
[05/08 12:22:25     40s] [ OptCommit              ]    308   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 12:22:25     40s] [ PostCommitDelayUpdate  ]    313   0:00:00.0  (   2.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/08 12:22:25     40s] [ IncrDelayCalc          ]    182   0:00:00.3  (  29.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/08 12:22:25     40s] [ RefinePlace            ]      1   0:00:00.1  (  13.8 % )     0:00:00.2 /  0:00:00.2    1.1
[05/08 12:22:25     40s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ IncrTimingUpdate       ]     49   0:00:00.2  (  16.9 % )     0:00:00.2 /  0:00:00.2    1.2
[05/08 12:22:25     40s] [ MISC                   ]          0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:25     40s] ---------------------------------------------------------------------------------------------
[05/08 12:22:25     40s]  AreaOpt #3 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/08 12:22:25     40s] ---------------------------------------------------------------------------------------------
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2292.4M, EPOCH TIME: 1746699745.324738
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2231.4M, EPOCH TIME: 1746699745.329166
[05/08 12:22:25     40s] TotalInstCnt at PhyDesignMc Destruction: 2226
[05/08 12:22:25     40s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2231.41M, totSessionCpu=0:00:40).
[05/08 12:22:25     40s] **INFO: Flow update: Design timing is met.
[05/08 12:22:25     40s] OPTC: user 20.0
[05/08 12:22:25     40s] Begin: GigaOpt postEco DRV Optimization
[05/08 12:22:25     40s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[05/08 12:22:25     40s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.1/0:00:43.1 (0.9), mem = 2231.4M
[05/08 12:22:25     40s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[05/08 12:22:25     40s] *info: Marking 0 level shifter instances dont touch
[05/08 12:22:25     40s] *info: Marking 0 isolation instances dont touch
[05/08 12:22:25     40s] Info: 2 clock nets excluded from IPO operation.
[05/08 12:22:25     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23704.10
[05/08 12:22:25     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 12:22:25     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.1 mem=2231.4M
[05/08 12:22:25     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2231.4M, EPOCH TIME: 1746699745.347924
[05/08 12:22:25     40s] Processing tracks to init pin-track alignment.
[05/08 12:22:25     40s] z: 2, totalTracks: 1
[05/08 12:22:25     40s] z: 4, totalTracks: 1
[05/08 12:22:25     40s] z: 6, totalTracks: 1
[05/08 12:22:25     40s] z: 8, totalTracks: 1
[05/08 12:22:25     40s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:25     40s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:25     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2231.4M, EPOCH TIME: 1746699745.352000
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] PD TOP has 0 placeable physical insts.
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:25     40s] OPERPROF:     Starting CMU at level 3, MEM:2231.4M, EPOCH TIME: 1746699745.388846
[05/08 12:22:25     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1746699745.389060
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:25     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2231.4M, EPOCH TIME: 1746699745.389264
[05/08 12:22:25     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2231.4M, EPOCH TIME: 1746699745.389286
[05/08 12:22:25     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1746699745.389515
[05/08 12:22:25     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2231.4MB).
[05/08 12:22:25     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.043, MEM:2231.4M, EPOCH TIME: 1746699745.390524
[05/08 12:22:25     40s] TotalInstCnt at PhyDesignMc Initialization: 2226
[05/08 12:22:25     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.2 mem=2231.4M
[05/08 12:22:25     40s] ### Creating RouteCongInterface, started
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] #optDebug: {0, 1.000}
[05/08 12:22:25     40s] ### Creating RouteCongInterface, finished
[05/08 12:22:25     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.2 mem=2231.4M
[05/08 12:22:25     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.2 mem=2231.4M
[05/08 12:22:25     40s] [GPS-DRV] Optimizer parameters ============================= 
[05/08 12:22:25     40s] [GPS-DRV] maxDensity (design): 0.95
[05/08 12:22:25     40s] [GPS-DRV] maxLocalDensity: 0.98
[05/08 12:22:25     40s] [GPS-DRV] MaxBufDistForPlaceBlk: 342 Microns
[05/08 12:22:25     40s] [GPS-DRV] All active and enabled setup views
[05/08 12:22:25     40s] [GPS-DRV]     AV_0100_wc_rc125_setup
[05/08 12:22:25     40s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/08 12:22:25     40s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/08 12:22:25     40s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/08 12:22:25     40s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/08 12:22:25     40s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/08 12:22:25     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2288.7M, EPOCH TIME: 1746699745.509769
[05/08 12:22:25     40s] Found 0 hard placement blockage before merging.
[05/08 12:22:25     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2288.7M, EPOCH TIME: 1746699745.509822
[05/08 12:22:25     40s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:25     40s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 12:22:25     40s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:25     40s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 12:22:25     40s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:25     40s] Info: violation cost 7.521875 (cap = 0.000000, tran = 7.521875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:25     40s] |    14|    46|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  9.76%|          |         |
[05/08 12:22:25     40s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:25     40s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       1|       0|      13|  9.76%| 0:00:00.0|  2315.8M|
[05/08 12:22:25     40s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 12:22:25     40s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  9.76%| 0:00:00.0|  2315.8M|
[05/08 12:22:25     40s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2315.8M) ***
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] Deleting 0 temporary hard placement blockage(s).
[05/08 12:22:25     40s] Total-nets :: 2563, Stn-nets :: 213, ratio :: 8.31057 %, Total-len 95286.9, Stn-len 3766.38
[05/08 12:22:25     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2296.7M, EPOCH TIME: 1746699745.585590
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2227).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2234.7M, EPOCH TIME: 1746699745.590328
[05/08 12:22:25     40s] TotalInstCnt at PhyDesignMc Destruction: 2227
[05/08 12:22:25     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23704.10
[05/08 12:22:25     40s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:40.4/0:00:43.3 (0.9), mem = 2234.7M
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] =============================================================================================
[05/08 12:22:25     40s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.17-s075_1
[05/08 12:22:25     40s] =============================================================================================
[05/08 12:22:25     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:25     40s] ---------------------------------------------------------------------------------------------
[05/08 12:22:25     40s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  20.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:25     40s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:25     40s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:25     40s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ OptEval                ]      1   0:00:00.0  (  12.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 12:22:25     40s] [ OptCommit              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[05/08 12:22:25     40s] [ IncrDelayCalc          ]      6   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    0.7
[05/08 12:22:25     40s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:25     40s] [ MISC                   ]          0:00:00.1  (  47.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:25     40s] ---------------------------------------------------------------------------------------------
[05/08 12:22:25     40s]  DrvOpt #4 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 12:22:25     40s] ---------------------------------------------------------------------------------------------
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] End: GigaOpt postEco DRV Optimization
[05/08 12:22:25     40s] **INFO: Flow update: Design timing is met.
[05/08 12:22:25     40s] Running refinePlace -preserveRouting true
[05/08 12:22:25     40s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2234.7M, EPOCH TIME: 1746699745.592582
[05/08 12:22:25     40s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2234.7M, EPOCH TIME: 1746699745.592617
[05/08 12:22:25     40s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2234.7M, EPOCH TIME: 1746699745.592646
[05/08 12:22:25     40s] Processing tracks to init pin-track alignment.
[05/08 12:22:25     40s] z: 2, totalTracks: 1
[05/08 12:22:25     40s] z: 4, totalTracks: 1
[05/08 12:22:25     40s] z: 6, totalTracks: 1
[05/08 12:22:25     40s] z: 8, totalTracks: 1
[05/08 12:22:25     40s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:25     40s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:25     40s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2234.7M, EPOCH TIME: 1746699745.596969
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] PD TOP has 0 placeable physical insts.
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:25     40s] OPERPROF:         Starting CMU at level 5, MEM:2234.7M, EPOCH TIME: 1746699745.633938
[05/08 12:22:25     40s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2234.7M, EPOCH TIME: 1746699745.634152
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] Bad Lib Cell Checking (CMU) is done! (0)
[05/08 12:22:25     40s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.037, REAL:0.037, MEM:2234.7M, EPOCH TIME: 1746699745.634352
[05/08 12:22:25     40s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2234.7M, EPOCH TIME: 1746699745.634374
[05/08 12:22:25     40s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2234.7M, EPOCH TIME: 1746699745.634618
[05/08 12:22:25     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2234.7MB).
[05/08 12:22:25     40s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.043, REAL:0.043, MEM:2234.7M, EPOCH TIME: 1746699745.635649
[05/08 12:22:25     40s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.043, REAL:0.043, MEM:2234.7M, EPOCH TIME: 1746699745.635664
[05/08 12:22:25     40s] TDRefine: refinePlace mode is spiral
[05/08 12:22:25     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23704.6
[05/08 12:22:25     40s] OPERPROF:   Starting RefinePlace at level 2, MEM:2234.7M, EPOCH TIME: 1746699745.635784
[05/08 12:22:25     40s] *** Starting refinePlace (0:00:40.4 mem=2234.7M) ***
[05/08 12:22:25     40s] Total net bbox length = 8.876e+04 (6.411e+04 2.465e+04) (ext = 5.244e+04)
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:25     40s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:25     40s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] Starting Small incrNP...
[05/08 12:22:25     40s] User Input Parameters:
[05/08 12:22:25     40s] - Congestion Driven    : Off
[05/08 12:22:25     40s] - Timing Driven        : Off
[05/08 12:22:25     40s] - Area-Violation Based : Off
[05/08 12:22:25     40s] - Start Rollback Level : -5
[05/08 12:22:25     40s] - Legalized            : On
[05/08 12:22:25     40s] - Window Based         : Off
[05/08 12:22:25     40s] - eDen incr mode       : Off
[05/08 12:22:25     40s] - Small incr mode      : On
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2234.7M, EPOCH TIME: 1746699745.641032
[05/08 12:22:25     40s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2234.7M, EPOCH TIME: 1746699745.641346
[05/08 12:22:25     40s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2234.7M, EPOCH TIME: 1746699745.642067
[05/08 12:22:25     40s] powerDomain TOP : bins with density > 0.750 =  0.00 % ( 0 / 168 )
[05/08 12:22:25     40s] Density distribution unevenness ratio = 69.984%
[05/08 12:22:25     40s] Density distribution unevenness ratio (U70) = 0.000%
[05/08 12:22:25     40s] Density distribution unevenness ratio (U80) = 0.000%
[05/08 12:22:25     40s] Density distribution unevenness ratio (U90) = 0.000%
[05/08 12:22:25     40s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.001, REAL:0.001, MEM:2234.7M, EPOCH TIME: 1746699745.642116
[05/08 12:22:25     40s] cost 0.581395, thresh 1.000000
[05/08 12:22:25     40s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2234.7M)
[05/08 12:22:25     40s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:25     40s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2234.7M, EPOCH TIME: 1746699745.642206
[05/08 12:22:25     40s] Starting refinePlace ...
[05/08 12:22:25     40s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:25     40s] One DDP V2 for no tweak run.
[05/08 12:22:25     40s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:25     40s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2234.7M, EPOCH TIME: 1746699745.645953
[05/08 12:22:25     40s] DDP initSite1 nrRow 119 nrJob 119
[05/08 12:22:25     40s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2234.7M, EPOCH TIME: 1746699745.645990
[05/08 12:22:25     40s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2234.7M, EPOCH TIME: 1746699745.646117
[05/08 12:22:25     40s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2234.7M, EPOCH TIME: 1746699745.646134
[05/08 12:22:25     40s] DDP markSite nrRow 119 nrJob 119
[05/08 12:22:25     40s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2234.7M, EPOCH TIME: 1746699745.646392
[05/08 12:22:25     40s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2234.7M, EPOCH TIME: 1746699745.646406
[05/08 12:22:25     40s]   Spread Effort: high, pre-route mode, useDDP on.
[05/08 12:22:25     40s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2234.7MB) @(0:00:40.4 - 0:00:40.5).
[05/08 12:22:25     40s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 12:22:25     40s] wireLenOptFixPriorityInst 64 inst fixed
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[05/08 12:22:25     40s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f12bf2f4ec0.
[05/08 12:22:25     40s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/08 12:22:25     40s] Move report: legalization moves 1 insts, mean move: 0.20 um, max move: 0.20 um spiral
[05/08 12:22:25     40s] 	Max move on inst (addinc_addsub_adder_add_56_34_g2297): (124.20, 149.72) --> (124.00, 149.72)
[05/08 12:22:25     40s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:25     40s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/08 12:22:25     40s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2202.7MB) @(0:00:40.5 - 0:00:40.5).
[05/08 12:22:25     40s] Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
[05/08 12:22:25     40s] 	Max move on inst (addinc_addsub_adder_add_56_34_g2297): (124.20, 149.72) --> (124.00, 149.72)
[05/08 12:22:25     40s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2202.7MB
[05/08 12:22:25     40s] Statistics of distance of Instance movement in refine placement:
[05/08 12:22:25     40s]   maximum (X+Y) =         0.20 um
[05/08 12:22:25     40s]   inst (addinc_addsub_adder_add_56_34_g2297) with max move: (124.2, 149.72) -> (124, 149.72)
[05/08 12:22:25     40s]   mean    (X+Y) =         0.20 um
[05/08 12:22:25     40s] Summary Report:
[05/08 12:22:25     40s] Instances move: 1 (out of 2227 movable)
[05/08 12:22:25     40s] Instances flipped: 0
[05/08 12:22:25     40s] Mean displacement: 0.20 um
[05/08 12:22:25     40s] Max displacement: 0.20 um (Instance: addinc_addsub_adder_add_56_34_g2297) (124.2, 149.72) -> (124, 149.72)
[05/08 12:22:25     40s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
[05/08 12:22:25     40s] Total instances moved : 1
[05/08 12:22:25     40s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.044, REAL:0.043, MEM:2202.7M, EPOCH TIME: 1746699745.685019
[05/08 12:22:25     40s] Total net bbox length = 8.876e+04 (6.411e+04 2.465e+04) (ext = 5.244e+04)
[05/08 12:22:25     40s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2202.7MB
[05/08 12:22:25     40s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2202.7MB) @(0:00:40.4 - 0:00:40.5).
[05/08 12:22:25     40s] *** Finished refinePlace (0:00:40.5 mem=2202.7M) ***
[05/08 12:22:25     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23704.6
[05/08 12:22:25     40s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.048, REAL:0.050, MEM:2202.7M, EPOCH TIME: 1746699745.685498
[05/08 12:22:25     40s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2202.7M, EPOCH TIME: 1746699745.685516
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2227).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:25     40s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:2202.7M, EPOCH TIME: 1746699745.690127
[05/08 12:22:25     40s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.096, REAL:0.098, MEM:2202.7M, EPOCH TIME: 1746699745.690164
[05/08 12:22:25     40s] **INFO: Flow update: Design timing is met.
[05/08 12:22:25     40s] **INFO: Flow update: Design timing is met.
[05/08 12:22:25     40s] **INFO: Flow update: Design timing is met.
[05/08 12:22:25     40s] Register exp ratio and priority group on 0 nets on 2693 nets : 
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] Active setup views:
[05/08 12:22:25     40s]  AV_0100_wc_rc125_setup
[05/08 12:22:25     40s]   Dominating endpoints: 0
[05/08 12:22:25     40s]   Dominating TNS: -0.000
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] Extraction called for design 'sparc_exu_alu' of instances=2227 and nets=3076 using extraction engine 'preRoute' .
[05/08 12:22:25     40s] PreRoute RC Extraction called for design sparc_exu_alu.
[05/08 12:22:25     40s] RC Extraction called in multi-corner(2) mode.
[05/08 12:22:25     40s] RCMode: PreRoute
[05/08 12:22:25     40s]       RC Corner Indexes            0       1   
[05/08 12:22:25     40s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/08 12:22:25     40s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/08 12:22:25     40s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/08 12:22:25     40s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/08 12:22:25     40s] Shrink Factor                : 1.00000
[05/08 12:22:25     40s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 12:22:25     40s] Using Quantus QRC technology file ...
[05/08 12:22:25     40s] RC Grid backup saved.
[05/08 12:22:25     40s] 
[05/08 12:22:25     40s] Trim Metal Layers:
[05/08 12:22:25     40s] LayerId::1 widthSet size::1
[05/08 12:22:25     40s] LayerId::2 widthSet size::1
[05/08 12:22:25     40s] LayerId::3 widthSet size::1
[05/08 12:22:25     40s] LayerId::4 widthSet size::1
[05/08 12:22:25     40s] LayerId::5 widthSet size::1
[05/08 12:22:25     40s] LayerId::6 widthSet size::1
[05/08 12:22:25     40s] LayerId::7 widthSet size::1
[05/08 12:22:25     40s] LayerId::8 widthSet size::1
[05/08 12:22:25     40s] LayerId::9 widthSet size::1
[05/08 12:22:25     40s] LayerId::10 widthSet size::1
[05/08 12:22:25     40s] LayerId::11 widthSet size::1
[05/08 12:22:25     40s] Skipped RC grid update for preRoute extraction.
[05/08 12:22:25     40s] eee: pegSigSF::1.070000
[05/08 12:22:25     40s] Initializing multi-corner resistance tables ...
[05/08 12:22:25     40s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[05/08 12:22:25     40s] eee: l::2 avDens::0.123277 usedTrk::1106.722101 availTrk::8977.500000 sigTrk::1106.722101
[05/08 12:22:25     40s] eee: l::3 avDens::0.268067 usedTrk::3884.287874 availTrk::14490.000000 sigTrk::3884.287874
[05/08 12:22:25     40s] eee: l::4 avDens::0.066149 usedTrk::593.848479 availTrk::8977.500000 sigTrk::593.848479
[05/08 12:22:25     40s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[05/08 12:22:25     40s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[05/08 12:22:25     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:25     40s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:25     40s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:25     40s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:25     40s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 12:22:25     40s] {RT rc125 0 4 4 0}
[05/08 12:22:25     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.224780 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.834800 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 12:22:25     40s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2196.102M)
[05/08 12:22:25     40s] Skewing Data Summary (End_of_FINAL)
[05/08 12:22:25     40s] --------------------------------------------------
[05/08 12:22:25     40s]  Total skewed count:0
[05/08 12:22:25     40s] --------------------------------------------------
[05/08 12:22:25     40s] Starting delay calculation for Setup views
[05/08 12:22:25     40s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/08 12:22:25     40s] #################################################################################
[05/08 12:22:25     40s] # Design Stage: PreRoute
[05/08 12:22:25     40s] # Design Name: sparc_exu_alu
[05/08 12:22:25     40s] # Design Mode: 45nm
[05/08 12:22:25     40s] # Analysis Mode: MMMC OCV 
[05/08 12:22:25     40s] # Parasitics Mode: No SPEF/RCDB 
[05/08 12:22:25     40s] # Signoff Settings: SI Off 
[05/08 12:22:25     40s] #################################################################################
[05/08 12:22:25     40s] Calculate early delays in OCV mode...
[05/08 12:22:25     40s] Calculate late delays in OCV mode...
[05/08 12:22:25     40s] Topological Sorting (REAL = 0:00:00.0, MEM = 2214.6M, InitMEM = 2214.6M)
[05/08 12:22:25     40s] Start delay calculation (fullDC) (1 T). (MEM=2214.62)
[05/08 12:22:25     40s] End AAE Lib Interpolated Model. (MEM=2214.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 12:22:26     40s] Total number of fetched objects 2564
[05/08 12:22:26     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 12:22:26     40s] End delay calculation. (MEM=2230.31 CPU=0:00:00.1 REAL=0:00:01.0)
[05/08 12:22:26     40s] End delay calculation (fullDC). (MEM=2230.31 CPU=0:00:00.2 REAL=0:00:01.0)
[05/08 12:22:26     40s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2230.3M) ***
[05/08 12:22:26     41s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:41.0 mem=2238.3M)
[05/08 12:22:26     41s] OPTC: user 20.0
[05/08 12:22:26     41s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2238.31 MB )
[05/08 12:22:26     41s] (I)      ==================== Layers =====================
[05/08 12:22:26     41s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:26     41s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/08 12:22:26     41s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:26     41s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/08 12:22:26     41s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/08 12:22:26     41s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:26     41s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/08 12:22:26     41s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/08 12:22:26     41s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/08 12:22:26     41s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/08 12:22:26     41s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/08 12:22:26     41s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/08 12:22:26     41s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/08 12:22:26     41s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/08 12:22:26     41s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/08 12:22:26     41s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/08 12:22:26     41s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/08 12:22:26     41s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/08 12:22:26     41s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/08 12:22:26     41s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/08 12:22:26     41s] (I)      +-----+----+---------+---------+--------+-------+
[05/08 12:22:26     41s] (I)      Started Import and model ( Curr Mem: 2238.31 MB )
[05/08 12:22:26     41s] (I)      Default pattern map key = sparc_exu_alu_default.
[05/08 12:22:26     41s] (I)      == Non-default Options ==
[05/08 12:22:26     41s] (I)      Build term to term wires                           : false
[05/08 12:22:26     41s] (I)      Maximum routing layer                              : 4
[05/08 12:22:26     41s] (I)      Number of threads                                  : 1
[05/08 12:22:26     41s] (I)      Method to set GCell size                           : row
[05/08 12:22:26     41s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[05/08 12:22:26     41s] (I)      Use row-based GCell size
[05/08 12:22:26     41s] (I)      Use row-based GCell align
[05/08 12:22:26     41s] (I)      layer 0 area = 80000
[05/08 12:22:26     41s] (I)      layer 1 area = 80000
[05/08 12:22:26     41s] (I)      layer 2 area = 80000
[05/08 12:22:26     41s] (I)      layer 3 area = 80000
[05/08 12:22:26     41s] (I)      GCell unit size   : 3420
[05/08 12:22:26     41s] (I)      GCell multiplier  : 1
[05/08 12:22:26     41s] (I)      GCell row height  : 3420
[05/08 12:22:26     41s] (I)      Actual row height : 3420
[05/08 12:22:26     41s] (I)      GCell align ref   : 60000 60040
[05/08 12:22:26     41s] [NR-eGR] Track table information for default rule: 
[05/08 12:22:26     41s] [NR-eGR] Metal1 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal2 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal3 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal4 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal5 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal6 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal7 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal8 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal9 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal10 has single uniform track structure
[05/08 12:22:26     41s] [NR-eGR] Metal11 has single uniform track structure
[05/08 12:22:26     41s] (I)      ==================== Default via =====================
[05/08 12:22:26     41s] (I)      +----+------------------+----------------------------+
[05/08 12:22:26     41s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 12:22:26     41s] (I)      +----+------------------+----------------------------+
[05/08 12:22:26     41s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 12:22:26     41s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 12:22:26     41s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 12:22:26     41s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 12:22:26     41s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 12:22:26     41s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 12:22:26     41s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 12:22:26     41s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 12:22:26     41s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 12:22:26     41s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 12:22:26     41s] (I)      +----+------------------+----------------------------+
[05/08 12:22:26     41s] [NR-eGR] Read 14848 PG shapes
[05/08 12:22:26     41s] [NR-eGR] Read 0 clock shapes
[05/08 12:22:26     41s] [NR-eGR] Read 0 other shapes
[05/08 12:22:26     41s] [NR-eGR] #Routing Blockages  : 0
[05/08 12:22:26     41s] [NR-eGR] #Instance Blockages : 0
[05/08 12:22:26     41s] [NR-eGR] #PG Blockages       : 14848
[05/08 12:22:26     41s] [NR-eGR] #Halo Blockages     : 0
[05/08 12:22:26     41s] [NR-eGR] #Boundary Blockages : 0
[05/08 12:22:26     41s] [NR-eGR] #Clock Blockages    : 0
[05/08 12:22:26     41s] [NR-eGR] #Other Blockages    : 0
[05/08 12:22:26     41s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/08 12:22:26     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 12:22:26     41s] [NR-eGR] Read 2563 nets ( ignored 0 )
[05/08 12:22:26     41s] (I)      early_global_route_priority property id does not exist.
[05/08 12:22:26     41s] (I)      Read Num Blocks=14848  Num Prerouted Wires=0  Num CS=0
[05/08 12:22:26     41s] (I)      Layer 1 (V) : #blockages 4948 : #preroutes 0
[05/08 12:22:26     41s] (I)      Layer 2 (H) : #blockages 4950 : #preroutes 0
[05/08 12:22:26     41s] (I)      Layer 3 (V) : #blockages 4950 : #preroutes 0
[05/08 12:22:26     41s] (I)      Number of ignored nets                =      0
[05/08 12:22:26     41s] (I)      Number of connected nets              =      0
[05/08 12:22:26     41s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/08 12:22:26     41s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/08 12:22:26     41s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/08 12:22:26     41s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/08 12:22:26     41s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 12:22:26     41s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/08 12:22:26     41s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/08 12:22:26     41s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 12:22:26     41s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 12:22:26     41s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[05/08 12:22:26     41s] (I)      Ndr track 0 does not exist
[05/08 12:22:26     41s] (I)      ---------------------Grid Graph Info--------------------
[05/08 12:22:26     41s] (I)      Routing area        : (0, 0) - (580000, 528200)
[05/08 12:22:26     41s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[05/08 12:22:26     41s] (I)      Site width          :   400  (dbu)
[05/08 12:22:26     41s] (I)      Row height          :  3420  (dbu)
[05/08 12:22:26     41s] (I)      GCell row height    :  3420  (dbu)
[05/08 12:22:26     41s] (I)      GCell width         :  3420  (dbu)
[05/08 12:22:26     41s] (I)      GCell height        :  3420  (dbu)
[05/08 12:22:26     41s] (I)      Grid                :   170   154     4
[05/08 12:22:26     41s] (I)      Layer numbers       :     1     2     3     4
[05/08 12:22:26     41s] (I)      Vertical capacity   :     0  3420     0  3420
[05/08 12:22:26     41s] (I)      Horizontal capacity :     0     0  3420     0
[05/08 12:22:26     41s] (I)      Default wire width  :   120   160   160   160
[05/08 12:22:26     41s] (I)      Default wire space  :   120   140   140   140
[05/08 12:22:26     41s] (I)      Default wire pitch  :   240   300   300   300
[05/08 12:22:26     41s] (I)      Default pitch size  :   240   400   380   400
[05/08 12:22:26     41s] (I)      First track coord   :   190   200   190   200
[05/08 12:22:26     41s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[05/08 12:22:26     41s] (I)      Total num of tracks :  1390  1450  1390  1450
[05/08 12:22:26     41s] (I)      Num of masks        :     1     1     1     1
[05/08 12:22:26     41s] (I)      Num of trim masks   :     0     0     0     0
[05/08 12:22:26     41s] (I)      --------------------------------------------------------
[05/08 12:22:26     41s] 
[05/08 12:22:26     41s] [NR-eGR] ============ Routing rule table ============
[05/08 12:22:26     41s] [NR-eGR] Rule id: 0  Nets: 2563
[05/08 12:22:26     41s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/08 12:22:26     41s] (I)                    Layer    2    3    4 
[05/08 12:22:26     41s] (I)                    Pitch  400  380  400 
[05/08 12:22:26     41s] (I)             #Used tracks    1    1    1 
[05/08 12:22:26     41s] (I)       #Fully used tracks    1    1    1 
[05/08 12:22:26     41s] [NR-eGR] ========================================
[05/08 12:22:26     41s] [NR-eGR] 
[05/08 12:22:26     41s] (I)      =============== Blocked Tracks ===============
[05/08 12:22:26     41s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:26     41s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/08 12:22:26     41s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:26     41s] (I)      |     1 |       0 |        0 |         0.00% |
[05/08 12:22:26     41s] (I)      |     2 |  223300 |    53840 |        24.11% |
[05/08 12:22:26     41s] (I)      |     3 |  236300 |    11324 |         4.79% |
[05/08 12:22:26     41s] (I)      |     4 |  223300 |    57500 |        25.75% |
[05/08 12:22:26     41s] (I)      +-------+---------+----------+---------------+
[05/08 12:22:26     41s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2238.31 MB )
[05/08 12:22:26     41s] (I)      Reset routing kernel
[05/08 12:22:26     41s] (I)      Started Global Routing ( Curr Mem: 2238.31 MB )
[05/08 12:22:26     41s] (I)      totalPins=7918  totalGlobalPin=7698 (97.22%)
[05/08 12:22:26     41s] (I)      total 2D Cap : 633104 = (224976 H, 408128 V)
[05/08 12:22:26     41s] [NR-eGR] Layer group 1: route 2563 net(s) in layer range [2, 4]
[05/08 12:22:26     41s] (I)      
[05/08 12:22:26     41s] (I)      ============  Phase 1a Route ============
[05/08 12:22:26     41s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 12:22:26     41s] (I)      Usage: 54160 = (38272 H, 15888 V) = (17.01% H, 3.89% V) = (6.545e+04um H, 2.717e+04um V)
[05/08 12:22:26     41s] (I)      
[05/08 12:22:26     41s] (I)      ============  Phase 1b Route ============
[05/08 12:22:26     41s] (I)      Usage: 54183 = (38274 H, 15909 V) = (17.01% H, 3.90% V) = (6.545e+04um H, 2.720e+04um V)
[05/08 12:22:26     41s] (I)      Overflow of layer group 1: 0.03% H + 0.35% V. EstWL: 9.265293e+04um
[05/08 12:22:26     41s] (I)      Congestion metric : 0.03%H 0.35%V, 0.38%HV
[05/08 12:22:26     41s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/08 12:22:26     41s] (I)      
[05/08 12:22:26     41s] (I)      ============  Phase 1c Route ============
[05/08 12:22:26     41s] (I)      Level2 Grid: 34 x 31
[05/08 12:22:26     41s] (I)      Usage: 54195 = (38286 H, 15909 V) = (17.02% H, 3.90% V) = (6.547e+04um H, 2.720e+04um V)
[05/08 12:22:26     41s] (I)      
[05/08 12:22:26     41s] (I)      ============  Phase 1d Route ============
[05/08 12:22:26     41s] (I)      Usage: 54219 = (38289 H, 15930 V) = (17.02% H, 3.90% V) = (6.547e+04um H, 2.724e+04um V)
[05/08 12:22:26     41s] (I)      
[05/08 12:22:26     41s] (I)      ============  Phase 1e Route ============
[05/08 12:22:26     41s] (I)      Usage: 54219 = (38289 H, 15930 V) = (17.02% H, 3.90% V) = (6.547e+04um H, 2.724e+04um V)
[05/08 12:22:26     41s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.01% V. EstWL: 9.271449e+04um
[05/08 12:22:26     41s] (I)      
[05/08 12:22:26     41s] (I)      ============  Phase 1l Route ============
[05/08 12:22:26     41s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/08 12:22:26     41s] (I)      Layer  2:     207502     12779         6         752      221633    ( 0.34%) 
[05/08 12:22:26     41s] (I)      Layer  3:     226262     38185         6           0      234234    ( 0.00%) 
[05/08 12:22:26     41s] (I)      Layer  4:     203659      5768         0        4386      217999    ( 1.97%) 
[05/08 12:22:26     41s] (I)      Total:        637423     56732        12        5138      673866    ( 0.76%) 
[05/08 12:22:26     41s] (I)      
[05/08 12:22:26     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 12:22:26     41s] [NR-eGR]                        OverCon            
[05/08 12:22:26     41s] [NR-eGR]                         #Gcell     %Gcell
[05/08 12:22:26     41s] [NR-eGR]        Layer               (1)    OverCon
[05/08 12:22:26     41s] [NR-eGR] ----------------------------------------------
[05/08 12:22:26     41s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:26     41s] [NR-eGR]  Metal2 ( 2)         6( 0.02%)   ( 0.02%) 
[05/08 12:22:26     41s] [NR-eGR]  Metal3 ( 3)         6( 0.02%)   ( 0.02%) 
[05/08 12:22:26     41s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/08 12:22:26     41s] [NR-eGR] ----------------------------------------------
[05/08 12:22:26     41s] [NR-eGR]        Total        12( 0.02%)   ( 0.02%) 
[05/08 12:22:26     41s] [NR-eGR] 
[05/08 12:22:26     41s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2246.31 MB )
[05/08 12:22:26     41s] (I)      total 2D Cap : 641147 = (228122 H, 413025 V)
[05/08 12:22:26     41s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.01% V
[05/08 12:22:26     41s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2246.31 MB )
[05/08 12:22:26     41s] (I)      ======================================= Runtime Summary =======================================
[05/08 12:22:26     41s] (I)       Step                                              %      Start     Finish      Real       CPU 
[05/08 12:22:26     41s] (I)      -----------------------------------------------------------------------------------------------
[05/08 12:22:26     41s] (I)       Early Global Route kernel                   100.00%  21.11 sec  21.15 sec  0.04 sec  0.04 sec 
[05/08 12:22:26     41s] (I)       +-Import and model                           27.65%  21.11 sec  21.12 sec  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)       | +-Create place DB                           7.70%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | +-Import place data                       7.61%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Read instances and placement          2.78%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Read nets                             4.64%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | +-Create route DB                          16.04%  21.11 sec  21.12 sec  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)       | | +-Import route data (1T)                 15.67%  21.11 sec  21.12 sec  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.28%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Read routing blockages              0.00%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Read instance blockages             0.47%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Read PG blockages                   0.13%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Read clock blockages                0.02%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Read other blockages                0.02%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Read halo blockages                 0.03%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Read boundary cut boxes             0.00%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Read blackboxes                       0.01%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Read prerouted                        1.18%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Read unlegalized nets                 0.17%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Read nets                             1.02%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Set up via pillars                    0.03%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Initialize 3D grid graph              0.13%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Model blockage capacity               8.44%  21.11 sec  21.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Initialize 3D capacity              7.93%  21.11 sec  21.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | +-Read aux data                             0.00%  21.12 sec  21.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | +-Others data preparation                   0.27%  21.12 sec  21.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | +-Create route kernel                       2.98%  21.12 sec  21.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       +-Global Routing                             63.65%  21.12 sec  21.15 sec  0.03 sec  0.03 sec 
[05/08 12:22:26     41s] (I)       | +-Initialization                            1.48%  21.12 sec  21.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | +-Net group 1                              58.86%  21.12 sec  21.15 sec  0.02 sec  0.02 sec 
[05/08 12:22:26     41s] (I)       | | +-Generate topology                       3.33%  21.12 sec  21.12 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | +-Phase 1a                               11.43%  21.12 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Pattern routing (1T)                  8.68%  21.12 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.19%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Add via demand to 2D                  1.19%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | +-Phase 1b                                4.91%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Monotonic routing (1T)                4.63%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | +-Phase 1c                                2.70%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Two level Routing                     2.58%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Two Level Routing (Regular)         1.75%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Two Level Routing (Strong)          0.38%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | +-Phase 1d                                5.73%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Detoured routing (1T)                 5.56%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | +-Phase 1e                                0.84%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | +-Route legalization                    0.61%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | | | +-Legalize Blockage Violations        0.52%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | | +-Phase 1l                               26.48%  21.13 sec  21.15 sec  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)       | | | +-Layer assignment (1T)                24.90%  21.14 sec  21.15 sec  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)       | +-Clean cong LA                             0.00%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       +-Export 3D cong map                          3.32%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)       | +-Export 2D cong map                        0.71%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)      ======================= Summary by functions ========================
[05/08 12:22:26     41s] (I)       Lv  Step                                      %      Real       CPU 
[05/08 12:22:26     41s] (I)      ---------------------------------------------------------------------
[05/08 12:22:26     41s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[05/08 12:22:26     41s] (I)        1  Global Routing                       63.65%  0.03 sec  0.03 sec 
[05/08 12:22:26     41s] (I)        1  Import and model                     27.65%  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)        1  Export 3D cong map                    3.32%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        2  Net group 1                          58.86%  0.02 sec  0.02 sec 
[05/08 12:22:26     41s] (I)        2  Create route DB                      16.04%  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)        2  Create place DB                       7.70%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        2  Create route kernel                   2.98%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        2  Initialization                        1.48%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        2  Export 2D cong map                    0.71%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        2  Others data preparation               0.27%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        3  Phase 1l                             26.48%  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)        3  Import route data (1T)               15.67%  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)        3  Phase 1a                             11.43%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        3  Import place data                     7.61%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        3  Phase 1d                              5.73%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        3  Phase 1b                              4.91%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        3  Generate topology                     3.33%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        3  Phase 1c                              2.70%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        3  Phase 1e                              0.84%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Layer assignment (1T)                24.90%  0.01 sec  0.01 sec 
[05/08 12:22:26     41s] (I)        4  Pattern routing (1T)                  8.68%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Model blockage capacity               8.44%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Read nets                             5.66%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Detoured routing (1T)                 5.56%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Monotonic routing (1T)                4.63%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Read instances and placement          2.78%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Two level Routing                     2.58%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Read blockages ( Layer 2-4 )          1.28%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Pattern Routing Avoiding Blockages    1.19%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Add via demand to 2D                  1.19%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Read prerouted                        1.18%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Route legalization                    0.61%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Read unlegalized nets                 0.17%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Initialize 3D grid graph              0.13%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Initialize 3D capacity                7.93%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Two Level Routing (Regular)           1.75%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Legalize Blockage Violations          0.52%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Read instance blockages               0.47%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Two Level Routing (Strong)            0.38%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Read PG blockages                     0.13%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/08 12:22:26     41s] OPERPROF: Starting HotSpotCal at level 1, MEM:2246.3M, EPOCH TIME: 1746699746.250491
[05/08 12:22:26     41s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:26     41s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 12:22:26     41s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:26     41s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 12:22:26     41s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:26     41s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 12:22:26     41s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 12:22:26     41s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2262.3M, EPOCH TIME: 1746699746.251761
[05/08 12:22:26     41s] [hotspot] Hotspot report including placement blocked areas
[05/08 12:22:26     41s] OPERPROF: Starting HotSpotCal at level 1, MEM:2262.3M, EPOCH TIME: 1746699746.251866
[05/08 12:22:26     41s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:26     41s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 12:22:26     41s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:26     41s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 12:22:26     41s] [hotspot] +------------+---------------+---------------+
[05/08 12:22:26     41s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 12:22:26     41s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 12:22:26     41s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2262.3M, EPOCH TIME: 1746699746.252721
[05/08 12:22:26     41s] Reported timing to dir ./timingReports
[05/08 12:22:26     41s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1928.0M, totSessionCpu=0:00:41 **
[05/08 12:22:26     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2218.3M, EPOCH TIME: 1746699746.261749
[05/08 12:22:26     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:26     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:26     41s] 
[05/08 12:22:26     41s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:26     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:2218.3M, EPOCH TIME: 1746699746.298666
[05/08 12:22:26     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:26     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.030  |  0.074  |   N/A   |  0.030  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.5M, EPOCH TIME: 1746699747.531370
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:27     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.038, MEM:2219.5M, EPOCH TIME: 1746699747.569791
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] Density: 9.763%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------------

[05/08 12:22:27     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.5M, EPOCH TIME: 1746699747.576203
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:27     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:2219.5M, EPOCH TIME: 1746699747.613075
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1928.9M, totSessionCpu=0:00:41 **
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s] TimeStamp Deleting Cell Server Begin ...
[05/08 12:22:27     41s] Deleting Lib Analyzer.
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s] TimeStamp Deleting Cell Server End ...
[05/08 12:22:27     41s] *** Finished optDesign ***
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.1 real=0:00:20.4)
[05/08 12:22:27     41s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[05/08 12:22:27     41s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.6)
[05/08 12:22:27     41s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.5 real=0:00:02.5)
[05/08 12:22:27     41s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[05/08 12:22:27     41s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[05/08 12:22:27     41s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[05/08 12:22:27     41s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 12:22:27     41s] clean pInstBBox. size 0
[05/08 12:22:27     41s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/08 12:22:27     41s] All LLGs are deleted
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2213.5M, EPOCH TIME: 1746699747.668499
[05/08 12:22:27     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2213.5M, EPOCH TIME: 1746699747.668569
[05/08 12:22:27     41s] Disable CTE adjustment.
[05/08 12:22:27     41s] Info: pop threads available for lower-level modules during optimization.
[05/08 12:22:27     41s] #optDebug: fT-D <X 1 0 0 0>
[05/08 12:22:27     41s] VSMManager cleared!
[05/08 12:22:27     41s] **place_opt_design ... cpu = 0:00:26, real = 0:00:28, mem = 2173.5M **
[05/08 12:22:27     41s] *** Finished GigaPlace ***
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s] *** Summary of all messages that are not suppressed in this session:
[05/08 12:22:27     41s] Severity  ID               Count  Summary                                  
[05/08 12:22:27     41s] WARNING   IMPESI-3311      31298  Pin %s of Cell %s for timing library %s ...
[05/08 12:22:27     41s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/08 12:22:27     41s] WARNING   IMPOPT-7098        132  WARNING: %s is an undriven net with %d f...
[05/08 12:22:27     41s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/08 12:22:27     41s] *** Message Summary: 31433 warning(s), 0 error(s)
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s] *** place_opt_design #1 [finish] : cpu/real = 0:00:25.8/0:00:28.4 (0.9), totSession cpu/real = 0:00:41.5/0:00:45.4 (0.9), mem = 2173.5M
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s] =============================================================================================
[05/08 12:22:27     41s]  Final TAT Report : place_opt_design #1                                         21.17-s075_1
[05/08 12:22:27     41s] =============================================================================================
[05/08 12:22:27     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:27     41s] ---------------------------------------------------------------------------------------------
[05/08 12:22:27     41s] [ InitOpt                ]      1   0:00:01.1  (   3.8 % )     0:00:02.2 /  0:00:02.2    1.0
[05/08 12:22:27     41s] [ WnsOpt                 ]      1   0:00:02.5  (   8.9 % )     0:00:03.0 /  0:00:03.0    1.0
[05/08 12:22:27     41s] [ GlobalOpt              ]      1   0:00:01.6  (   5.5 % )     0:00:01.6 /  0:00:01.5    1.0
[05/08 12:22:27     41s] [ DrvOpt                 ]      4   0:00:02.9  (  10.2 % )     0:00:03.1 /  0:00:03.0    1.0
[05/08 12:22:27     41s] [ SimplifyNetlist        ]      1   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/08 12:22:27     41s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:27     41s] [ AreaOpt                ]      3   0:00:02.5  (   8.8 % )     0:00:02.6 /  0:00:02.6    1.0
[05/08 12:22:27     41s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/08 12:22:27     41s] [ OptSummaryReport       ]      3   0:00:00.3  (   1.2 % )     0:00:02.5 /  0:00:01.5    0.6
[05/08 12:22:27     41s] [ DrvReport              ]      3   0:00:01.1  (   3.7 % )     0:00:01.1 /  0:00:00.1    0.1
[05/08 12:22:27     41s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 12:22:27     41s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/08 12:22:27     41s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:27     41s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:27     41s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 12:22:27     41s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 12:22:27     41s] [ GlobalPlace            ]      1   0:00:09.5  (  33.6 % )     0:00:09.6 /  0:00:08.3    0.9
[05/08 12:22:27     41s] [ IncrReplace            ]      1   0:00:02.5  (   8.9 % )     0:00:02.9 /  0:00:02.8    1.0
[05/08 12:22:27     41s] [ RefinePlace            ]      4   0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/08 12:22:27     41s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 12:22:27     41s] [ ExtractRC              ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[05/08 12:22:27     41s] [ TimingUpdate           ]     35   0:00:00.5  (   1.9 % )     0:00:01.5 /  0:00:01.4    1.0
[05/08 12:22:27     41s] [ FullDelayCalc          ]      3   0:00:01.2  (   4.2 % )     0:00:01.2 /  0:00:01.1    1.0
[05/08 12:22:27     41s] [ TimingReport           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 12:22:27     41s] [ GenerateReports        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[05/08 12:22:27     41s] [ MISC                   ]          0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/08 12:22:27     41s] ---------------------------------------------------------------------------------------------
[05/08 12:22:27     41s]  place_opt_design #1 TOTAL          0:00:28.4  ( 100.0 % )     0:00:28.4 /  0:00:25.8    0.9
[05/08 12:22:27     41s] ---------------------------------------------------------------------------------------------
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s] <CMD> getTieHiLoMode
[05/08 12:22:27     41s] -cell {}                                # string, default=""
[05/08 12:22:27     41s] -createHierPort false                   # bool, default=false
[05/08 12:22:27     41s] -honorDontTouch false                   # bool, default=false
[05/08 12:22:27     41s] -honorDontUse false                     # bool, default=false
[05/08 12:22:27     41s] -maxDistance 0                          # float, default=0
[05/08 12:22:27     41s] -maxFanout 0                            # int, default=0
[05/08 12:22:27     41s] -modulePrevention false                 # bool, default=false
[05/08 12:22:27     41s] -prefix {}                              # string, default=""
[05/08 12:22:27     41s] -reportHierPort false                   # bool, default=false
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s] <CMD> addTieHiLo -cell {TIEHI TIELO} -powerDomain TOP
[05/08 12:22:27     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2173.5M, EPOCH TIME: 1746699747.681192
[05/08 12:22:27     41s] Processing tracks to init pin-track alignment.
[05/08 12:22:27     41s] z: 2, totalTracks: 1
[05/08 12:22:27     41s] z: 4, totalTracks: 1
[05/08 12:22:27     41s] z: 6, totalTracks: 1
[05/08 12:22:27     41s] z: 8, totalTracks: 1
[05/08 12:22:27     41s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 12:22:27     41s] All LLGs are deleted
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2173.5M, EPOCH TIME: 1746699747.685158
[05/08 12:22:27     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2173.5M, EPOCH TIME: 1746699747.685293
[05/08 12:22:27     41s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 12:22:27     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2173.5M, EPOCH TIME: 1746699747.685715
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2173.5M, EPOCH TIME: 1746699747.687953
[05/08 12:22:27     41s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:27     41s] Core basic site is CoreSite
[05/08 12:22:27     41s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2173.5M, EPOCH TIME: 1746699747.721384
[05/08 12:22:27     41s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:27     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:27     41s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2173.5M, EPOCH TIME: 1746699747.722297
[05/08 12:22:27     41s] Fast DP-INIT is on for default
[05/08 12:22:27     41s] PD TOP has 0 placeable physical insts.
[05/08 12:22:27     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 12:22:27     41s] Atter site array init, number of instance map data is 0.
[05/08 12:22:27     41s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.036, MEM:2173.5M, EPOCH TIME: 1746699747.723683
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s]  Skipping Bad Lib Cell Checking (CMU) !
[05/08 12:22:27     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.039, MEM:2173.5M, EPOCH TIME: 1746699747.724294
[05/08 12:22:27     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2173.5M, EPOCH TIME: 1746699747.724319
[05/08 12:22:27     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2173.5M, EPOCH TIME: 1746699747.724541
[05/08 12:22:27     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2173.5MB).
[05/08 12:22:27     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.044, MEM:2173.5M, EPOCH TIME: 1746699747.725491
[05/08 12:22:27     41s] Options: No distance constraint, No Fan-out constraint.
[05/08 12:22:27     41s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2173.5M, EPOCH TIME: 1746699747.725549
[05/08 12:22:27     41s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2173.5M, EPOCH TIME: 1746699747.725589
[05/08 12:22:27     41s] INFO: Total Number of Tie Cells (TIEHI) placed: 0 for power domain TOP
[05/08 12:22:27     41s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2173.5M, EPOCH TIME: 1746699747.727479
[05/08 12:22:27     41s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2173.5M, EPOCH TIME: 1746699747.727523
[05/08 12:22:27     41s] INFO: Total Number of Tie Cells (TIELO) placed: 0 for power domain TOP
[05/08 12:22:27     41s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2173.5M, EPOCH TIME: 1746699747.728443
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2227).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] All LLGs are deleted
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2173.5M, EPOCH TIME: 1746699747.731284
[05/08 12:22:27     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2173.5M, EPOCH TIME: 1746699747.731371
[05/08 12:22:27     41s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2173.5M, EPOCH TIME: 1746699747.732796
[05/08 12:22:27     41s] <CMD> timeDesign -preCTS -outDir timingReports/place -prefix place
[05/08 12:22:27     41s] #optDebug: fT-S <1 1 0 0 0>
[05/08 12:22:27     41s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:41.6/0:00:45.5 (0.9), mem = 2173.5M
[05/08 12:22:27     41s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2173.5M, EPOCH TIME: 1746699747.747543
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] All LLGs are deleted
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2173.5M, EPOCH TIME: 1746699747.747586
[05/08 12:22:27     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2173.5M, EPOCH TIME: 1746699747.747605
[05/08 12:22:27     41s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2173.5M, EPOCH TIME: 1746699747.747636
[05/08 12:22:27     41s] Start to check current routing status for nets...
[05/08 12:22:27     41s] All nets are already routed correctly.
[05/08 12:22:27     41s] End to check current routing status for nets (mem=2173.5M)
[05/08 12:22:27     41s] Effort level <high> specified for reg2reg path_group
[05/08 12:22:27     41s] Effort level <high> specified for reg2cgate path_group
[05/08 12:22:27     41s] All LLGs are deleted
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2175.5M, EPOCH TIME: 1746699747.796916
[05/08 12:22:27     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2175.5M, EPOCH TIME: 1746699747.797053
[05/08 12:22:27     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2175.5M, EPOCH TIME: 1746699747.797495
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2175.5M, EPOCH TIME: 1746699747.799720
[05/08 12:22:27     41s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:27     41s] Core basic site is CoreSite
[05/08 12:22:27     41s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2175.5M, EPOCH TIME: 1746699747.833291
[05/08 12:22:27     41s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:27     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:27     41s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2175.5M, EPOCH TIME: 1746699747.834358
[05/08 12:22:27     41s] Fast DP-INIT is on for default
[05/08 12:22:27     41s] Atter site array init, number of instance map data is 0.
[05/08 12:22:27     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.036, REAL:0.036, MEM:2175.5M, EPOCH TIME: 1746699747.835890
[05/08 12:22:27     41s] 
[05/08 12:22:27     41s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:27     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.039, REAL:0.039, MEM:2175.5M, EPOCH TIME: 1746699747.836492
[05/08 12:22:27     41s] All LLGs are deleted
[05/08 12:22:27     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:27     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2175.5M, EPOCH TIME: 1746699747.837783
[05/08 12:22:27     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2175.5M, EPOCH TIME: 1746699747.837862
[05/08 12:22:29     41s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.030  |  0.074  |   N/A   |  0.030  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 12:22:29     41s] All LLGs are deleted
[05/08 12:22:29     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2181.7M, EPOCH TIME: 1746699749.086324
[05/08 12:22:29     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2181.7M, EPOCH TIME: 1746699749.086505
[05/08 12:22:29     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.7M, EPOCH TIME: 1746699749.087075
[05/08 12:22:29     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2181.7M, EPOCH TIME: 1746699749.089478
[05/08 12:22:29     41s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:29     41s] Core basic site is CoreSite
[05/08 12:22:29     42s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2181.7M, EPOCH TIME: 1746699749.123117
[05/08 12:22:29     42s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:29     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:29     42s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2181.7M, EPOCH TIME: 1746699749.124163
[05/08 12:22:29     42s] Fast DP-INIT is on for default
[05/08 12:22:29     42s] Atter site array init, number of instance map data is 0.
[05/08 12:22:29     42s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.036, REAL:0.036, MEM:2181.7M, EPOCH TIME: 1746699749.125647
[05/08 12:22:29     42s] 
[05/08 12:22:29     42s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:29     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.039, REAL:0.039, MEM:2181.7M, EPOCH TIME: 1746699749.126273
[05/08 12:22:29     42s] All LLGs are deleted
[05/08 12:22:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2181.7M, EPOCH TIME: 1746699749.127533
[05/08 12:22:29     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2181.7M, EPOCH TIME: 1746699749.127612
[05/08 12:22:29     42s] Density: 9.763%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------------

[05/08 12:22:29     42s] All LLGs are deleted
[05/08 12:22:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2181.7M, EPOCH TIME: 1746699749.132423
[05/08 12:22:29     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2181.7M, EPOCH TIME: 1746699749.132531
[05/08 12:22:29     42s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.7M, EPOCH TIME: 1746699749.132970
[05/08 12:22:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     42s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2181.7M, EPOCH TIME: 1746699749.135118
[05/08 12:22:29     42s] Max number of tech site patterns supported in site array is 256.
[05/08 12:22:29     42s] Core basic site is CoreSite
[05/08 12:22:29     42s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2181.7M, EPOCH TIME: 1746699749.168672
[05/08 12:22:29     42s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 12:22:29     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 12:22:29     42s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2181.7M, EPOCH TIME: 1746699749.169600
[05/08 12:22:29     42s] Fast DP-INIT is on for default
[05/08 12:22:29     42s] Atter site array init, number of instance map data is 0.
[05/08 12:22:29     42s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.036, REAL:0.036, MEM:2181.7M, EPOCH TIME: 1746699749.170958
[05/08 12:22:29     42s] 
[05/08 12:22:29     42s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 12:22:29     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.039, MEM:2181.7M, EPOCH TIME: 1746699749.171516
[05/08 12:22:29     42s] All LLGs are deleted
[05/08 12:22:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 12:22:29     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2181.7M, EPOCH TIME: 1746699749.172653
[05/08 12:22:29     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2181.7M, EPOCH TIME: 1746699749.172730
[05/08 12:22:29     42s] Reported timing to dir timingReports/place
[05/08 12:22:29     42s] Total CPU time: 0.53 sec
[05/08 12:22:29     42s] Total Real time: 2.0 sec
[05/08 12:22:29     42s] Total Memory Usage: 2173.65625 Mbytes
[05/08 12:22:29     42s] Info: pop threads available for lower-level modules during optimization.
[05/08 12:22:29     42s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:01.5 (0.4), totSession cpu/real = 0:00:42.1/0:00:46.9 (0.9), mem = 2173.7M
[05/08 12:22:29     42s] 
[05/08 12:22:29     42s] =============================================================================================
[05/08 12:22:29     42s]  Final TAT Report : timeDesign #1                                               21.17-s075_1
[05/08 12:22:29     42s] =============================================================================================
[05/08 12:22:29     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 12:22:29     42s] ---------------------------------------------------------------------------------------------
[05/08 12:22:29     42s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 12:22:29     42s] [ OptSummaryReport       ]      1   0:00:00.1  (  10.1 % )     0:00:01.4 /  0:00:00.5    0.3
[05/08 12:22:29     42s] [ DrvReport              ]      1   0:00:01.0  (  66.7 % )     0:00:01.0 /  0:00:00.1    0.1
[05/08 12:22:29     42s] [ TimingUpdate           ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:29     42s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[05/08 12:22:29     42s] [ GenerateReports        ]      1   0:00:00.2  (  13.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/08 12:22:29     42s] [ MISC                   ]          0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 12:22:29     42s] ---------------------------------------------------------------------------------------------
[05/08 12:22:29     42s]  timeDesign #1 TOTAL                0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:00.5    0.4
[05/08 12:22:29     42s] ---------------------------------------------------------------------------------------------
[05/08 12:22:29     42s] 
[05/08 12:22:29     42s] <CMD> all_constraint_modes 
[05/08 12:22:29     42s] <CMD> get_constraint_mode  $mode -sdc_files 
[05/08 12:22:29     42s] <CMD> update_constraint_mode -name 0100_mode -sdc "/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/alu.sdc"
[05/08 12:22:29     42s] Reading timing constraints file '/users/students/r0926826/kuleuven/6/DDIC/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/alu.sdc' ...
[05/08 12:22:29     42s] Current (total cpu=0:00:42.3, real=0:00:48.0, peak res=1982.2M, current mem=1797.2M)
[05/08 12:22:29     42s] INFO (CTE): Constraints read successfully.
[05/08 12:22:29     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1808.4M, current mem=1808.4M)
[05/08 12:22:29     42s] Current (total cpu=0:00:42.3, real=0:00:48.0, peak res=1982.2M, current mem=1808.4M)
[05/08 12:22:29     42s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/08 12:22:29     42s] Current (total cpu=0:00:42.3, real=0:00:48.0, peak res=1982.2M, current mem=1808.4M)
[05/08 12:22:29     42s] INFO (CTE): Constraints read successfully.
[05/08 12:22:29     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1810.3M, current mem=1810.3M)
[05/08 12:22:29     42s] Current (total cpu=0:00:42.4, real=0:00:48.0, peak res=1982.2M, current mem=1810.3M)
[05/08 12:22:29     42s] Current (total cpu=0:00:42.4, real=0:00:48.0, peak res=1982.2M, current mem=1810.3M)
[05/08 12:22:29     42s] INFO (CTE): Constraints read successfully.
[05/08 12:22:29     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.2M, current mem=1812.2M)
[05/08 12:22:29     42s] Current (total cpu=0:00:42.4, real=0:00:48.0, peak res=1982.2M, current mem=1812.2M)
[05/08 12:22:29     42s] <CMD> saveDesign ../DesignDataOut/place.enc
[05/08 12:22:29     42s] #% Begin save design ... (date=05/08 12:22:29, mem=1815.2M)
[05/08 12:22:29     42s] % Begin Save ccopt configuration ... (date=05/08 12:22:29, mem=1815.2M)
[05/08 12:22:29     42s] % End Save ccopt configuration ... (date=05/08 12:22:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1816.9M, current mem=1816.9M)
[05/08 12:22:29     42s] % Begin Save netlist data ... (date=05/08 12:22:29, mem=1816.9M)
[05/08 12:22:29     42s] Writing Binary DB to ../DesignDataOut/place.enc.dat.tmp/sparc_exu_alu.v.bin in single-threaded mode...
[05/08 12:22:29     42s] % End Save netlist data ... (date=05/08 12:22:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1817.0M, current mem=1817.0M)
[05/08 12:22:29     42s] Saving symbol-table file ...
[05/08 12:22:29     42s] Saving congestion map file ../DesignDataOut/place.enc.dat.tmp/sparc_exu_alu.route.congmap.gz ...
[05/08 12:22:29     42s] % Begin Save AAE data ... (date=05/08 12:22:29, mem=1817.5M)
[05/08 12:22:29     42s] Saving AAE Data ...
[05/08 12:22:29     42s] % End Save AAE data ... (date=05/08 12:22:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1817.6M, current mem=1817.6M)
[05/08 12:22:29     42s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[05/08 12:22:29     42s] Type 'man IMPCTE-104' for more detail.
[05/08 12:22:29     42s] Saving preference file ../DesignDataOut/place.enc.dat.tmp/gui.pref.tcl ...
[05/08 12:22:29     42s] Saving mode setting ...
[05/08 12:22:29     42s] Saving global file ...
[05/08 12:22:30     42s] % Begin Save floorplan data ... (date=05/08 12:22:30, mem=1824.1M)
[05/08 12:22:30     42s] Saving floorplan file ...
[05/08 12:22:30     42s] Convert 0 swires and 0 svias from compressed groups
[05/08 12:22:30     42s] % End Save floorplan data ... (date=05/08 12:22:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1824.9M, current mem=1824.9M)
[05/08 12:22:30     42s] Saving PG file ../DesignDataOut/place.enc.dat.tmp/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Thu May  8 12:22:30 2025)
[05/08 12:22:30     42s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2137.4M) ***
[05/08 12:22:30     42s] Saving Drc markers ...
[05/08 12:22:30     42s] ... No Drc file written since there is no markers found.
[05/08 12:22:30     42s] % Begin Save placement data ... (date=05/08 12:22:30, mem=1825.1M)
[05/08 12:22:30     42s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 12:22:30     42s] Save Adaptive View Pruning View Names to Binary file
[05/08 12:22:30     42s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2140.4M) ***
[05/08 12:22:30     42s] % End Save placement data ... (date=05/08 12:22:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1825.2M, current mem=1825.2M)
[05/08 12:22:30     42s] % Begin Save routing data ... (date=05/08 12:22:30, mem=1825.2M)
[05/08 12:22:30     42s] Saving route file ...
[05/08 12:22:30     42s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2137.4M) ***
[05/08 12:22:30     42s] % End Save routing data ... (date=05/08 12:22:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1825.4M, current mem=1825.4M)
[05/08 12:22:30     42s] Saving property file ../DesignDataOut/place.enc.dat.tmp/sparc_exu_alu.prop
[05/08 12:22:30     42s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2140.4M) ***
[05/08 12:22:30     42s] Saving rc congestion map ../DesignDataOut/place.enc.dat.tmp/sparc_exu_alu.congmap.gz ...
[05/08 12:22:30     42s] Saving preRoute extracted patterns in file '../DesignDataOut/place.enc.dat.tmp/sparc_exu_alu.techData.gz' ...
[05/08 12:22:30     42s] Saving preRoute extraction data in directory '../DesignDataOut/place.enc.dat.tmp/extraction/' ...
[05/08 12:22:30     42s] Checksum of RCGrid density data::132
[05/08 12:22:30     42s] Saving CPF database ...
[05/08 12:22:30     42s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/08 12:22:30     42s] % Begin Save power constraints data ... (date=05/08 12:22:30, mem=1827.1M)
[05/08 12:22:30     42s] % End Save power constraints data ... (date=05/08 12:22:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.3M, current mem=1827.3M)
[05/08 12:22:31     42s] Generated self-contained design place.enc.dat.tmp
[05/08 12:22:31     42s] #% End save design ... (date=05/08 12:22:31, total cpu=0:00:00.5, real=0:00:02.0, peak res=1827.3M, current mem=1827.1M)
[05/08 12:22:31     42s] 
[05/08 12:22:31     42s] *** Summary of all messages that are not suppressed in this session:
[05/08 12:22:31     42s] Severity  ID               Count  Summary                                  
[05/08 12:22:31     42s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[05/08 12:22:31     42s] *** Message Summary: 1 warning(s), 0 error(s)
[05/08 12:22:31     42s] 
[05/08 12:22:31     42s] <CMD> saveDesign ../DesignDataIn/dbs/place.enc
[05/08 12:22:31     42s] #% Begin save design ... (date=05/08 12:22:31, mem=1827.1M)
[05/08 12:22:31     43s] % Begin Save ccopt configuration ... (date=05/08 12:22:31, mem=1827.1M)
[05/08 12:22:31     43s] % End Save ccopt configuration ... (date=05/08 12:22:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.1M, current mem=1827.1M)
[05/08 12:22:31     43s] % Begin Save netlist data ... (date=05/08 12:22:31, mem=1827.1M)
[05/08 12:22:31     43s] Writing Binary DB to ../DesignDataIn/dbs/place.enc.dat.tmp/sparc_exu_alu.v.bin in single-threaded mode...
[05/08 12:22:31     43s] % End Save netlist data ... (date=05/08 12:22:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.2M, current mem=1827.2M)
[05/08 12:22:31     43s] Saving symbol-table file ...
[05/08 12:22:31     43s] Saving congestion map file ../DesignDataIn/dbs/place.enc.dat.tmp/sparc_exu_alu.route.congmap.gz ...
[05/08 12:22:31     43s] % Begin Save AAE data ... (date=05/08 12:22:31, mem=1827.2M)
[05/08 12:22:31     43s] Saving AAE Data ...
[05/08 12:22:31     43s] % End Save AAE data ... (date=05/08 12:22:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.2M, current mem=1827.2M)
[05/08 12:22:31     43s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[05/08 12:22:31     43s] Type 'man IMPCTE-104' for more detail.
[05/08 12:22:31     43s] Saving preference file ../DesignDataIn/dbs/place.enc.dat.tmp/gui.pref.tcl ...
[05/08 12:22:31     43s] Saving mode setting ...
[05/08 12:22:31     43s] Saving global file ...
[05/08 12:22:32     43s] % Begin Save floorplan data ... (date=05/08 12:22:32, mem=1827.1M)
[05/08 12:22:32     43s] Saving floorplan file ...
[05/08 12:22:32     43s] Convert 0 swires and 0 svias from compressed groups
[05/08 12:22:32     43s] % End Save floorplan data ... (date=05/08 12:22:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.2M, current mem=1827.2M)
[05/08 12:22:32     43s] Saving PG file ../DesignDataIn/dbs/place.enc.dat.tmp/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Thu May  8 12:22:32 2025)
[05/08 12:22:32     43s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2182.3M) ***
[05/08 12:22:32     43s] Saving Drc markers ...
[05/08 12:22:32     43s] ... No Drc file written since there is no markers found.
[05/08 12:22:32     43s] % Begin Save placement data ... (date=05/08 12:22:32, mem=1827.2M)
[05/08 12:22:32     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 12:22:32     43s] Save Adaptive View Pruning View Names to Binary file
[05/08 12:22:32     43s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2185.3M) ***
[05/08 12:22:32     43s] % End Save placement data ... (date=05/08 12:22:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.2M, current mem=1827.2M)
[05/08 12:22:32     43s] % Begin Save routing data ... (date=05/08 12:22:32, mem=1827.2M)
[05/08 12:22:32     43s] Saving route file ...
[05/08 12:22:32     43s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2182.3M) ***
[05/08 12:22:32     43s] % End Save routing data ... (date=05/08 12:22:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.2M, current mem=1827.2M)
[05/08 12:22:32     43s] Saving property file ../DesignDataIn/dbs/place.enc.dat.tmp/sparc_exu_alu.prop
[05/08 12:22:32     43s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2185.3M) ***
[05/08 12:22:32     43s] Saving rc congestion map ../DesignDataIn/dbs/place.enc.dat.tmp/sparc_exu_alu.congmap.gz ...
[05/08 12:22:32     43s] Saving preRoute extracted patterns in file '../DesignDataIn/dbs/place.enc.dat.tmp/sparc_exu_alu.techData.gz' ...
[05/08 12:22:32     43s] Saving preRoute extraction data in directory '../DesignDataIn/dbs/place.enc.dat.tmp/extraction/' ...
[05/08 12:22:32     43s] Checksum of RCGrid density data::132
[05/08 12:22:32     43s] Saving CPF database ...
[05/08 12:22:32     43s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/08 12:22:32     43s] % Begin Save power constraints data ... (date=05/08 12:22:32, mem=1827.3M)
[05/08 12:22:32     43s] % End Save power constraints data ... (date=05/08 12:22:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.3M, current mem=1827.3M)
[05/08 12:22:33     43s] Generated self-contained design place.enc.dat.tmp
[05/08 12:22:33     43s] #% End save design ... (date=05/08 12:22:33, total cpu=0:00:00.5, real=0:00:02.0, peak res=1827.9M, current mem=1827.9M)
[05/08 12:22:33     43s] 
[05/08 12:22:33     43s] *** Summary of all messages that are not suppressed in this session:
[05/08 12:22:33     43s] Severity  ID               Count  Summary                                  
[05/08 12:22:33     43s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[05/08 12:22:33     43s] *** Message Summary: 1 warning(s), 0 error(s)
[05/08 12:22:33     43s] 
[05/08 12:23:25     48s] <CMD> win
[05/08 12:23:30     48s] <CMD> fit
[05/08 12:23:32     49s] <CMD> fit
[05/08 12:23:36     49s] <CMD> zoomBox -107.29150 9.24650 373.56400 256.18000
[05/08 12:23:37     50s] <CMD> zoomBox -39.01750 60.99250 256.28800 212.64050
[05/08 12:23:37     50s] <CMD> zoomBox 16.76400 94.29150 170.91600 173.45300
[05/08 12:23:38     50s] <CMD> zoomBox 35.39350 105.16850 146.76850 162.36300
[05/08 12:23:38     50s] <CMD> zoomBox 67.63150 122.57800 109.63700 144.14900
[05/08 12:23:39     50s] <CMD> zoomBox 81.51500 129.76800 94.98150 136.68350
[05/08 12:23:40     50s] <CMD> zoomBox 82.50200 130.30350 93.94900 136.18200
[05/08 12:23:45     51s] <CMD> selectWire 83.0500 3.0200 85.3500 260.5100 6 VSS
[05/08 12:23:46     51s] <CMD> zoomBox 84.54050 131.61500 91.57100 135.22550
[05/08 12:23:46     51s] <CMD> zoomBox 85.02450 131.92950 91.00100 134.99850
[05/08 12:23:47     51s] <CMD> zoomBox 86.05700 132.61150 89.72800 134.49650
[05/08 12:23:48     52s] <CMD> pan -0.81650 46.62300
[05/08 12:23:49     52s] <CMD> zoomBox 83.25300 131.97350 90.28550 135.58500
[05/08 12:23:49     52s] <CMD> zoomBox 80.81350 130.78100 92.26450 136.66150
[05/08 12:23:50     52s] <CMD> pan -3.09850 52.65300
[05/08 12:23:51     52s] <CMD> zoomBox 76.58200 132.95600 90.05450 139.87450
[05/08 12:23:51     53s] <CMD> pan -5.84950 59.09600
[05/08 12:23:52     53s] <CMD> zoomBox 67.34400 134.57850 85.99150 144.15450
[05/08 12:23:52     53s] <CMD> zoomBox 71.66650 136.71300 81.40100 141.71200
[05/08 12:23:53     53s] <CMD> pan -4.13250 64.16250
[05/08 12:23:54     53s] <CMD> zoomBox 68.24150 136.27000 76.51600 140.51900
[05/08 12:23:54     53s] <CMD> zoomBox 69.22750 136.97000 75.20600 140.04000
[05/08 12:23:55     54s] <CMD> pan -3.41200 68.01600
[05/08 12:23:56     54s] <CMD> zoomBox 66.81900 137.96750 69.93950 139.57000
[05/08 12:23:56     54s] <CMD> zoomBox 67.12200 138.19700 69.37700 139.35500
[05/08 12:23:57     54s] <CMD> pan -0.84750 71.17400
[05/08 12:23:57     54s] <CMD> zoomBox 66.78000 138.51050 68.16550 139.22200
[05/08 12:23:58     54s] <CMD> zoomBox 65.79500 138.06700 68.91850 139.67100
[05/08 12:23:59     54s] <CMD> zoomBox 65.11150 137.76200 69.43450 139.98200
[05/08 12:24:00     55s] <CMD> deselectAll
[05/08 12:24:00     55s] <CMD> selectWire 64.6600 138.9450 69.9400 139.0250 3 FE_OFN69_n_218
[05/08 12:24:01     55s] <CMD> zoomBox 65.49500 137.92750 69.17000 139.81450
[05/08 12:24:01     55s] <CMD> zoomBox 65.82100 138.06750 68.94500 139.67200
[05/08 12:24:01     55s] <CMD> deselectAll
[05/08 12:24:01     55s] <CMD> selectWire 67.4600 138.9450 67.5400 139.9750 2 FE_OFN362_invert_e
[05/08 12:24:02     55s] <CMD> deselectAll
[05/08 12:24:02     55s] <CMD> selectInst g17211
[05/08 12:24:03     55s] <CMD> deselectAll
[05/08 12:24:03     55s] <CMD> selectInst g17211
[05/08 12:24:04     55s] <CMD> zoomBox 65.10650 137.69900 69.43150 139.92000
[05/08 12:24:04     55s] <CMD> zoomBox 64.12050 137.19800 70.10700 140.27200
[05/08 12:24:04     55s] <CMD> zoomBox 63.49600 136.88200 70.53900 140.49900
[05/08 12:24:27     58s] <CMD> setLayerPreference Metal3 -isVisible 0
[05/08 12:24:28     58s] <CMD> setLayerPreference Metal3 -isVisible 1
[05/08 12:24:34     59s] <CMD> zoomBox 65.23650 137.71400 68.91350 139.60200
[05/08 12:24:34     59s] <CMD> zoomBox 65.52150 137.85000 68.64700 139.45500
[05/08 12:24:35     59s] <CMD> zoomBox 66.15150 138.14600 68.07100 139.13150
[05/08 12:24:37     59s] <CMD> zoomBox 65.20650 137.70300 68.88300 139.59100
[05/08 12:24:40     60s] <CMD> zoomBox 64.46450 137.37950 69.55400 139.99300
[05/08 12:26:37     71s] <CMD> deselectAll
[05/08 12:26:37     71s] <CMD> selectInst g16950
[05/08 12:26:37     71s] <CMD> zoomBox 55.73550 135.03150 74.41350 144.62300
[05/08 12:26:38     71s] <CMD> zoomBox 34.92100 129.43100 84.44700 154.86400
[05/08 12:26:38     71s] <CMD> zoomBox 1.70400 121.49450 96.58250 170.21750
[05/08 12:26:38     71s] <CMD> zoomBox -42.03150 111.02650 112.46400 190.36450
[05/08 12:26:39     71s] <CMD> zoomBox -146.36250 85.89950 149.60200 237.88600
[05/08 12:26:40     71s] <CMD> zoomBox -398.49900 49.14600 168.47700 340.30500
[05/08 12:26:40     72s] <CMD> pan 235.92750 358.66100
[05/08 12:26:54     73s] <CMD> zoomBox -505.24700 -195.89450 772.57500 460.30500
[05/08 12:26:55     73s] <CMD> zoomBox -209.22350 -40.60550 457.80900 301.93550
[05/08 12:26:55     73s] <CMD> fit
[05/08 12:26:56     74s] <CMD> zoomBox -91.69250 41.86150 255.72550 220.27100
[05/08 12:26:57     74s] <CMD> zoomBox -80.47450 55.05400 214.83150 206.70250
[05/08 12:26:57     74s] <CMD> zoomBox -47.24700 92.52400 106.90550 171.68600
[05/08 12:26:58     74s] <CMD> zoomBox -19.39900 119.44400 38.74000 149.30000
[05/08 12:26:58     74s] <CMD> zoomBox -5.00450 131.29200 10.83900 139.42800
[05/08 12:26:59     74s] <CMD> zoomBox -1.84450 134.13150 4.13200 137.20050
[05/08 12:27:00     74s] <CMD> zoomBox -0.98900 134.97150 2.13200 136.57400
[05/08 12:27:00     74s] <CMD> zoomBox -0.84950 135.10900 1.80350 136.47150
[05/08 12:27:01     75s] <CMD> zoomBox -0.50200 135.50100 0.88450 136.21300
[05/08 12:27:02     75s] <CMD> zoomBox -0.44450 135.56550 0.73400 136.17050
[05/08 12:27:03     75s] <CMD> zoomBox -0.40150 135.63700 0.60050 136.15150
[05/08 12:27:03     75s] <CMD> pan -0.16550 136.24200
[05/08 12:27:04     75s] <CMD> zoomBox -1.93850 135.06800 2.39150 137.29150
[05/08 12:27:05     75s] <CMD> zoomBox -5.84700 132.94800 7.66300 139.88600
[05/08 12:27:05     75s] <CMD> zoomBox -8.11950 131.74000 10.58050 141.34300
[05/08 12:27:05     75s] <CMD> zoomBox -2.95200 135.40850 3.04400 138.48750
[05/08 12:27:06     75s] <CMD> zoomBox -1.38550 136.51050 0.87650 137.67200
[05/08 12:27:06     75s] <CMD> zoomBox -1.08850 136.67900 0.54650 137.51850
[05/08 12:27:08     76s] <CMD> zoomBox -5.61000 135.50550 2.70100 139.77350
[05/08 12:27:08     76s] <CMD> zoomBox -21.40950 131.63500 9.09500 147.30000
[05/08 12:27:08     76s] <CMD> zoomBox -57.60850 122.67050 23.27600 164.20700
[05/08 12:27:09     76s] <CMD> pan 44.30900 169.82200
[05/08 12:27:09     76s] <CMD> zoomBox -133.72450 71.08100 118.58500 200.64950
[05/08 12:27:11     77s] <CMD> zoomBox -68.10350 129.65300 43.84900 187.14400
[05/08 12:27:12     77s] <CMD> zoomBox -27.83100 153.82150 14.39250 175.50450
[05/08 12:27:12     77s] <CMD> zoomBox -13.29350 161.22000 5.44150 170.84100
[05/08 12:27:13     77s] <CMD> zoomBox -8.37800 163.37700 3.12850 169.28600
[05/08 12:27:13     77s] <CMD> zoomBox -5.99600 164.24200 2.31700 168.51100
[05/08 12:27:13     77s] <CMD> zoomBox -3.51100 165.07750 1.59500 167.69950
[05/08 12:27:14     77s] <CMD> zoomBox -1.50450 165.97500 0.76200 167.13900
[05/08 12:27:14     77s] <CMD> zoomBox -0.95850 166.26850 0.43400 166.98350
[05/08 12:27:15     77s] <CMD> zoomBox -0.72100 166.39750 0.28500 166.91400
[05/08 12:27:15     78s] <CMD> zoomBox -2.44800 165.61950 1.24900 167.51800
[05/08 12:27:16     78s] <CMD> deselectAll
[05/08 12:27:16     78s] <CMD> selectObject IO_Pin {byp_alu_rs3_data_e[30]}
[05/08 12:27:18     78s] <CMD> zoomBox -14.48200 160.81100 7.61200 172.15700
[05/08 12:27:18     78s] <CMD> zoomBox -20.16650 158.65050 10.41350 174.35400
[05/08 12:27:19     78s] <CMD> zoomBox -76.33800 135.67800 35.88550 193.30800
[05/08 12:27:19     78s] <CMD> zoomBox -346.43950 36.86350 138.08550 285.68150
[05/08 12:27:20     79s] <CMD> pan 226.38350 272.58800
[05/08 12:27:21     79s] <CMD> panCenter -120.05600 174.96650
[05/08 12:27:21     79s] <CMD> zoomBox -431.11300 22.84450 138.91650 315.57150
[05/08 12:27:21     79s] <CMD> fit
[05/08 12:27:22     79s] <CMD> zoomBox 156.82550 97.33850 338.18100 190.47000
[05/08 12:27:22     79s] <CMD> zoomBox 236.42450 126.44950 316.89450 167.77300
[05/08 12:27:23     79s] <CMD> zoomBox 277.28700 142.19900 303.08500 155.44700
[05/08 12:27:23     80s] <CMD> zoomBox 285.67650 146.46050 297.12350 152.33900
[05/08 12:27:24     80s] <CMD> zoomBox 288.55100 148.47150 293.63100 151.08000
[05/08 12:27:24     80s] <CMD> pan -1.39900 -139.77100
[05/08 12:27:25     80s] <CMD> zoomBox 287.78650 149.17050 291.45700 151.05550
[05/08 12:27:25     80s] <CMD> zoomBox 288.05750 149.32800 291.17750 150.93000
[05/08 12:27:25     80s] <CMD> zoomBox 288.30900 149.45850 290.96100 150.82050
[05/08 12:27:26     80s] <CMD> zoomBox 288.75300 149.66450 290.66900 150.64850
[05/08 12:27:26     80s] <CMD> zoomBox 289.11750 149.81200 290.50200 150.52300
[05/08 12:27:27     80s] <CMD> zoomBox 289.73150 150.05200 290.25550 150.32100
[05/08 12:27:29     81s] <CMD> zoomBox 289.66250 150.01450 290.27900 150.33100
[05/08 12:27:29     81s] <CMD> zoomBox 289.58150 149.97000 290.30650 150.34250
[05/08 12:27:29     81s] <CMD> zoomBox 289.48550 149.91750 290.33900 150.35600
[05/08 12:27:30     81s] <CMD> gui_select -rect {290.13400 150.30350 290.11050 150.11800}
[05/08 12:27:30     81s] <CMD> deselectAll
[05/08 12:27:31     81s] <CMD> zoomBox 289.23500 149.78850 290.41750 150.39550
[05/08 12:27:31     81s] <CMD> zoomBox 289.07600 149.70600 290.46700 150.42050
[05/08 12:27:32     82s] <CMD> pan 0.05850 -138.86600
[05/08 12:27:33     82s] <CMD> zoomBox 289.13400 150.08350 290.77100 150.92400
[05/08 12:27:34     82s] <CMD> zoomBox 288.66900 149.86200 290.93450 151.02550
[05/08 12:27:35     82s] <CMD> pan 0.07500 -137.94050
[05/08 12:27:36     82s] <CMD> zoomBox 288.16450 150.42800 291.30100 152.03850
[05/08 12:27:36     82s] <CMD> zoomBox 287.81650 150.18900 291.50650 152.08400
[05/08 12:27:36     83s] <CMD> pan 0.08650 -136.17400
[05/08 12:27:37     83s] <CMD> pan 0.06000 -135.02650
[05/08 12:27:38     83s] <CMD> pan 0.06000 -133.97700
[05/08 12:27:39     84s] <CMD> pan -0.06650 -132.89450
[05/08 12:27:40     84s] <CMD> pan 0.00450 -131.83400
[05/08 12:27:41     84s] <CMD> pan -0.08200 -130.60450
[05/08 12:27:42     85s] <CMD> pan -0.14000 -129.49300
[05/08 12:27:43     85s] <CMD> pan 0.00250 -128.09450
[05/08 12:27:43     85s] <CMD> zoomBox 286.71400 159.09700 291.82200 161.72000
[05/08 12:27:44     85s] <CMD> pan -0.08600 -126.08750
[05/08 12:27:45     86s] <CMD> pan 0.08000 -125.16900
[05/08 12:27:46     86s] <CMD> zoomBox 288.46700 162.17700 290.73400 163.34100
[05/08 12:27:46     86s] <CMD> zoomBox 289.16550 162.48050 290.17150 162.99700
[05/08 12:27:47     86s] <CMD> zoomBox 289.33200 162.54900 290.05850 162.92200
[05/08 12:27:48     86s] <CMD> zoomBox 287.01800 161.67150 291.36100 163.90200
[05/08 12:27:49     86s] <CMD> zoomBox 277.55150 158.01300 296.31100 167.64650
[05/08 12:27:50     87s] <CMD> pan 0.56400 -115.07100
[05/08 12:27:50     87s] <CMD> zoomBox 286.20950 165.42350 292.22300 168.51150
[05/08 12:27:50     87s] <CMD> zoomBox 288.56050 166.25700 290.82900 167.42200
[05/08 12:27:51     87s] <CMD> zoomBox 289.24300 166.44250 290.42750 167.05100
[05/08 12:27:52     87s] <CMD> zoomBox 285.33700 165.43600 292.42100 169.07400
[05/08 12:27:53     87s] <CMD> pan -0.05150 -121.91550
[05/08 12:27:54     87s] <CMD> zoomBox 280.91650 161.88200 292.45250 167.80600
[05/08 12:27:54     88s] <CMD> zoomBox 253.60750 152.53450 295.94700 174.27700
[05/08 12:27:54     88s] <CMD> fit
[05/08 12:27:55     88s] <CMD> zoomBox 175.12250 34.79650 329.27400 113.95800
[05/08 12:27:56     88s] <CMD> zoomBox 252.31000 44.23150 310.44850 74.08750
[05/08 12:27:56     88s] <CMD> zoomBox 279.65850 46.52250 301.58650 57.78300
[05/08 12:27:57     88s] <CMD> pan -3.82400 -239.01700
[05/08 12:27:57     88s] <CMD> zoomBox 285.69800 44.05650 292.72900 47.66700
[05/08 12:27:58     89s] <CMD> zoomBox 288.55000 45.44300 291.20200 46.80500
[05/08 12:27:58     89s] <CMD> pan -0.10550 -242.21750
[05/08 12:28:00     89s] <CMD> pan -0.13250 -241.40700
[05/08 12:28:02     90s] <CMD> pan -0.03700 -240.96700
[05/08 12:28:03     90s] <CMD> pan 0.03950 -240.40650
[05/08 12:28:04     90s] <CMD> pan -0.07950 -239.77150
[05/08 12:28:05     91s] <CMD> pan 0.03350 -238.96450
[05/08 12:28:05     91s] <CMD> pan -0.03050 -238.34700
[05/08 12:28:06     91s] <CMD> zoomBox 287.50500 49.57500 291.17650 51.46050
[05/08 12:28:06     91s] <CMD> zoomBox 287.03950 49.33750 291.35900 51.55550
[05/08 12:28:07     91s] <CMD> pan -0.09600 -236.09900
[05/08 12:28:07     92s] <CMD> zoomBox 285.68300 50.31450 291.66200 53.38500
[05/08 12:28:08     92s] <CMD> pan 0.05400 -233.73950
[05/08 12:28:08     92s] <CMD> zoomBox 284.95350 51.86000 291.98750 55.47200
[05/08 12:28:09     92s] <CMD> pan 0.07600 -234.47250
[05/08 12:28:10     93s] <CMD> pan -0.13950 -232.37450
[05/08 12:28:14     94s] <CMD> pan 0.26250 -229.90050
[05/08 12:28:14     94s] <CMD> pan -0.06350 -228.30650
[05/08 12:28:17     94s] <CMD> zoomBox 287.72000 58.35800 290.84250 59.96150
[05/08 12:28:18     95s] <CMD> zoomBox 288.84500 59.00750 290.23150 59.71950
[05/08 12:28:21     95s] <CMD> selectPhyPin 289.4800 59.5250 290.0000 59.6050 3 {alu_byp_rd_data_e[22]}
[05/08 12:28:26     96s] <CMD> zoomBox 284.96150 57.13000 290.95250 60.20650
[05/08 12:28:27     96s] <CMD> zoomBox 274.39950 51.82950 293.09100 61.42800
[05/08 12:28:27     96s] <CMD> zoomBox 271.81150 50.81700 293.80150 62.10950
[05/08 12:28:28     96s] <CMD> pan 1.77200 -211.97650
[05/08 12:28:28     96s] <CMD> pan 0.85950 -207.05750
[05/08 12:28:29     96s] <CMD> zoomBox 218.64250 55.43000 313.58650 104.18650
[05/08 12:28:29     97s] <CMD> zoomBox 102.62400 30.13850 354.36600 159.41550
[05/08 12:28:30     97s] <CMD> zoomBox -202.95100 -39.61100 464.53650 303.16350
[05/08 12:28:31     97s] <CMD> pan -193.86400 110.75950
[05/08 12:28:32     97s] <CMD> zoomBox -216.02850 -34.09700 132.40500 144.83400
[05/08 12:28:32     98s] <CMD> zoomBox -137.59600 -11.39400 76.38600 98.49200
[05/08 12:28:32     98s] <CMD> zoomBox -118.37250 -6.26050 63.51250 87.14300
[05/08 12:28:33     98s] <CMD> zoomBox -57.74500 7.15650 37.20200 55.91450
[05/08 12:28:33     98s] <CMD> zoomBox -39.16300 11.69850 29.43600 46.92600
[05/08 12:28:33     98s] <CMD> zoomBox -31.88050 13.59800 26.42900 43.54150
[05/08 12:28:34     98s] <CMD> zoomBox -12.39500 23.06950 9.59700 34.36300
[05/08 12:28:35     98s] <CMD> zoomBox -4.80800 26.16000 3.48650 30.41950
[05/08 12:28:35     98s] <CMD> zoomBox -4.11650 26.44000 2.93350 30.06050
[05/08 12:28:35     98s] <CMD> zoomBox -1.41250 27.51950 0.84850 28.68050
[05/08 12:28:36     98s] <CMD> zoomBox -1.06500 27.69550 0.56900 28.53450
[05/08 12:28:37     99s] <CMD> zoomBox -2.28950 26.91950 1.39200 28.81000
[05/08 12:28:38     99s] <CMD> pan -0.02650 28.08650
[05/08 12:28:38     99s] <CMD> pan -0.01100 27.08600
[05/08 12:28:39     99s] <CMD> pan -0.05300 26.13400
[05/08 12:28:40     99s] <CMD> zoomBox -0.96700 24.42600 0.42250 25.13950
[05/08 12:28:41    100s] <CMD> zoomBox -5.07050 22.25650 1.99150 25.88300
[05/08 12:28:42    100s] <CMD> pan 0.98950 30.65200
[05/08 12:28:43    100s] <CMD> pan 0.03400 33.17050
[05/08 12:28:43    101s] <CMD> pan 0.08950 36.10900
[05/08 12:28:44    101s] <CMD> pan 0.03850 38.27850
[05/08 12:28:44    101s] <CMD> pan -0.13550 41.04700
[05/08 12:28:46    101s] <CMD> pan 0.10600 42.89800
[05/08 12:28:46    102s] <CMD> pan -0.02100 44.82600
[05/08 12:28:47    102s] <CMD> pan 0.07200 46.99600
[05/08 12:28:47    102s] <CMD> pan -0.22550 48.89450
[05/08 12:28:48    102s] <CMD> pan -0.04250 51.10700
[05/08 12:28:49    103s] <CMD> pan -0.00850 53.10750
[05/08 12:28:49    103s] <CMD> pan -0.12350 55.28600
[05/08 12:28:50    103s] <CMD> pan 0.12750 56.99750
[05/08 12:28:51    103s] <CMD> pan -0.13150 58.63250
[05/08 12:28:52    104s] <CMD> pan 0.00000 60.73050
[05/08 12:28:52    104s] <CMD> pan -0.05950 63.24050
[05/08 12:28:55    104s] <CMD> pan -0.25450 65.50400
[05/08 12:28:55    105s] <CMD> zoomBox -15.72800 56.13250 6.30600 67.44750
[05/08 12:28:56    105s] <CMD> pan 0.83450 79.58500
[05/08 12:28:57    105s] <CMD> zoomBox -5.12350 65.96650 3.18750 70.23450
[05/08 12:28:57    105s] <CMD> zoomBox -2.16050 66.47400 1.52750 68.36800
[05/08 12:28:58    105s] <CMD> zoomBox -1.15950 66.66100 0.76650 67.65000
[05/08 12:28:59    106s] <CMD> zoomBox -3.37900 65.80800 1.72900 68.43100
[05/08 12:29:00    106s] <CMD> pan 0.01550 70.04700
[05/08 12:29:01    106s] <CMD> zoomBox -8.77550 64.13000 4.77000 71.08600
[05/08 12:29:02    106s] <CMD> zoomBox -12.67500 62.01400 6.07300 71.64150
[05/08 12:29:03    106s] <CMD> pan 0.74400 80.37100
[05/08 12:29:03    106s] <CMD> pan -0.92450 84.93700
[05/08 12:29:05    107s] <CMD> setLayerPreference node_track -isVisible 1
[05/08 12:29:06    107s] <CMD> setLayerPreference node_track -isVisible 0
[05/08 12:29:07    107s] <CMD> pan -0.39450 91.61100
[05/08 12:29:07    107s] <CMD> pan 0.71050 97.31500
[05/08 12:29:08    107s] <CMD> zoomBox -4.05750 88.89350 1.95400 91.98050
[05/08 12:29:08    107s] <CMD> zoomBox -1.34500 90.31500 0.58300 91.30500
[05/08 12:29:09    108s] <CMD> zoomBox -0.73500 90.60350 0.27250 91.12100
[05/08 12:29:10    108s] <CMD> zoomBox -4.34450 88.77850 1.68400 91.87450
[05/08 12:29:10    108s] <CMD> pan 0.19600 95.70800
[05/08 12:29:11    108s] <CMD> zoomBox -22.22400 81.58750 8.40700 97.31750
[05/08 12:29:12    108s] <CMD> pan 1.67650 115.83950
[05/08 12:29:13    109s] <CMD> zoomBox -6.01000 98.89900 3.81050 103.94200
[05/08 12:29:13    109s] <CMD> zoomBox -1.66300 101.09950 1.48700 102.71700
[05/08 12:29:14    109s] <CMD> zoomBox -1.03750 101.57750 0.89800 102.57150
[05/08 12:29:15    109s] <CMD> zoomBox -0.55950 101.93250 0.45200 102.45200
[05/08 12:29:15    109s] <CMD> zoomBox -3.71700 99.52150 3.39750 103.17500
[05/08 12:29:16    109s] <CMD> zoomBox -13.60950 91.99350 12.50100 105.40200
[05/08 12:29:17    109s] <CMD> deselectAll
[05/08 12:29:17    110s] <CMD> pan 0.07850 112.57400
[05/08 12:29:18    110s] <CMD> zoomBox -27.91750 89.64650 30.92900 119.86600
[05/08 12:29:19    110s] <CMD> pan 1.98200 128.25050
[05/08 12:29:20    110s] <CMD> zoomBox -38.50950 86.38550 57.31300 135.59300
[05/08 12:29:20    110s] <CMD> zoomBox -142.34750 7.79000 156.56000 161.28800
[05/08 12:29:21    111s] <CMD> pan -4.67350 250.07300
[05/08 12:29:21    111s] <CMD> pan -30.55600 163.25900
[05/08 12:29:22    111s] <CMD> zoomBox -68.74250 81.46700 43.99100 139.35900
[05/08 12:29:23    112s] <CMD> zoomBox -20.43350 98.14200 15.70650 116.70100
[05/08 12:29:23    112s] <CMD> zoomBox -6.98650 101.34150 6.64450 108.34150
[05/08 12:29:24    112s] <CMD> zoomBox -4.88700 101.74500 4.96200 106.80300
[05/08 12:29:25    112s] <CMD> zoomBox -4.09350 101.80900 4.27900 106.10850
[05/08 12:29:25    112s] <CMD> pan -0.55950 103.75200
[05/08 12:29:25    113s] <CMD> zoomBox -2.09850 101.26800 1.61700 103.17600
[05/08 12:29:26    113s] <CMD> zoomBox -0.97700 101.84950 0.67150 102.69600
[05/08 12:29:27    113s] <CMD> selectObject IO_Pin {byp_alu_rs1_data_e[63]}
[05/08 12:29:28    113s] <CMD> zoomBox -4.50300 98.98400 3.87650 103.28700
[05/08 12:29:28    113s] <CMD> zoomBox -16.22000 89.45950 14.52950 105.25050
[05/08 12:29:29    113s] <CMD> pan -0.46250 115.60950
[05/08 12:29:29    113s] <CMD> zoomBox -19.39800 98.55700 16.77850 117.13450
[05/08 12:29:30    113s] <CMD> deselectAll
[05/08 12:29:32    114s] **ERROR: (IMPSYT-6000):	No Object Selected.
[05/08 12:29:34    114s] <CMD> zoomBox -6.20050 104.89950 5.39800 110.85550
[05/08 12:29:35    114s] <CMD> selectObject IO_Pin {byp_alu_rs2_data_e_l[0]}
[05/08 12:29:37    115s] <CMD> zoomBox -12.55350 99.31950 13.58950 112.74450
[05/08 12:29:37    115s] <CMD> pan 0.64500 123.60000
[05/08 12:29:38    115s] <CMD> zoomBox -56.59700 73.93900 76.20150 142.13500
[05/08 12:29:40    116s] <CMD> pan -25.47350 170.86250
[05/08 12:29:41    116s] <CMD> deselectAll
[05/08 12:29:41    116s] <CMD> zoomBox -26.73000 138.30050 15.84200 160.16250
[05/08 12:29:43    116s] <CMD> zoomBox -7.45450 146.45700 4.14650 152.41450
[05/08 12:29:44    116s] <CMD> selectObject IO_Pin {byp_alu_rs3_data_e[0]}
[05/08 12:29:44    116s] <CMD> deselectAll
[05/08 12:29:44    116s] <CMD> selectObject IO_Pin {byp_alu_rs3_data_e[0]}
[05/08 12:29:46    117s] <CMD> zoomBox -35.42600 130.51750 23.50150 160.77850
[05/08 12:29:46    117s] <CMD> zoomBox -128.23600 77.25400 88.02200 188.30900
[05/08 12:29:47    117s] <CMD> pan 10.14300 263.09850
[05/08 12:29:48    117s] <CMD> zoomBox -46.28150 177.30950 35.28200 219.19500
[05/08 12:29:49    118s] <CMD> zoomBox -12.61900 193.01100 9.60750 204.42500
[05/08 12:29:50    118s] <CMD> zoomBox -2.91450 197.35900 2.23500 200.00350
[05/08 12:29:50    118s] <CMD> zoomBox -0.94900 198.21650 0.70250 199.06450
[05/08 12:29:51    118s] <CMD> deselectAll
[05/08 12:29:51    118s] <CMD> selectObject IO_Pin rclk
[05/08 12:29:52    118s] <CMD> zoomBox -3.95650 196.67050 3.17650 200.33350
[05/08 12:29:52    118s] <CMD> zoomBox -17.85450 190.07650 12.94650 205.89350
[05/08 12:29:52    118s] <CMD> zoomBox -79.26950 162.37000 53.71700 230.66250
[05/08 12:29:53    118s] <CMD> zoomBox -254.90250 91.31950 159.93650 304.35150
[05/08 12:29:53    118s] <CMD> zoomBox -952.20750 -189.06800 570.19400 592.73050
[05/08 12:29:54    119s] <CMD> zoomBox -295.04350 83.34600 193.00400 333.97300
[05/08 12:29:54    119s] <CMD> zoomBox -126.84300 164.80900 89.70750 276.01400
[05/08 12:29:55    119s] <CMD> zoomBox -65.71550 193.30950 47.32550 251.35950
[05/08 12:29:56    119s] <CMD> zoomBox -25.07700 201.44450 17.55750 223.33850
[05/08 12:29:56    119s] <CMD> zoomBox -11.48200 204.19700 7.43550 213.91150
[05/08 12:29:57    119s] <CMD> zoomBox -4.30500 206.09500 2.83100 209.75950
[05/08 12:29:57    119s] <CMD> deselectAll
[05/08 12:29:57    119s] <CMD> selectObject IO_Pin {shft_alu_shift_out_e[6]}
[05/08 12:29:58    119s] <CMD> deselectAll
[05/08 12:29:58    119s] <CMD> selectObject IO_Pin {shft_alu_shift_out_e[6]}
[05/08 12:30:00    120s] <CMD> deselectAll
[05/08 12:30:00    120s] <CMD> selectObject IO_Pin {shft_alu_shift_out_e[6]}
[05/08 12:30:01    120s] <CMD> zoomBox -21.34000 199.37250 14.90950 217.98750
[05/08 12:30:01    120s] <CMD> zoomBox -107.86350 165.22550 76.26500 259.78100
[05/08 12:30:02    120s] <CMD> zoomBox -336.59550 75.90300 237.77350 370.85850
[05/08 12:30:03    120s] <CMD> pan 69.07600 259.49500
[05/08 12:30:04    121s] <CMD> zoomBox -434.00200 -159.58700 360.97300 248.65650
[05/08 12:30:05    121s] <CMD> zoomBox -75.95650 -61.30950 223.86850 92.65950
[05/08 12:30:05    121s] <CMD> zoomBox 55.85450 -19.98650 151.97150 29.37250
[05/08 12:30:06    121s] <CMD> zoomBox 87.42750 -9.40900 130.07600 12.49250
[05/08 12:30:07    121s] <CMD> deselectAll
[05/08 12:30:08    121s] <CMD> zoomBox 98.20950 -2.71150 109.83200 3.25700
[05/08 12:30:08    122s] <CMD> zoomBox 100.90450 -1.00700 104.63150 0.90700
[05/08 12:30:08    122s] <CMD> zoomBox 101.76700 -0.45700 102.96150 0.15650
[05/08 12:30:09    122s] <CMD> selectObject IO_Pin VDD1
[05/08 12:30:09    122s] <CMD> zoomBox 99.86800 -1.75350 105.94150 1.36550
[05/08 12:30:10    122s] <CMD> zoomBox 89.60850 -8.25350 120.46000 7.58950
[05/08 12:30:10    122s] <CMD> zoomBox 38.12450 -40.99800 194.83550 39.47800
[05/08 12:30:10    122s] <CMD> zoomBox -108.69700 -141.82550 466.41200 153.51000
[05/08 12:30:11    122s] <CMD> pan -135.56400 -5.46250
[05/08 12:30:12    122s] <CMD> zoomBox -76.75100 8.23750 79.96250 88.71450
[05/08 12:30:12    123s] <CMD> zoomBox -36.41650 31.99600 22.69000 62.34900
[05/08 12:30:13    123s] <CMD> zoomBox -19.70150 34.54800 11.15250 50.39250
[05/08 12:30:13    123s] <CMD> zoomBox -16.84650 34.96250 9.38000 48.43050
[05/08 12:30:14    123s] <CMD> zoomBox -74.50950 22.77100 21.73900 72.19750
[05/08 12:30:14    123s] <CMD> zoomBox -207.94250 -7.72000 47.25900 123.33350
[05/08 12:30:16    124s] <CMD> pan 110.95050 204.51950
[05/08 12:30:16    124s] <CMD> pan 59.38850 72.39150
[05/08 12:30:17    124s] <CMD> zoomBox -129.10800 -74.57500 286.44550 138.82400
[05/08 12:30:19    126s] <CMD> pan 55.22400 174.47650
[05/08 12:30:19    126s] <CMD> zoomBox -117.58400 39.67950 371.30250 290.73750
[05/08 12:30:20    126s] <CMD> zoomBox 158.81150 158.26050 343.19600 252.94750
[05/08 12:30:20    126s] <CMD> zoomBox 180.99750 168.85450 337.72450 249.33850
[05/08 12:30:21    126s] <CMD> zoomBox 259.41550 208.59500 309.65900 234.39650
[05/08 12:30:21    126s] <CMD> zoomBox 280.39150 219.45200 299.34100 229.18300
[05/08 12:30:22    126s] <CMD> zoomBox 287.08200 222.82900 294.22950 226.49950
[05/08 12:30:22    126s] <CMD> zoomBox 288.44400 223.49650 292.17500 225.41250
[05/08 12:30:23    127s] <CMD> zoomBox 289.02450 223.76650 291.31650 224.94350
[05/08 12:30:25    127s] <CMD> pan -0.20250 -65.74600
[05/08 12:30:26    127s] <CMD> deselectAll
[05/08 12:30:26    127s] <CMD> selectObject IO_Pin so
[05/08 12:30:26    127s] <CMD> zoomBox 286.49950 221.58050 294.91300 225.90100
[05/08 12:30:27    127s] <CMD> zoomBox 276.02150 213.74400 312.35250 232.40100
[05/08 12:30:27    127s] <CMD> zoomBox 241.54450 184.13500 374.87700 252.60500
[05/08 12:30:28    127s] <CMD> zoomBox 140.85000 0.24550 818.09700 348.03200
[05/08 12:30:28    128s] <CMD> pan -228.87100 -87.66250
[05/08 12:30:29    128s] <CMD> pan -48.86900 -28.61200
[05/08 12:30:32    129s] <CMD> pan -54.16350 51.61500
[05/08 12:30:32    129s] <CMD> zoomBox -50.58250 42.10600 249.91650 196.42100
[05/08 12:30:33    129s] <CMD> zoomBox 14.46200 93.87350 147.79600 162.34450
[05/08 12:30:33    129s] <CMD> zoomBox 50.14550 117.19950 100.43300 143.02350
[05/08 12:30:34    130s] <CMD> pan -14.09150 67.14500
[05/08 12:30:34    130s] <CMD> zoomBox 1.85050 97.55350 115.18700 155.75500
[05/08 12:30:35    130s] <CMD> pan -28.62400 92.97700
[05/08 12:30:35    130s] <CMD> zoomBox -79.14050 59.17100 137.97650 170.66700
[05/08 12:30:36    130s] <CMD> zoomBox -206.97750 2.46600 208.95150 216.05800
[05/08 12:30:36    131s] <CMD> zoomBox -477.98050 -99.58750 318.81050 309.58850
[05/08 12:30:37    131s] <CMD> pan 105.88750 369.28950
[05/08 12:31:01    133s] <CMD> zoomBox 171.69500 42.15400 356.24650 136.92650
[05/08 12:31:01    133s] <CMD> zoomBox 271.54250 74.00200 330.70650 104.38450
[05/08 12:31:02    134s] <CMD> zoomBox 292.92700 83.71950 311.89500 93.46000
[05/08 12:31:02    134s] <CMD> zoomBox 294.70850 85.76400 306.35750 91.74600
[05/08 12:31:02    134s] <CMD> zoomBox 295.03200 86.26150 304.93400 91.34650
[05/08 12:31:02    134s] <CMD> pan -3.70400 -208.03200
[05/08 12:31:03    134s] <CMD> zoomBox 276.48950 81.04750 312.83000 99.70950
[05/08 12:31:03    134s] <CMD> zoomBox 274.34150 79.41250 317.09500 101.36750
[05/08 12:31:03    134s] <CMD> zoomBox 280.52500 83.59050 306.78150 97.07400
[05/08 12:31:04    134s] <CMD> zoomBox 287.02400 88.14900 295.44200 92.47200
[05/08 12:31:04    134s] <CMD> zoomBox 288.67500 89.34150 292.41100 91.26000
[05/08 12:31:05    134s] <CMD> zoomBox 289.33650 89.81150 291.28750 90.81350
[05/08 12:31:06    134s] <CMD> deselectAll
[05/08 12:31:06    134s] <CMD> selectObject IO_Pin alu_ecl_add_n32_e
[05/08 12:31:06    134s] <CMD> deselectAll
[05/08 12:31:06    134s] <CMD> selectObject IO_Pin alu_ecl_add_n32_e
[05/08 12:31:09    135s] <CMD> zoomBox 286.76700 88.60200 295.19400 92.92950
[05/08 12:31:10    135s] <CMD> zoomBox 283.40950 87.21900 299.55300 95.50900
[05/08 12:31:10    135s] <CMD> zoomBox 281.99050 86.52200 300.98250 96.27500
[05/08 12:31:11    135s] <CMD> pan -1.19900 -198.28950
[05/08 12:31:11    135s] <CMD> zoomBox 253.40750 71.79600 335.40650 113.90500
[05/08 12:31:12    135s] <CMD> zoomBox 246.31600 68.70700 342.78550 118.24700
[05/08 12:31:12    136s] <CMD> zoomBox 237.31750 62.67750 350.81150 120.96000
[05/08 12:31:12    136s] <CMD> zoomBox 226.29750 55.35450 359.82000 123.92250
[05/08 12:31:13    136s] <CMD> zoomBox 257.22250 67.05350 326.92250 102.84650
[05/08 12:31:13    136s] <CMD> zoomBox 278.96000 76.45850 301.30550 87.93350
[05/08 12:31:13    136s] <CMD> zoomBox 285.39500 79.66700 293.82300 83.99500
[05/08 12:31:14    136s] <CMD> zoomBox 287.40700 80.95100 291.80650 83.21050
[05/08 12:31:14    136s] <CMD> zoomBox 287.79450 81.37250 291.53450 83.29300
[05/08 12:31:15    136s] <CMD> pan -0.08550 -205.82650
[05/08 12:31:15    136s] <CMD> zoomBox 288.64000 82.38750 290.93700 83.56700
[05/08 12:31:15    136s] <CMD> zoomBox 288.85600 82.47800 290.80850 83.48050
[05/08 12:31:16    136s] <CMD> zoomBox 289.42150 82.68350 290.44100 83.20700
[05/08 12:31:16    137s] <CMD> zoomBox 289.62100 82.77200 290.24750 83.09350
[05/08 12:31:17    137s] <CMD> zoomBox 289.70950 82.81100 290.16250 83.04350
[05/08 12:31:20    137s] <CMD> zoomBox 288.57400 82.32200 291.28650 83.71500
[05/08 12:31:20    137s] <CMD> zoomBox 281.66350 79.47900 297.88150 87.80750
[05/08 12:31:20    137s] <CMD> zoomBox 248.02150 65.76750 330.40400 108.07350
[05/08 12:31:21    137s] <CMD> zoomBox 113.10900 10.69550 468.80000 193.35350
[05/08 12:31:21    138s] <CMD> pan -205.11600 -110.32700
[05/08 12:31:22    138s] <CMD> zoomBox -246.23050 -123.10450 555.41100 288.56250
[05/08 12:31:23    138s] <CMD> zoomBox -125.35400 0.11450 230.33900 182.77350
[05/08 12:31:23    138s] <CMD> zoomBox -61.03050 64.34800 73.11950 133.23800
[05/08 12:31:23    138s] <CMD> zoomBox -32.42200 87.57900 18.17400 113.56150
[05/08 12:31:24    138s] <CMD> zoomBox -20.38450 95.01250 2.06550 106.54100
[05/08 12:31:25    138s] <CMD> deselectAll
[05/08 12:31:25    138s] <CMD> selectObject IO_Pin {byp_alu_rs1_data_e[63]}
[05/08 12:31:25    138s] <CMD> zoomBox -6.58000 99.98200 0.61700 103.67800
[05/08 12:31:25    138s] <CMD> zoomBox -2.95400 101.28400 0.24100 102.92450
[05/08 12:31:26    139s] <CMD> zoomBox -1.39800 101.84550 0.02050 102.57400
[05/08 12:31:27    139s] <CMD> zoomBox -0.91400 102.02400 -0.04150 102.47200
[05/08 12:31:27    139s] <CMD> zoomBox -0.79150 102.06200 -0.04950 102.44300
[05/08 12:31:27    139s] <CMD> zoomBox -0.91400 102.02550 -0.04050 102.47400
[05/08 12:31:28    139s] <CMD> pan 0.04150 102.94450
[05/08 12:31:28    139s] <CMD> zoomBox -1.00400 101.98850 0.02400 102.51650
[05/08 12:31:28    139s] <CMD> zoomBox -1.15950 101.93850 0.05100 102.56000
[05/08 12:31:29    139s] <CMD> pan 0.20400 103.15350
[05/08 12:31:37    140s] <CMD> deselectAll
[05/08 12:31:37    140s] <CMD> selectObject IO_Pin {byp_alu_rs1_data_e[63]}
[05/08 12:33:10    149s] <CMD> zoomBox -1.78950 101.62450 0.52950 102.81550
[05/08 12:33:11    149s] <CMD> zoomBox -4.47750 100.66500 0.75100 103.35000
[05/08 12:33:12    149s] <CMD> pan 3.39850 105.66100
[05/08 12:33:13    149s] <CMD> zoomBox -7.82600 97.92000 8.48450 106.29600
[05/08 12:33:13    149s] <CMD> pan 7.08150 107.15800
[05/08 12:33:14    150s] <CMD> zoomBox -13.97850 93.92700 22.78200 112.80450
[05/08 12:33:14    150s] <CMD> zoomBox -40.41450 83.74500 30.00800 119.90900
[05/08 12:33:15    150s] <CMD> zoomBox -77.85200 70.58600 36.81950 129.47300
[05/08 12:33:15    150s] <CMD> pan 29.85750 154.50600
[05/08 12:33:16    150s] <CMD> zoomBox -17.24400 97.44050 26.00500 119.65000
[05/08 12:33:16    150s] <CMD> zoomBox -4.29950 106.20000 7.48650 112.25250
[05/08 12:33:24    151s] <CMD> zoomBox -33.79050 92.23050 26.08350 122.97750
[05/08 12:33:25    151s] <CMD> zoomBox -94.89500 62.42150 63.85950 143.94650
[05/08 12:33:26    152s] <CMD> zoomBox -26.11050 96.44750 17.14950 118.66300
[05/08 12:33:27    152s] <CMD> zoomBox -8.96900 105.01650 4.90000 112.13850
[05/08 12:33:27    152s] <CMD> zoomBox -3.34600 107.54700 1.10150 109.83100
[05/08 12:33:28    152s] <CMD> deselectAll
[05/08 12:33:28    152s] <CMD> selectObject IO_Pin {byp_alu_rs2_data_e_l[1]}
[05/08 12:33:29    152s] <CMD> deselectAll
[05/08 12:33:29    152s] <CMD> selectObject IO_Pin {byp_alu_rs2_data_e_l[1]}
[05/08 12:33:32    153s] <CMD> zoomBox -19.59950 102.33050 2.99650 113.93400
[05/08 12:33:33    153s] <CMD> zoomBox -87.12550 79.77700 10.43350 129.87650
[05/08 12:33:34    153s] <CMD> pan 35.90300 180.68900
[05/08 12:33:34    153s] <CMD> zoomBox -93.13800 78.59150 65.72150 160.17050
[05/08 12:33:34    153s] <CMD> pan 22.16200 195.41950
[05/08 12:33:35    153s] <CMD> zoomBox -23.39600 133.06600 36.51850 163.83400
[05/08 12:33:35    154s] <CMD> zoomBox -5.41250 145.23400 13.79550 155.09800
[05/08 12:33:36    154s] <CMD> zoomBox -1.87650 148.02650 6.64700 152.40350
[05/08 12:33:36    154s] <CMD> pan -2.28600 149.42100
[05/08 12:33:37    154s] <CMD> zoomBox -3.57850 148.49550 2.58000 151.65800
[05/08 12:33:38    154s] <CMD> zoomBox -1.63350 149.11650 1.10050 150.52050
[05/08 12:33:38    154s] <CMD> deselectAll
[05/08 12:33:38    154s] <CMD> selectObject IO_Pin {byp_alu_rs3_data_e[0]}
[05/08 12:33:38    154s] <CMD> deselectAll
[05/08 12:33:38    154s] <CMD> selectObject IO_Pin {byp_alu_rs3_data_e[0]}
[05/08 12:33:40    154s] <CMD> zoomBox -12.32600 145.85550 4.01300 154.24600
[05/08 12:33:40    155s] <CMD> zoomBox -55.57750 132.46550 14.97100 168.69450
[05/08 12:33:40    155s] <CMD> zoomBox -149.01300 104.50450 38.04800 200.56600
[05/08 12:33:41    155s] <CMD> zoomBox -338.85550 50.13150 82.73400 266.63050
[05/08 12:33:41    155s] <CMD> zoomBox -675.40000 -33.20550 132.23400 381.53850
[05/08 12:33:42    155s] <CMD> pan 353.55200 557.20600
[05/08 12:33:43    155s] <CMD> zoomBox 79.06600 32.15350 383.66550 188.57450
[05/08 12:33:44    155s] <CMD> zoomBox 226.79050 92.93150 324.43900 143.07700
[05/08 12:33:44    156s] <CMD> zoomBox 260.49550 109.51400 303.82300 131.76400
[05/08 12:33:44    156s] <CMD> zoomBox 268.46100 113.22950 299.76550 129.30550
[05/08 12:33:45    156s] <CMD> zoomBox 271.58350 114.68100 298.19250 128.34550
[05/08 12:33:45    156s] <CMD> zoomBox 283.34200 119.71400 293.37850 124.86800
[05/08 12:33:46    156s] <CMD> zoomBox 288.13750 121.79000 291.35650 123.44300
[05/08 12:33:46    156s] <CMD> zoomBox 289.16550 122.26950 290.84600 123.13250
[05/08 12:33:47    156s] <CMD> deselectAll
[05/08 12:33:47    156s] <CMD> selectObject IO_Pin {exu_ifu_brpc_e[39]}
[05/08 12:34:40    161s] <CMD> zoomBox 288.10600 121.69200 291.89350 123.63700
[05/08 12:34:41    161s] <CMD> zoomBox 285.60450 120.04500 294.14350 124.43000
[05/08 12:34:41    161s] <CMD> zoomBox 284.81700 119.52200 294.86300 124.68100
[05/08 12:34:41    161s] <CMD> zoomBox 282.79600 118.16700 296.70100 125.30750
[05/08 12:34:42    161s] <CMD> zoomBox 276.08800 113.50350 302.72750 127.18350
[05/08 12:34:42    161s] <CMD> zoomBox 273.61150 111.77850 304.95250 127.87300
[05/08 12:34:42    161s] <CMD> zoomBox 270.69800 109.74600 307.57000 128.68100
[05/08 12:34:43    161s] <CMD> zoomBox 267.27000 107.35550 310.64950 129.63200
[05/08 12:34:43    161s] <CMD> zoomBox 263.23750 104.54250 314.27250 130.75050
[05/08 12:34:43    161s] <CMD> zoomBox 252.91100 97.34050 323.54850 133.61500
[05/08 12:34:44    162s] <CMD> zoomBox 238.55850 87.47800 336.32800 137.68550
[05/08 12:34:45    162s] <CMD> zoomBox 229.46950 81.28400 344.49300 140.35200
[05/08 12:34:45    162s] <CMD> zoomBox 218.72800 74.29000 354.05000 143.78200
[05/08 12:34:46    162s] <CMD> zoomBox 238.55350 78.43250 336.32400 128.64050
[05/08 12:34:46    162s] <CMD> zoomBox 246.29650 80.05500 329.40150 122.73200
[05/08 12:34:47    162s] <CMD> zoomBox 252.87750 81.46400 323.51700 117.73950
[05/08 12:34:47    162s] <CMD> zoomBox 258.46500 82.74450 318.50900 113.57900
[05/08 12:34:47    162s] <CMD> zoomBox 267.29150 84.90150 310.67400 107.17950
[05/08 12:34:47    162s] <CMD> zoomBox 282.87000 89.19050 296.77850 96.33300
[05/08 12:34:48    162s] <CMD> zoomBox 287.73900 90.69000 292.19850 92.98000
[05/08 12:34:49    163s] <CMD> zoomBox 288.39400 90.90500 291.61600 92.55950
[05/08 12:34:50    163s] <CMD> zoomBox 288.86700 91.06050 291.19500 92.25600
[05/08 12:34:51    163s] <CMD> deselectAll
[05/08 12:34:51    163s] <CMD> selectObject IO_Pin alu_ecl_cout32_e
[05/08 12:35:20    166s] <CMD> deselectAll
[05/08 12:35:20    166s] <CMD> selectObject IO_Pin alu_ecl_cout64_e_l
[05/08 12:35:21    166s] <CMD> zoomBox 287.35450 90.02100 292.60300 92.71650
[05/08 12:35:22    166s] <CMD> zoomBox 284.88150 88.35650 294.93650 93.52000
[05/08 12:35:22    166s] <CMD> zoomBox 279.93550 85.60750 299.19900 95.50000
[05/08 12:35:23    166s] <CMD> zoomBox 278.11150 84.80600 300.77500 96.44450
[05/08 12:35:24    166s] <CMD> zoomBox 281.46150 85.97950 297.83650 94.38850
[05/08 12:35:24    167s] <CMD> zoomBox 286.24750 87.63250 293.51400 91.36400
[05/08 12:35:25    167s] <CMD> zoomBox 288.04150 88.36400 291.83500 90.31200
[05/08 12:35:25    167s] <CMD> zoomBox 288.33550 88.48200 291.56000 90.13800
[05/08 12:35:26    167s] <CMD> zoomBox 279.95600 85.10650 299.22850 95.00350
[05/08 12:35:28    167s] <CMD> zoomBox 287.16150 87.76350 292.41450 90.46100
[05/08 12:35:28    167s] <CMD> zoomBox 288.81150 88.50200 290.79400 89.52000
[05/08 12:35:29    167s] <CMD> deselectAll
[05/08 12:35:29    167s] <CMD> selectPhyPin 289.4800 89.1650 290.0000 89.2450 3 alu_ecl_adderin2_63_e
[05/08 12:35:30    167s] <CMD> deselectAll
[05/08 12:35:30    167s] <CMD> selectObject IO_Pin alu_ecl_adderin2_63_e
[05/08 12:35:44    169s] <CMD> deselectAll
[05/08 12:35:45    169s] <CMD> zoomBox 289.18800 88.75500 290.40700 89.38100
[05/08 12:35:46    169s] <CMD> zoomBox 288.19350 88.08600 291.42700 89.74650
[05/08 12:35:48    169s] <CMD> pan -0.02100 -200.82700
[05/08 12:35:48    169s] <CMD> zoomBox 285.36550 86.01450 293.93950 90.41750
[05/08 12:35:49    170s] <CMD> pan -0.34550 -202.29500
[05/08 12:35:49    170s] <CMD> zoomBox 281.84300 81.68900 295.80400 88.85850
[05/08 12:35:50    170s] <CMD> zoomBox 278.65950 81.16650 297.98250 91.08950
[05/08 12:35:56    171s] <CMD> zoomBox 283.23650 81.65200 295.10350 87.74600
[05/08 12:35:56    171s] <CMD> zoomBox 286.56400 82.17700 292.75950 85.35850
[05/08 12:35:57    171s] <CMD> zoomBox 288.53950 82.49900 291.28900 83.91100
[05/08 12:35:57    171s] <CMD> zoomBox 288.76100 82.53800 291.09850 83.73850
[05/08 12:36:00    171s] <CMD> zoomBox 286.35550 81.65750 294.93650 86.06400
[05/08 12:36:00    171s] <CMD> zoomBox 280.92650 79.62900 303.67950 91.31350
[05/08 12:36:01    172s] <CMD> pan -6.41700 -204.14300
[05/08 12:36:14    173s] <CMD> zoomBox 285.04100 80.56850 292.33600 84.31450
[05/08 12:36:14    173s] <CMD> zoomBox 287.42000 81.66150 291.22850 83.61750
[05/08 12:36:16    173s] <CMD> selectObject IO_Pin {alu_byp_rd_data_e[63]}
[05/08 12:37:10    178s] <CMD> zoomBox 276.43450 78.62500 295.78700 88.56300
[05/08 12:37:11    178s] <CMD> zoomBox 240.04850 68.24700 311.07400 104.72050
[05/08 12:37:11    178s] <CMD> zoomBox 74.57250 26.23400 381.22750 183.71050
[05/08 12:37:13    179s] <CMD> pan 7.19150 -41.88450
[05/08 12:37:14    179s] <CMD> zoomBox 183.90200 75.41050 343.97850 157.61450
[05/08 12:37:14    179s] <CMD> zoomBox 200.60750 83.81350 336.67250 153.68700
[05/08 12:37:15    180s] <CMD> pan -2.37300 -83.41200
[05/08 12:37:15    180s] <CMD> zoomBox 262.37900 138.34050 305.99900 160.74050
[05/08 12:37:16    180s] <CMD> zoomBox 282.52650 145.78650 296.51100 152.96800
[05/08 12:37:16    180s] <CMD> zoomBox 287.26350 147.89650 293.46850 151.08300
[05/08 12:37:16    180s] <CMD> zoomBox 287.69150 148.14700 292.96700 150.85600
[05/08 12:37:17    180s] <CMD> zoomBox 288.59350 148.69750 291.83400 150.36150
[05/08 12:37:17    180s] <CMD> deselectAll
[05/08 12:37:17    180s] <CMD> selectObject IO_Pin {exu_lsu_ldst_va_e[25]}
[05/08 12:37:21    181s] <CMD> zoomBox 282.71750 146.47750 296.71050 153.66350
[05/08 12:37:21    181s] <CMD> zoomBox 257.75550 137.54650 318.17750 168.57500
[05/08 12:37:21    181s] <CMD> zoomBox 173.19500 106.32950 394.93600 220.20000
[05/08 12:37:22    181s] <CMD> pan -91.87000 -68.46550
[05/08 12:37:23    181s] <CMD> panCenter 81.32500 218.60000
[05/08 12:37:23    181s] <CMD> zoomBox -175.47850 99.09650 324.27050 355.73250
[05/08 12:37:24    182s] <CMD> pan -68.21600 207.26100
[05/08 12:37:29    183s] <CMD> setLayerPreference io -isVisible 0
[05/08 12:37:30    183s] <CMD> setLayerPreference io -isVisible 1
[05/08 12:37:35    183s] <CMD> setLayerPreference node_layer -isVisible 0
[05/08 12:37:36    183s] <CMD> setLayerPreference node_layer -isVisible 1
[05/08 12:37:36    183s] <CMD> setLayerPreference node_layer -isVisible 0
[05/08 12:37:37    184s] <CMD> setLayerPreference node_layer -isVisible 1
[05/08 12:38:00    186s] <CMD> zoomBox -207.49800 49.63300 217.28850 267.77350
[05/08 12:38:00    186s] <CMD> zoomBox -176.73100 64.80550 184.33750 250.22500
[05/08 12:38:00    186s] <CMD> zoomBox -78.13600 112.52650 82.07250 194.79850
[05/08 12:38:01    186s] <CMD> zoomBox -18.26000 141.37550 18.84800 160.43150
[05/08 12:38:02    187s] <CMD> zoomBox -6.89300 146.59850 7.10400 153.78650
[05/08 12:38:02    187s] <CMD> zoomBox -5.86200 147.05050 6.03600 153.16050
[05/08 12:38:03    187s] <CMD> zoomBox -2.27050 148.66400 2.21850 150.96900
[05/08 12:38:03    187s] <CMD> zoomBox -1.05600 149.19550 0.93650 150.21850
[05/08 12:38:21    188s] <CMD> deselectAll
[05/08 12:38:21    188s] <CMD> selectObject IO_Pin {byp_alu_rs3_data_e[0]}
[05/08 12:38:26    189s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu May  8 12:38:26 2025
  Total CPU time:     0:03:14
  Total real time:    0:16:46
  Peak memory (main): 2134.93MB

[05/08 12:38:26    189s] 
[05/08 12:38:26    189s] *** Memory Usage v#1 (Current mem = 2416.125M, initial mem = 485.867M) ***
[05/08 12:38:26    189s] 
[05/08 12:38:26    189s] *** Summary of all messages that are not suppressed in this session:
[05/08 12:38:26    189s] Severity  ID               Count  Summary                                  
[05/08 12:38:26    189s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/08 12:38:26    189s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/08 12:38:26    189s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[05/08 12:38:26    189s] WARNING   IMPSYT-4001          1  init_cpf_file '%s' specified along with ...
[05/08 12:38:26    189s] WARNING   IMPESI-3311      31298  Pin %s of Cell %s for timing library %s ...
[05/08 12:38:26    189s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/08 12:38:26    189s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[05/08 12:38:26    189s] WARNING   IMPOPT-7098        132  WARNING: %s is an undriven net with %d f...
[05/08 12:38:26    189s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/08 12:38:26    189s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[05/08 12:38:26    189s] WARNING   IMPCTE-104           2  The constraint mode of this inactive vie...
[05/08 12:38:26    189s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/08 12:38:26    189s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/08 12:38:26    189s] WARNING   TA-976               2  Path groups asserted by the group_path c...
[05/08 12:38:26    189s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/08 12:38:26    189s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/08 12:38:26    189s] *** Message Summary: 31492 warning(s), 2 error(s)
[05/08 12:38:26    189s] 
[05/08 12:38:26    189s] --- Ending "Innovus" (totcpu=0:03:09, real=0:16:45, mem=2416.1M) ---
