// Seed: 2061005263
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  type_6(
      1, 1
  );
  logic id_5;
  assign id_1 = 1;
endmodule
