<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="31" Lut="78" T_Register="1984(31)" T_Alu="250(0)" T_Lut="5368(78)" T_Bsram="14(0)">
 <SubModule name="cpu_1" Register="542" Alu="64" Lut="1709" T_Register="1534(542)" T_Alu="188(64)" T_Lut="3027(1709)">
  <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1060" T_Register="992(992)" T_Alu="10(10)" T_Lut="1060(1060)"/>
  <SubModule name="SignExtendSelector" Lut="44" T_Lut="44(44)"/>
  <SubModule name="control_stall_id" Alu="10" Lut="1" T_Alu="10(10)" T_Lut="1(1)"/>
  <SubModule name="cpu_alu" Alu="84" Lut="120" T_Alu="84(84)" T_Lut="120(120)"/>
  <SubModule name="control_bypass_ex" Alu="20" T_Alu="20(20)"/>
  <SubModule name="mem_write_selector" Lut="93" T_Lut="93(93)"/>
 </SubModule>
 <SubModule name="bu" Lut="354" T_Lut="354(354)"/>
 <SubModule name="mem" Register="84" Lut="99" Bsram="8" T_Register="84(84)" T_Lut="99(99)" T_Bsram="8(8)"/>
 <SubModule name="bm" Register="1" Lut="2" T_Register="1(1)" T_Lut="2(2)"/>
 <SubModule name="flashController" Register="91" Lut="377" T_Register="218(91)" T_Lut="583(377)">
  <SubModule name="navigator" Register="127" Lut="206" T_Register="127(127)" T_Lut="206(206)"/>
 </SubModule>
 <SubModule name="programMemory_inst" Lut="13" T_Lut="13(13)" T_Bsram="4(0)">
  <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
 </SubModule>
 <SubModule name="slower_clock"/>
 <SubModule name="D1" Register="30" Lut="1170" T_Register="30(30)" T_Lut="1170(1170)" T_Bsram="2(0)">
  <SubModule name="text_Buffer" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="attributes_Buffer" Bsram="1" T_Bsram="1(1)"/>
 </SubModule>
 <SubModule name="counter1mhz" Register="43" Alu="31" Lut="22" T_Register="43(43)" T_Alu="31(31)" T_Lut="22(22)"/>
 <SubModule name="counter27mhz" Register="43" Alu="31" Lut="20" T_Register="43(43)" T_Alu="31(31)" T_Lut="20(20)"/>
</Module>
