Cites,Authors,Title,Year,Source,Publisher,ArticleURL,CitesURL,GSRank,QueryDate,Type,DOI,ISSN,CitationURL,Volume,Issue,StartPage,EndPage,ECC,CitesPerYear,CitesPerAuthor,AuthorCount,Age,Abstract
4667,"C Lattner, V Adve","LLVM: A compilation framework for lifelong program analysis & transformation",2004,"… on Code Generation and Optimization, 2004 …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1281665/","https://scholar.google.com/scholar?cites=7792455789532680075&as_sdt=2005&sciodt=0,5&hl=en",1,"2020-05-04 20:16:33","","","","",,,,,4667,291.69,2334,2,16,"We describe LLVM (low level virtual machine), a compiler framework designed to support transparent, lifelong program analysis and transformation for arbitrary programs, by providing high-level information to compiler transformations at compile-time, link-time, run …"
417,"RL Bocchino Jr, VS Adve, D Dig, SV Adve…","A type and effect system for deterministic parallel Java",2009,"Proceedings of the 24th …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1640089.1640097","https://scholar.google.com/scholar?cites=15921632398125067058&as_sdt=2005&sciodt=0,5&hl=en",2,"2020-05-04 20:16:33","","","","",,,,,417,37.91,83,5,11,"Today's shared-memory parallel programming models are complex and error-prone. While many parallel programs are intended to be deterministic, unanticipated thread interleavings can lead to subtle bugs and nondeterministic semantics. In this paper, we demonstrate that a …"
284,"ML Li, P Ramachandran, SK Sahoo, SV Adve…","Understanding the propagation of hard errors to software and implications for resilient system design",2008,"ACM Sigplan …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1353536.1346315","https://scholar.google.com/scholar?cites=14711662122589434157&as_sdt=2005&sciodt=0,5&hl=en",3,"2020-05-04 20:16:33","","","","",,,,,284,23.67,57,5,12,"With continued CMOS scaling, future shipped hardware will be increasingly vulnerable to in-the-field faults. To be broadly deployable, the hardware reliability solution must incur low overheads, precluding use of expensive redundancy. We explore a cooperative hardware …"
260,"C Lattner, A Lenharth, V Adve","Making context-sensitive points-to analysis with heap cloning practical for the real world",2007,"ACM SIGPLAN Notices","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1273442.1250766","https://scholar.google.com/scholar?cites=9992845494430916262&as_sdt=2005&sciodt=0,5&hl=en",4,"2020-05-04 20:16:33","","","","",,,,,260,20.00,87,3,13,"Context-sensitive pointer analysis algorithms with full"" heapcloning"" are powerful but are widely considered to be too expensive to include in production compilers. This paper shows, for the first time, that a context-sensitive, field-sensitive algorithm with fullheap cloning (by …"
231,"D Dhurjati, V Adve","Backwards-compatible array bounds checking for C with very low overhead",2006,"Proceedings of the 28th international conference on …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1134285.1134309","https://scholar.google.com/scholar?cites=6689510859136035679&as_sdt=2005&sciodt=0,5&hl=en",7,"2020-05-04 20:16:33","","","","",,,,,231,16.50,116,2,14,"The problem of enforcing correct usage of array and pointer references in C and C++ programs remains unsolved. The approach proposed by Jones and Kelly (extended by Ruwase and Lam) is the only one we know of that does not require significant manual …"
218,"RL Bocchino Jr, VS Adve, SV Adve, M Snir","Parallel programming must be deterministic by default",2009,"Proceedings of the First …","usenix.org","https://www.usenix.org/legacy/events/hotpar09/tech/full_papers/bocchino/bocchino.pdf","https://scholar.google.com/scholar?cites=4028847659017502290&as_sdt=2005&sciodt=0,5&hl=en",5,"2020-05-04 20:16:33","PDF","","","",,,,,218,19.82,55,4,11,"In today's widely used parallel programming models, subtle programming errors can lead to unintended nondeterministic behavior and hard to catch bugs. In contrast, we argue for a parallel programming model that is deterministic by default: deterministic behavior is …"
216,"VS Adve, MK Vernon","Performance analysis of mesh interconnection networks with deterministic routing",1994,"IEEE Transactions on Parallel and …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/277793/","https://scholar.google.com/scholar?cites=454845083838614589&as_sdt=2005&sciodt=0,5&hl=en",6,"2020-05-04 20:16:33","","","","",,,,,216,8.31,108,2,26,"This paper develops detailed analytical performance models for k-ary n-cube networks with single-hit or infinite buffers, wormhole routing, and the nonadaptive deadlock-free routing scheme proposed by Dally and Seitz (1987). In contrast to previous performance studies of …"
213,"C Lattner, V Adve","Automatic pool allocation: improving performance by controlling data structure layout in the heap",2005,"ACM Sigplan Notices","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1064978.1065027","https://scholar.google.com/scholar?cites=14178581939212029114&as_sdt=2005&sciodt=0,5&hl=en",9,"2020-05-04 20:16:33","","","","",,,,,213,14.20,107,2,15,"This paper describes Automatic Pool Allocation, a transformation framework that segregates distinct instances of heap-based data structures into seperate memory pools and allows heuristics to be used to partially control the internal layout of those data structures. The …"
195,"RL Bocchino, VS Adve, BL Chamberlain","Software transactional memory for large scale clusters",2008,"Proceedings of the 13th ACM …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1345206.1345242","https://scholar.google.com/scholar?cites=7278535489602732100&as_sdt=2005&sciodt=0,5&hl=en",8,"2020-05-04 20:16:33","","","","",,,,,195,16.25,65,3,12,"While there has been extensive work on the design of software transactional memory (STM) for cache coherent shared memory systems, there has been no work on the design of an STM system for very large scale platforms containing potentially thousands of nodes. In this …"
180,"B Choi, R Komuravelli, H Sung…","DeNovo: Rethinking the memory hierarchy for disciplined parallelism",2011,"2011 International …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/6113797/","https://scholar.google.com/scholar?cites=14926193864334614106&as_sdt=2005&sciodt=0,5&hl=en",10,"2020-05-04 20:16:33","","","","",,,,,180,20.00,45,4,9,"For parallelism to become tractable for mass programmers, shared-memory languages and environments must evolve to enforce disciplined practices that ban"" wild shared-memory behaviors;''eg, unstructured parallelism, arbitrary data races, and ubiquitous non …"
179,"D Dhurjati, S Kowshik, V Adve","SAFECode: Enforcing alias analysis for weakly typed languages",2006,"ACM SIGPLAN Notices","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1133255.1133999","https://scholar.google.com/scholar?cites=16575203586783384848&as_sdt=2005&sciodt=0,5&hl=en",12,"2020-05-04 20:16:33","","","","",,,,,179,12.79,60,3,14,"Static analysis of programs in weakly typed languages such as C and C++ is generally not sound because of possible memory errors due to dangling pointer references, uninitialized pointers, and array bounds overflow. We describe a compilation strategy for standard C …"
178,"J Criswell, N Dautenhahn…","KCoFI: Complete control-flow integrity for commodity operating system kernels",2014,"2014 IEEE Symposium on …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/6956571/","https://scholar.google.com/scholar?cites=18423637760752522851&as_sdt=2005&sciodt=0,5&hl=en",13,"2020-05-04 20:16:33","","","","",,,,,178,29.67,59,3,6,"We present a new system, KCoFI, that is the first we know of to provide complete Control-Flow Integrity protection for commodity operating systems without using heavyweight complete memory safety. Unlike previous systems, KCoFI protects commodity operating …"
175,"J Criswell, A Lenharth, D Dhurjati, V Adve","Secure virtual architecture: A safe execution environment for commodity operating systems",2007,"Proceedings of twenty-first …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1294261.1294295","https://scholar.google.com/scholar?cites=1012899715039262089&as_sdt=2005&sciodt=0,5&hl=en",14,"2020-05-04 20:16:33","","","","",,,,,175,13.46,44,4,13,"This paper describes an efficient and robust approach to provide a safe execution environment for an entire operating system, such as Linux, and all its applications. The approach, which we call Secure Virtual Architecture (SVA), defines a virtual, low-level, typed …"
173,"VS Adve, J Mellor-Crummey…","An integrated compilation and performance analysis environment for data parallel programs",1995,"… '95: Proceedings of …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1383186/","https://scholar.google.com/scholar?cites=12836862509460556970&as_sdt=2005&sciodt=0,5&hl=en",11,"2020-05-04 20:16:33","","","","",,,,,173,6.92,58,3,25,"Supporting source-level performance analysis of programs written in data-parallel languages requires a unique degree of integration between compilers and performance analysis tools. Compilers for languages such as High Performance Fortran infer parallelism …"
167,"W Dietz, P Li, J Regehr, V Adve","Understanding integer overflow in C/C++",2015,"ACM Transactions on Software …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2743019","https://scholar.google.com/scholar?cites=5740291445656800053&as_sdt=2005&sciodt=0,5&hl=en",16,"2020-05-04 20:16:33","","","","",,,,,167,33.40,42,4,5,"Integer overflow bugs in C and C++ programs are difficult to track down and may lead to fatal errors or exploitable vulnerabilities. Although a number of tools for finding these bugs exist, the situation is complicated because not all overflows are bugs. Better tools need to be …"
157,"SK Sahoo, ML Li, P Ramachandran…","Using likely program invariants to detect hardware errors",2008,"… and Networks With …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/4630072/","https://scholar.google.com/scholar?cites=6472874903595090409&as_sdt=2005&sciodt=0,5&hl=en",15,"2020-05-04 20:16:33","","","","",,,,,157,13.08,39,4,12,"In the near future, hardware is expected to become increasingly vulnerable to faults due to continuously decreasing feature size. Software-level symptoms have previously been used to detect permanent hardware faults. However, they can not detect a small fraction of faults …"
153,"SV Adve","Designing memory consistency models for shared-memory multiprocessors",1993,"","cs.wisc.edu","https://scholar.google.comftp://ftp.cs.wisc.edu/markhill/Theses/sarita_adve.pdf","https://scholar.google.com/scholar?cites=17398644783040955794&as_sdt=2005&sciodt=0,5&hl=en",19,"2020-05-04 20:16:33","PDF","","","",,,,,153,5.67,153,1,27,"The memory consistency model (or memory model) of a shared-memory multiprocessor system influences both the performance and the programmability of the system. The simplest and most intuitive model for programmers, sequential consistency, restricts the use of many …"
146,"V Adve, J Mellor-Crummey","Using integer sets for data-parallel program analysis and optimization",1998,"Proceedings of the ACM SIGPLAN 1998 …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/277650.277721","https://scholar.google.com/scholar?cites=6845061665795053423&as_sdt=2005&sciodt=0,5&hl=en",17,"2020-05-04 20:16:33","","","","",,,,,146,6.64,73,2,22,"In this paper, we describe our experience with using an abstract integer-set framework to develop the Rice dHPF compiler, a compiler for High Performance Fortran. We present simple, yet general formulations of the major computation partitioning and communication …"
128,"VS Adve, R Bagrodia, JC Browne…","POEMS: End-to-end performance design of large parallel adaptive computational systems",2000,"IEEE transactions on …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/881716/","https://scholar.google.com/scholar?cites=16333445164729852150&as_sdt=2005&sciodt=0,5&hl=en",18,"2020-05-04 20:16:33","","","","",,,,,128,6.40,32,4,20,"The POEMS project is creating an environment for end-to-end performance modeling of complex parallel and distributed systems, spanning the domains of application software, runtime and operating system software, and hardware architecture. Toward this end, the …"
128,"D Dhurjati, S Kowshik, V Adve, C Lattner","Memory safety without runtime checks or garbage collection",2003,"Proceedings of the 2003 ACM …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/780732.780743","https://scholar.google.com/scholar?cites=2148692892959567788&as_sdt=2005&sciodt=0,5&hl=en",20,"2020-05-04 20:16:33","","","","",,,,,128,7.53,32,4,17,"Traditional approaches to enforcing memory safety of programs rely heavily on runtime checks of memory accesses and on garbage collection, both of which are unattractive for embedded applications. The long-term goal of our work is to enable 100% static …"
126,"J Criswell, N Dautenhahn, V Adve","Virtual ghost: Protecting applications from hostile operating systems",2014,"ACM SIGARCH Computer …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2654822.2541986","https://scholar.google.com/scholar?cites=3489656307598355430&as_sdt=2005&sciodt=0,5&hl=en",21,"2020-05-04 20:16:33","","","","",,,,,126,21.00,42,3,6,"Applications that process sensitive data can be carefully designed and validated to be difficult to attack, but they are usually run on monolithic, commodity operating systems, which may be less secure. An OS compromise gives the attacker complete access to all of an …"
111,"V Adve, C Lattner, M Brukman…","LLVA: A low-level virtual instruction set architecture",2003,"… . 36th Annual IEEE …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1253196/","https://scholar.google.com/scholar?cites=16000149251057185230&as_sdt=2005&sciodt=0,5&hl=en",24,"2020-05-04 20:16:33","","","","",,,,,111,6.53,28,4,17,"A virtual instruction set architecture (V-ISA) implemented via a processor-specific software translation layer can provide great flexibility to processor designers. Recent examples such as Crusoe and DAISY, however, have used existing hardware instruction sets as virtual …"
107,"SV Adve, VS Adve, MD Hill, MK Vernon","Comparison of hardware and software cache coherence schemes",1991,"ACM SIGARCH Computer …","dl.acm.org","https://dl.acm.org/doi/pdf/10.1145/115953.115982","https://scholar.google.com/scholar?cites=18290198900204461843&as_sdt=2005&sciodt=0,5&hl=en",22,"2020-05-04 20:16:33","PDF","","","",,,,,107,3.69,27,4,29,"We use mean value analysis models to compare representative hardware and software cache coherence schemes for a large-scale shared-memory system. Our goal is to identify the workloads for which either of the schemes is significantly better. Our methodology …"
106,"Q Yi, V Adve, K Kennedy","Transforming loops to recursion for multi-level memory hierarchies",2000,"Proceedings of the ACM SIGPLAN 2000 …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/349299.349323","https://scholar.google.com/scholar?cites=6718305867229272316&as_sdt=2005&sciodt=0,5&hl=en",25,"2020-05-04 20:16:33","","","","",,,,,106,5.30,35,3,20,"Recently, there have been several experimental and theoretical results showing significant performance benefits of recursive algorithms on both multi-level memory hierarchies and on shared-memory systems. In particular, such algorithms have the data reuse characteristics of …"
103,"H Abdel-Shafi, J Hall, SV Adve…","An evaluation of fine-grain producer-initiated communication in cache-coherent multiprocessors",1997,"… Symposium on High …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/569661/","https://scholar.google.com/scholar?cites=11778356430708649103&as_sdt=2005&sciodt=0,5&hl=en",23,"2020-05-04 20:16:33","","","","",,,,,103,4.48,26,4,23,"Prefetching is a widely used consumer-initiated mechanism to hide communication latency in shared-memory multiprocessors. However, prefetching is inapplicable or insufficient for some communication patterns such as irregular communication, pipelined loops, and …"
102,"V Adve, G Jin, J Mellor-Crummey…","High performance Fortran compilation techniques for parallelizing scientific codes",1998,"SC'98: Proceedings of …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1437298/","https://scholar.google.com/scholar?cites=3829435977293644531&as_sdt=2005&sciodt=0,5&hl=en",26,"2020-05-04 20:16:33","","","","",,,,,102,4.64,26,4,22,"With current compilers for High Performance Fortran (HPF), substantial restructuring and hand-optimization may be required to obtain acceptable performance from an HPF port of an existing Fortran application. A key goal of the Rice dHPF compiler project is to develop …"
100,"D Dhurjati, V Adve","Efficiently detecting all dangling pointer uses in production servers",2006,"International Conference on Dependable …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1633516/","https://scholar.google.com/scholar?cites=3227538109626097845&as_sdt=2005&sciodt=0,5&hl=en",28,"2020-05-04 20:16:33","","","","",,,,,100,7.14,50,2,14,"In this paper, we propose a novel technique to detect all dangling pointer uses at run-time that is efficient enough for production use in server codes. One idea (previously used by electric fence, PageHeap) is to use a new virtual page for each allocation of the program …"
98,"VS Adve, MK Vernon","Parallel program performance prediction using deterministic task graph analysis",2004,"ACM Transactions on Computer Systems (TOCS)","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/966785.966788","https://scholar.google.com/scholar?cites=12148889308833425473&as_sdt=2005&sciodt=0,5&hl=en",27,"2020-05-04 20:16:33","","","","",,,,,98,6.13,49,2,16,"In this article, we consider analytical techniques for predicting detailed performance characteristics of a single shared memory parallel program for a particular input. Analytical models for parallel programs have been successful at providing simple qualitative insights …"
86,"VS Adve","Analyzing the behavior and performance of parallel programs",1993,"","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.42.1011&rep=rep1&type=pdf","https://scholar.google.com/scholar?cites=1199832064783429052&as_sdt=2005&sciodt=0,5&hl=en",30,"2020-05-04 20:16:33","BOOK","","","",,,,,86,3.19,86,1,27,"An analytical performance model for parallel programs can provide qualitative insight as well as efficient quantitative evaluation and prediction of parallel program performance. While stochastic models for parallel programs can represent execution time variance due to …"
85,"RL Bocchino Jr, S Heumann, N Honarmand…","Safe nondeterminism in a deterministic-by-default parallel language",2011,"ACM SIGPLAN …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1925844.1926447","https://scholar.google.com/scholar?cites=16454356247764688588&as_sdt=2005&sciodt=0,5&hl=en",29,"2020-05-04 20:16:33","","","","",,,,,85,9.44,21,4,9,"A number of deterministic parallel programming models with strong safety guarantees are emerging, but similar support for nondeterministic algorithms, such as branch and bound search, remains an open question. We present a language together with a type and effect …"
84,"SK Sahoo, J Criswell, C Geigle, V Adve","Using likely invariants for automated software fault localization",2013,"Proceedings of the eighteenth …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2451116.2451131","https://scholar.google.com/scholar?cites=101753267842818110&as_sdt=2005&sciodt=0,5&hl=en",31,"2020-05-04 20:16:33","","","","",,,,,84,12.00,21,4,7,"We propose an automatic diagnosis technique for isolating the root cause (s) of software failures. We use likely program invariants, automatically generated using correct inputs that are close to the fault-triggering input, to select a set of candidate program locations which …"
82,"N Dautenhahn, T Kasampalis, W Dietz…","Nested kernel: An operating system architecture for intra-kernel privilege separation",2015,"Proceedings of the …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2694344.2694386","https://scholar.google.com/scholar?cites=9884064991175871650&as_sdt=2005&sciodt=0,5&hl=en",33,"2020-05-04 20:16:33","","","","",,,,,82,16.40,21,4,5,"Monolithic operating system designs undermine the security of computing systems by allowing single exploits anywhere in the kernel to enjoy full supervisor privilege. The nested kernel operating system architecture addresses this problem by"" nesting"" a small isolated …"
81,"S Kowshik, D Dhurjati, V Adve","Ensuring code safety without runtime checks for real-time control systems",2002,"… of the 2002 international conference on …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/581630.581678","https://scholar.google.com/scholar?cites=12114438771511217382&as_sdt=2005&sciodt=0,5&hl=en",32,"2020-05-04 20:16:33","","","","",,,,,81,4.50,27,3,18,"This paper considers the problem of providing safe programming support and enabling secure online software upgrades for control software in real-time control systems. In such systems, offline techniques for ensuring code safety are greatly preferable to online …"
77,"C Lattner, V Adve","The LLVM compiler framework and infrastructure tutorial",2004,"International Workshop on Languages and Compilers …","Springer","https://link.springer.com/chapter/10.1007/11532378_2","https://scholar.google.com/scholar?cites=12193634404671941555&as_sdt=2005&sciodt=0,5&hl=en",34,"2020-05-04 20:16:33","","","","",,,,,77,4.81,39,2,16,"Abstract The LLVM Compiler Infrastructure (http://llvm. cs. uiuc. edu) is a robust system that is well suited for a wide variety of research and development work. This brief paper introduces the LLVM system and provides pointers to more extensive documentation …"
67,"VS Adve, MK Vernon","The influence of random delays on parallel execution times",1993,"ACM SIGMETRICS Performance Evaluation …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/166962.166982","https://scholar.google.com/scholar?cites=794307900719948747&as_sdt=2005&sciodt=0,5&hl=en",35,"2020-05-04 20:16:33","","","","",,,,,67,2.48,34,2,27,"Stochastic models are widely used for the performance evaluation of parallel programs and systems. The stochastic assumptions in such models exe intended to represent non-deterministic processing requirements as well as random delays due to inter-process …"
67,"Q Yi, K Kennedy, V Adve","Transforming complex loop nests for locality",2004,"The Journal Of Supercomputing","Springer","https://link.springer.com/article/10.1023/B:SUPE.0000011386.69245.f5","https://scholar.google.com/scholar?cites=17032098188251299871&as_sdt=2005&sciodt=0,5&hl=en",36,"2020-05-04 20:16:33","","","","",,,,,67,4.19,22,3,16,"Over the past 20 years, increases in processor speed have dramatically outstripped performance increases for standard memory chips. To bridge this gap, compilers must optimize applications so that data fetched into caches are reused before being displaced …"
66,"C Lattner, V Adve","LLVM language reference manual",2006,"","","","https://scholar.google.com/scholar?cites=14604361661643370827&as_sdt=2005&sciodt=0,5&hl=en",38,"2020-05-04 20:16:33","CITATION","","","",,,,,66,4.71,33,2,14,""
65,"SK Sahoo, J Criswell, V Adve","An empirical study of reported bugs in server software with implications for automated bug diagnosis",2010,"2010 ACM/IEEE 32nd …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/6062116/","https://scholar.google.com/scholar?cites=4326653918923363664&as_sdt=2005&sciodt=0,5&hl=en",40,"2020-05-04 20:16:33","","","","",,,,,65,6.50,22,3,10,"Reproducing bug symptoms is a prerequisite for performing automatic bug diagnosis. Do bugs have characteristics that ease or hinder automatic bug diagnosis? In this paper, we conduct a thorough empirical study of several key characteristics of bugs that affect …"
63,"ML Li, P Ramachandran, SK Sahoo…","Trace-based microarchitecture-level diagnosis of permanent hardware faults",2008,"… and Networks With …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/4630067/","https://scholar.google.com/scholar?cites=2883778092414856785&as_sdt=2005&sciodt=0,5&hl=en",37,"2020-05-04 20:16:33","","","","",,,,,63,5.25,16,4,12,"As devices continue to scale, future shipped hardware will likely fail due to in-the-field hardware faults. As traditional redundancy-based hardware reliability solutions that tackle these faults will be too expensive to be broadly deployable, recent research has focused on …"
63,"A Lenharth, VS Adve, ST King","Recovery domains: an organizing principle for recoverable operating systems",2009,"ACM Sigplan Notices","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1508284.1508251","https://scholar.google.com/scholar?cites=2067145463511610868&as_sdt=2005&sciodt=0,5&hl=en",39,"2020-05-04 20:16:33","","","","",,,,,63,5.73,21,3,11,"We describe a strategy for enabling existing commodity operating systems to recover from unexpected run-time errors in nearly any part of the kernel, including core kernel components. Our approach is dynamic and request-oriented; it isolates the effects of a fault …"
61,"C Lattner, V Adve","The LLVM instruction set and compilation strategy",2002,"CS Dept., Univ. of Illinois at Urbana-Champaign, Tech …","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.58.40&rep=rep1&type=pdf","https://scholar.google.com/scholar?cites=8368262191765515448&as_sdt=2005&sciodt=0,5&hl=en",41,"2020-05-04 20:16:33","PDF","","","",,,,,61,3.39,31,2,18,"This document introduces the LLVM compiler infrastructure and instruction set, a simple approach that enables sophisticated code transformations at link time, runtime, and in the field. It is a pragmatic approach to compilation, interfering with programmers and tools as …"
58,"D Dhurjati, S Kowshik, V Adve, C Lattner","Memory safety without garbage collection for embedded applications",2005,"ACM Transactions on …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1053271.1053275","https://scholar.google.com/scholar?cites=17050041854011462929&as_sdt=2005&sciodt=0,5&hl=en",44,"2020-05-04 20:16:33","","","","",,,,,58,3.87,15,4,15,"Traditional approaches to enforcing memory safety of programs rely heavily on run-time checks of memory accesses and on garbage collection, both of which are unattractive for embedded applications. The goal of our work is to develop advanced compiler techniques …"
57,"V Adve, A Carle, E Granston, S Hiranandani…","Requirements for data-parallel programming environments",1994,"","apps.dtic.mil","https://apps.dtic.mil/docs/citations/ADA470524","https://scholar.google.com/scholar?cites=9033887030743278319&as_sdt=2005&sciodt=0,5&hl=en",42,"2020-05-04 20:16:33","","","","",,,,,57,2.19,11,5,26,"Over the past decade, research in programming systems to support scalable parallel computation has sought ways to provide an efficient machine-independent programming model. Initial efforts concentrated on automatic detection of parallelism using extensions to …"
57,"V Adve, VV Lam, B Ensink","Language and compiler support for adaptive distributed applications",2001,"ACM SIGPLAN Notices","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/384196.384229","https://scholar.google.com/scholar?cites=8558608511095644876&as_sdt=2005&sciodt=0,5&hl=en",43,"2020-05-04 20:16:33","","","","",,,,,57,3.00,19,3,19,"Many distributed applications have to meet their performance or quality-of-service goals in environments where available resources change contantly. Important classes of distributed applications (including distributed multimedia codes, applications for mobile devices, and …"
51,"E Deelman, A Dube, A Hoisie, Y Luo…","POEMS: end-to-end performance design of large parallel adaptive computational systems",1998,"… on Software and …","researchgate.net","https://www.researchgate.net/profile/Rizos_Sakellariou/publication/3188125_POEMS_End-to-end_performance_design_of_large_parallel_adaptive_computational_systems/links/00b4952aba4a9a34e6000000.pdf","https://scholar.google.com/scholar?cites=14504602237371178834&as_sdt=2005&sciodt=0,5&hl=en",45,"2020-05-04 20:16:33","PDF","","","",,,,,51,2.32,10,5,22,"The POEMS project is creating an environment for endto-end performance modeling of complex parallel and distributed systems, spanning the domains of application software, runtime and operating system software, and hardware architecture. To enable end-to-end …"
49,"R Komuravelli, MD Sinclair, J Alsop, M Huzaifa…","Stash: Have your scratchpad and cache it too",2015,"ACM SIGARCH …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2872887.2750374","https://scholar.google.com/scholar?cites=726155759731599310&as_sdt=2005&sciodt=0,5&hl=en",46,"2020-05-04 20:16:33","","","","",,,,,49,9.80,10,5,5,"Heterogeneous systems employ specialization for energy efficiency. Since data movement is expected to be a dominant consumer of energy, these systems employ specialized memories (eg, scratchpads and FIFOs) for better efficiency for targeted data. These memory …"
49,"B Ensink, J Stanley, V Adve","Program control language: a programming language for adaptive distributed applications",2003,"Journal of Parallel and Distributed Computing","Elsevier","https://www.sciencedirect.com/science/article/pii/S0743731503001175","https://scholar.google.com/scholar?cites=10749730547334808069&as_sdt=2005&sciodt=0,5&hl=en",47,"2020-05-04 20:16:33","","","","",,,,,49,2.88,16,3,17,"Many distributed applications must meet stringent performance requirements even when the performance characteristics of the underlying systems and networks vary significantly at runtime. Runtime adaptation can be used to tolerate such changes, but sophisticated …"
41,"B Ensink, V Adve","Coordinating adaptations in distributed systems",2004,"24th International Conference on …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1281611/","https://scholar.google.com/scholar?cites=5450124499655480268&as_sdt=2005&sciodt=0,5&hl=en",48,"2020-05-04 20:16:33","","","","",,,,,41,2.56,21,2,16,"Distributed applications may use sophisticated runtime adaptation strategies to meet their performance or quality-of-service goals. Coordinating an adaptation that involves multiple processes can require complex communication or synchronization, in addition to …"
41,"C Lattner, V Adve","Automatic pool allocation for disjoint data structures",2002,"Proceedings of the 2002 workshop on Memory …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/773146.773041","https://scholar.google.com/scholar?cites=14131715198885408716&as_sdt=2005&sciodt=0,5&hl=en",50,"2020-05-04 20:16:33","","","","",,,,,41,2.28,21,2,18,"This paper presents an analysis technique and a novel program transformation that can enable powerful optimizations for entire linked data structures. The fully automatic transformation converts ordinary programs to use pool (aka region) allocation for heap …"
40,"VS Adve, R Bagrodia, E Deelman…","Compiler-optimized simulation of large-scale applications on high performance architectures",2002,"Journal of Parallel and …","Elsevier","https://www.sciencedirect.com/science/article/pii/S0743731501918003","https://scholar.google.com/scholar?cites=14844161119907908663&as_sdt=2005&sciodt=0,5&hl=en",49,"2020-05-04 20:16:33","","","","",,,,,40,2.22,10,4,18,"In this paper, we propose and evaluate practical, automatic techniques that exploit compiler analysis to facilitate simulation of very large message-passing systems. We use compiler techniques and a compiler-synthesized static task graph model to identify the subset of the …"
40,"V Adve, R Sakellariou","Application representations for multiparadigm performance modeling of large-scale parallel scientific codes",2000,"The International Journal of High …","journals.sagepub.com","https://journals.sagepub.com/doi/abs/10.1177/109434200001400403?casa_token=BBFjzxszd4YAAAAA:x7xa5y-PXCLmu5fCwrH2Xb3KQ6wUd9YiklkC1GU-zVozntmHldTm7nrLu9b85NLKYOKf-IL11Oan0A","https://scholar.google.com/scholar?cites=5441100243263397186&as_sdt=2005&sciodt=0,5&hl=en",53,"2020-05-04 20:16:33","","","","",,,,,40,2.00,20,2,20,"Effective performance prediction for large parallel applications on very large-scale systems requires a comprehensive modeling approach that combines analytical models, simulation models, and measurement for different application and system components. This paper …"
39,"J Criswell, N Geoffray, VS Adve","Memory Safety for Low-Level Software/Hardware Interactions.",2009,"USENIX Security Symposium","static.usenix.org","https://static.usenix.org/event/sec09/tech/full_papers/criswell.pdf","https://scholar.google.com/scholar?cites=8344414903995972366&as_sdt=2005&sciodt=0,5&hl=en",51,"2020-05-04 20:16:33","PDF","","","",,,,,39,3.55,13,3,11,"Abstract Systems that enforce memory safety for today's operating system kernels and other system software do not account for the behavior of low-level software/hardware interactions such as memory-mapped I/O, MMU configuration, and context switching. Bugs in such low …"
39,"M Vakilian, D Dig, R Bocchino…","Inferring method effect summaries for nested heap regions",2009,"2009 IEEE/ACM …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/5431752/","https://scholar.google.com/scholar?cites=3443739637714383357&as_sdt=2005&sciodt=0,5&hl=en",52,"2020-05-04 20:16:33","","","","",,,,,39,3.55,10,4,11,"Effect systems are important for reasoning about the side effects of a program. Although effect systems have been around for decades, they have not been widely adopted in practice because of the large number of annotations that they require. A tool that infers …"
38,"C Lattner, V Adve","Architecture for a next-generation gcc",2003,"GCC Developers' Summit","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.5.9896&rep=rep1&type=pdf#page=121","https://scholar.google.com/scholar?cites=5166044825768734330&as_sdt=2005&sciodt=0,5&hl=en",57,"2020-05-04 20:16:33","PDF","","","",,,,,38,2.24,19,2,17,"This paper presents a design and implementation of a whole-program interprocedural optimizer built in the GCC framework. Through the introduction of a new languageindependent intermediate representation, we extend the current GCC architecture …"
36,"S Adve, VS Adve, G Agha, MI Frank, M Garzarán, J Hart…","Parallel computing research at Illinois: The UPCRC agenda",2008,"Urbana, IL: Univ. Illinois …","","","https://scholar.google.com/scholar?cites=9208425060636371182&as_sdt=2005&sciodt=0,5&hl=en",54,"2020-05-04 20:16:33","CITATION","","","",,,,,36,3.00,5,7,12,""
34,"ML Li, P Ramachandran, SK Sahoo, SV Adve…","Swat: An error resilient system",2008,"Proceedings of …","academia.edu","https://www.academia.edu/download/42845399/08SELSE-Li.pdf","https://scholar.google.com/scholar?cites=16863579667357621432&as_sdt=2005&sciodt=0,5&hl=en",55,"2020-05-04 20:16:33","PDF","","","",,,,,34,2.83,7,5,12,"As devices continue to scale, future shipped hardware is more likely to fail due to in-the-field hardware faults. As traditional redundancy-based hardware reliability solutions are too expensive to be broadly deployable, recent research has focused on low-overhead …"
33,"C Lattner, VS Adve","Transparent pointer compression for linked data structures",2005,"Proceedings of the 2005 workshop on Memory …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1111583.1111587","https://scholar.google.com/scholar?cites=8850403016575631812&as_sdt=2005&sciodt=0,5&hl=en",56,"2020-05-04 20:16:33","","","","",,,,,33,2.20,17,2,15,"bit address spaces are increasingly important for modern applications, but they come at a price: pointers use twice as much memory, reducing the effective cache capacity and memory bandwidth of the system (compared to 32-bit address spaces). This paper presents …"
33,"RL Bocchino, VS Adve","Types, regions, and effects for safe programming with object-oriented parallel frameworks",2011,"European Conference on Object-Oriented …","Springer","https://link.springer.com/chapter/10.1007/978-3-642-22655-7_15","https://scholar.google.com/scholar?cites=3715227323823429807&as_sdt=2005&sciodt=0,5&hl=en",58,"2020-05-04 20:16:33","","","","",,,,,33,3.67,17,2,9,"Object-oriented frameworks can make parallel programming easier by providing generic parallel algorithms such as map, reduce, or pipeline and letting the user fill in the details with sequential code. However, such frameworks can produce incorrect behavior if they are not …"
32,"ST Heumann, VS Adve, S Wang","The tasks with effects model for safe concurrency",2013,"ACM SIGPLAN Notices","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2517327.2442540","https://scholar.google.com/scholar?cites=15838039949446562855&as_sdt=2005&sciodt=0,5&hl=en",59,"2020-05-04 20:16:33","","","","",,,,,32,4.57,11,3,7,"Today's widely-used concurrent programming models either provide weak safety guarantees, making it easy to write code with subtle errors, or are limited in the class of programs that they can express. We propose a new concurrent programming model based …"
32,"E Deelman, R Bargodia…","Improving lookahead in parallel discrete event simulations of large-scale applications using compiler analysis",2001,"… 15th Workshop on …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/924616/","https://scholar.google.com/scholar?cites=826540897987360652&as_sdt=2005&sciodt=0,5&hl=en",60,"2020-05-04 20:16:33","","","","",,,,,32,1.68,11,3,19,"This paper addresses the issue of efficient and accurate performance prediction of large-scale message-passing applications on high performance architectures using simulation. Such simulators are often based on parallel discrete event simulation, typically using the …"
30,"C Lattner, V Adve","Data structure analysis: A fast and scalable context-sensitive heap analysis",2003,"","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.57.9222&rep=rep1&type=pdf","https://scholar.google.com/scholar?cites=11843935253777178218&as_sdt=2005&sciodt=0,5&hl=en",61,"2020-05-04 20:16:33","PDF","","","",,,,,30,1.76,15,2,17,"In our recent work, we have developed compiler analyses and transformations that operate at the level of entire logical data structures, rather than individual load and store operations or individual data elements. This paper describes a fast, scalable heap analysis algorithm …"
28,"C Lattner, V Adve","Data structure analysis: An efficient context-sensitive heap analysis",2003,"","webdocs.cs.ualberta.ca","http://webdocs.cs.ualberta.ca/~amaral/courses/605/papers/RFI-Lattner-02.pdf","https://scholar.google.com/scholar?cites=8385296305067184176&as_sdt=2005&sciodt=0,5&hl=en",62,"2020-05-04 20:16:33","PDF","","","",,,,,28,1.65,14,2,17,"This paper presents an efficient context-sensitive heap analysis algorithm called Data Structure Analysis designed to enable analyses and transformations on entire disjoint recursive data structures. The analysis has several challenging properties needed to enable …"
25,"RL Bocchino Jr, VS Adve","Vector LLVA: a virtual vector instruction set for media processing",2006,"… of the 2nd international conference on Virtual …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1134760.1134769","https://scholar.google.com/scholar?cites=13084750263301823577&as_sdt=2005&sciodt=0,5&hl=en",63,"2020-05-04 20:16:33","","","","",,,,,25,1.79,13,2,14,"We present Vector LLVA, a virtual instruction set architecture (VISA) that exposes extensive static information about vector parallelism while avoiding the use of hardware-specific parameters. We provide both arbitrary-length vectors (for targets that allow vectors of …"
24,"VS Adve, R Bagrodia, E Deelman…","Compiler-supported simulation of highly scalable parallel applications",1999,"SC'99: Proceedings …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1592644/","https://scholar.google.com/scholar?cites=46598841145922998&as_sdt=2005&sciodt=0,5&hl=en",64,"2020-05-04 20:16:33","","","","",,,,,24,1.14,6,4,21,"In this paper, we propose and evaluate practical, automatic techniques that exploit compiler analysis to facilitate simulation of very large message-passing systems. We use a compiler-synthesized static task graph model to identify the control-flow and the subset of the …"
24,"P Srivastava, M Kang, SK Gonugondla…","PROMISE: An end-to-end design of a programmable mixed-signal accelerator for machine-learning algorithms",2018,"2018 ACM/IEEE 45th …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/8416817/","https://scholar.google.com/scholar?cites=12061293421469826724&as_sdt=2005&sciodt=0,5&hl=en",68,"2020-05-04 20:16:33","","","","",,,,,24,12.00,6,4,2,"Analog/mixed-signal machine learning (ML) accelerators exploit the unique computing capability of analog/mixed-signal circuits and inherent error tolerance of ML algorithms to obtain higher energy efficiencies than digital ML accelerators. Unfortunately, these …"
21,"V Adve, J Mellor-Crummey","Advanced code generation for high performance Fortran",2001,"Compiler optimizations for scalable parallel …","Springer","https://link.springer.com/chapter/10.1007/3-540-45403-9_16","https://scholar.google.com/scholar?cites=9168228589839053745&as_sdt=2005&sciodt=0,5&hl=en",65,"2020-05-04 20:16:33","","","","",,,,,21,1.11,11,2,19,"For data-parallel languages such as High Performance Fortran to achieve wide acceptance, parallelizing compilers must be able to provide consistently high performance for a broad spectrum of scientific applications. Although compilation of regular data-parallel applications …"
21,"R Wei, L Schwartz, V Adve","DLVM: A modern compiler infrastructure for deep learning systems",2017,"arXiv preprint arXiv:1711.03016","arxiv.org","https://arxiv.org/abs/1711.03016","https://scholar.google.com/scholar?cites=16251965692390475803&as_sdt=2005&sciodt=0,5&hl=en",67,"2020-05-04 20:16:33","","","","",,,,,21,7.00,7,3,3,"Deep learning software demands reliability and performance. However, many of the existing deep learning frameworks are software libraries that act as an unsafe DSL in Python and a computation graph interpreter. We present DLVM, a design and implementation of a …"
19,"VS Adve, MK Vernon","Performance analysis of multiprocessor mesh interconnection networks with wormhole routing",1991,"","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.48.4149&rep=rep1&type=pdf","https://scholar.google.com/scholar?cites=11375875349962665552&as_sdt=2005&sciodt=0,5&hl=en",66,"2020-05-04 20:16:33","BOOK","","","",,,,,19,0.66,10,2,29,"In this paper, we develop a fairly precise performance model for k-ary n-cube networks with single-flit or infinite buffers, and wormhole routing. The models include the deadlock-free routing scheme of Dally and Seitz in the finite-buffer case. In contrast to previous work, we …"
17,"VS Adve, MK Vernon","A deterministic model for parallel program performance evaluation",1998,"","scholarship.rice.edu","https://scholarship.rice.edu/handle/1911/96503","https://scholar.google.com/scholar?cites=12194192522286434276&as_sdt=2005&sciodt=0,5&hl=en",69,"2020-05-04 20:16:33","","","","",,,,,17,0.77,9,2,22,"Analytical models for parallel programs have been successful at providing simple qualitative insights and bounds on scalability, but have been less successful in practice for predicting detailed, quantitative information about program performance. We develop a conceptually …"
16,"J Criswell, B Monroe, V Adve","A virtual instruction set interface for operating system kernels",2006,"Workshop on the Interaction between …","llvm.org","https://llvm.org/pubs/2006-06-18-WIOSCA-LLVAOS.pdf","https://scholar.google.com/scholar?cites=4537766057927586991&as_sdt=2005&sciodt=0,5&hl=en",70,"2020-05-04 20:16:33","PDF","","","",,,,,16,1.14,5,3,14,"In this paper, we propose and evaluate a virtual instruction set interface between an operating system (OS) kernel and a general purpose processor architecture. This interface is a set of operations added to a previously proposed virtual instruction set architecture called …"
14,"S Dasgupta, D Park, T Kasampalis, VS Adve…","A complete formal semantics of x86-64 user-level instruction set architecture",2019,"Proceedings of the 40th …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3314221.3314601","https://scholar.google.com/scholar?cites=22435612412134372&as_sdt=2005&sciodt=0,5&hl=en",74,"2020-05-04 20:16:33","","","","",,,,,14,14.00,3,5,1,"We present the most complete and thoroughly tested formal semantics of x86-64 to date. Our semantics faithfully formalizes all the non-deprecated, sequential user-level instructions of the x86-64 Haswell instruction set architecture. This totals 3155 instruction variants …"
13,"J Mellor-Crummey, V Adve","Simplifying control flow in compiler-generated parallel code",1998,"International Journal of Parallel Programming","Springer","https://link.springer.com/article/10.1023/A:1018776615791","https://scholar.google.com/scholar?cites=16651805599843836360&as_sdt=2005&sciodt=0,5&hl=en",71,"2020-05-04 20:16:33","","","","",,,,,13,0.59,7,2,22,"Optimizing compilers for data-parallel languages such as High Performance Fortran perform a complex sequence of transformations. However, the effects of many transformations are not independent, which makes it challenging to generate high quality code. In particular …"
12,"V Adve, A Akinsanmi, G Tracy, M Vernon, S Wright…","Model-based control of adaptive applications: An overview",2002,"ipdps","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.91.8819&rep=rep1&type=pdf","https://scholar.google.com/scholar?cites=6529496723272837393&as_sdt=2005&sciodt=0,5&hl=en",72,"2020-05-04 20:16:33","PDF","","","",,,,,12,0.67,2,6,18,"Abstract Model-based control utilizes performance models of applications to choose performant system configurations for execution of applications. The performance models used in this research separate specification of the software system from specification of the …"
11,"V Adve, C Koelbel, JM Mellor-Crummey","Performance analysis of data parallel programs",1994,"PROC. WORKSHOP ON …","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.42.80","https://scholar.google.com/scholar?cites=9599605183686978518&as_sdt=2005&sciodt=0,5&hl=en",73,"2020-05-04 20:16:33","","","","",,,,,11,0.42,4,3,26,"Effective strategies for performance analysis and tuning will be essential for the success of data parallel languages such as High-Performance Fortran (HPF) and Fortran D. Since compilers for these languages insert all communication, they have considerable knowledge …"
9,"VS Adve, R Nelson","The relationship between Bernoulli and fixed feedback policies for the M/G/1 queue",1994,"Operations research","pubsonline.informs.org","https://pubsonline.informs.org/doi/abs/10.1287/opre.42.2.380","https://scholar.google.com/scholar?cites=18364638074493607763&as_sdt=2005&sciodt=0,5&hl=en",75,"2020-05-04 20:16:33","","","","",,,,,9,0.35,5,2,26,"We consider an M/G/1 queue with feedback, in which customers, after receiving service, either return to the tail of the queue or depart the system, according to some feedback policy. We derive simple expressions for the expected response time for feedback policies that …"
9,"B Choi, R Komuravelli, H Sung, R Bocchino…","Denovo: Rethinking hardware for disciplined parallelism",2010,"Proceedings of the …","usenix.org","https://www.usenix.org/legacy/events/hotpar10/final_posters/Choi.pdf","https://scholar.google.com/scholar?cites=9064691253471461484&as_sdt=2005&sciodt=0,5&hl=en",76,"2020-05-04 20:16:33","PDF","","","",,,,,9,0.90,2,5,10,"We believe that future large-scale multicore systems will require disciplined parallel programming practices, including data-race-freedom, deterministic-by-default semantics, and structured, explicit parallel control and side-effects. We argue that this software …"
9,"M Kotsifakou, P Srivastava, MD Sinclair…","Hpvm: Heterogeneous parallel virtual machine",2018,"Proceedings of the 23rd …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3178487.3178493","https://scholar.google.com/scholar?cites=13698261583797029107&as_sdt=2005&sciodt=0,5&hl=en",78,"2020-05-04 20:16:33","","","","",,,,,9,4.50,2,4,2,"We propose a parallel program representation for heterogeneous systems, designed to enable performance portability across a wide range of popular parallel hardware, including GPUs, vector instruction sets, multicore CPUs and potentially FPGAs. Our representation …"
8,"ML Li, P Ramachandran, SV Adve…","Towards a software-hardware co-designed resilient system",2007,"3rd Workshop on …","pdfs.semanticscholar.org","https://pdfs.semanticscholar.org/21f3/ec16853abf211f086eea651db8876f4e1893.pdf","https://scholar.google.com/scholar?cites=8715812938700049472&as_sdt=2005&sciodt=0,5&hl=en",77,"2020-05-04 20:16:33","PDF","","","",,,,,8,0.62,2,4,13,"With continued CMOS scaling, future shipped hardware will be increasingly vulnerable to in-the-field faults. To be broadly deployable, the hardware reliability solution must incur low overheads, precluding use of excessive redundancy. We explore a co-designed …"
7,"V Adve, R Sakellariou","Compiler synthesis of task graphs for a parallel system performance modeling environment",1998,"","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.584.7646","https://scholar.google.com/scholar?cites=10429390000013731927&as_sdt=2005&sciodt=0,5&hl=en",79,"2020-05-04 20:16:33","","","","",,,,,7,0.32,4,2,22,"CiteSeerX - Document Details (Isaac Councill, Lee Giles, Pradeep Teregowda): Task graphs and their equivalents have proved to be a valuable abstraction for representing the execution of parallel programs in a number of different appli-cations. Perhaps the …"
7,"V Adve, J Mellor-Crummey","Advanced code generation for high performance Fortran, Compiler optimizations for scalable parallel systems: languages, compilation techniques, and …",2001,"","Springer-Verlag New York, Inc., New …","","https://scholar.google.com/scholar?cites=3859291537827603639&as_sdt=2005&sciodt=0,5&hl=en",80,"2020-05-04 20:16:33","CITATION","","","",,,,,7,0.37,4,2,19,""
6,"RL Bocchino, VS Adve","Formal definition and proof of soundness for Core DPJ",,"Technical Report UIUCDCS","","","https://scholar.google.com/scholar?cites=1249712119338438709&as_sdt=2005&sciodt=0,5&hl=en",81,"2020-05-04 20:16:33","CITATION","","","",,,,,6,0.00,3,2,,""
6,"VS Adve, J Mellor-Crummey, A Sethi","An integer set framework for HPF analysis and code generation",1997,"","scholarship.rice.edu","https://scholarship.rice.edu/handle/1911/96466","https://scholar.google.com/scholar?cites=13381130404566154007&as_sdt=2005&sciodt=0,5&hl=en",82,"2020-05-04 20:16:33","","","","",,,,,6,0.26,2,3,23,"Communication analysis and code generation for data parallel languages are naturally formulated as operations on integer sets. Principal analysis and code generation tasks require manipulation of sets of data, sets of processors, and sets of iterations. We describe a …"
6,"W Dietz, J Cranmer, N Dautenhahn…","Slipstream: automatic interprocess communication optimization",2015,"2015 {USENIX} Annual …","usenix.org","https://www.usenix.org/conference/atc15/technical-session/presentation/dietz","https://scholar.google.com/scholar?cites=1214235625441841423&as_sdt=2005&sciodt=0,5&hl=en",83,"2020-05-04 20:16:33","","","","",,,,,6,1.20,2,4,5,"We present Slipstream, a userspace solution for transparently selecting efficient local transports in distributed applications written to use TCP/IP, when such applications communicate between local processes. Slipstream is easy to deploy because it is language …"
6,"V Adve","The next generation of compilers",2009,"Proc. of CGO","","","https://scholar.google.com/scholar?cites=2825692285413436717&as_sdt=2005&sciodt=0,5&hl=en",84,"2020-05-04 20:16:33","CITATION","","","",,,,,6,0.55,6,1,11,""
6,"V Adve, C Koelbel, J Mellor-Crummey","CRPC-TR95520 March, 1995",1995,"","softlib.rice.edu","http://softlib.rice.edu/pub/CRPC-TRs/reports/CRPC-TR95520.pdf","https://scholar.google.com/scholar?cites=9362213085106727291&as_sdt=2005&sciodt=0,5&hl=en",85,"2020-05-04 20:16:33","PDF","","","",,,,,6,0.24,2,3,25,"Data parallel languages such as High-Performance Fortran (HPF) and Fortran D simplify the tas k of parallel programming by ena b ling users to ex press parallel algorithms at a high le v el. C ompilers for these languages are responsib le for realiz ing parallelism and inserting …"
6,"R Wei, L Schwartz, V Adve","DLVM: A modern compiler framework for neural network DSLs",2017,"Urbana","learningsys.org","http://learningsys.org/nips17/assets/papers/paper_23.pdf","https://scholar.google.com/scholar?cites=8558475587449128035&as_sdt=2005&sciodt=0,5&hl=en",86,"2020-05-04 20:16:33","PDF","","","",,,,,6,2.00,2,3,3,"Deep learning software demands reliability and performance. We present DLVM, a design and implementation of a compiler infrastructure with a linear algebra intermediate representation, algorithmic differentiation by adjoint code generation, domain-specific …"
5,"PON Meredith, B Pankaj, SK Sahoo, CA Lattner…","How Successful Is Data Structure Analysis in Isolating and Analyzing Linked Data Structures?",2005,"","ideals.illinois.edu","http://www.ideals.illinois.edu/handle/2142/11124","https://scholar.google.com/scholar?cites=9314041357808586354&as_sdt=2005&sciodt=0,5&hl=en",87,"2020-05-04 20:16:33","","","","",,,,,5,0.33,1,5,15,"This report describes a set of experiments to evaluate qualitatively the effectiveness of Data Structure Analysis (DSA) in identifying properties of a program's data structures. We manually inspected several benchmarks to identify linked data structures and their …"
5,"VS Adve, R Bagrodia, JC Browne, E Deelman, A Dube…","John Rice, Rizos Sakellariou, David Sundaram-stukel, Patricia J. Teller y Mary K. Vernon: POEMS: End-to-End Performance Design of Large Parallel …",2001,"IEEE Transactions on …","","","https://scholar.google.com/scholar?cites=17795359998687307217&as_sdt=2005&sciodt=0,5&hl=en",88,"2020-05-04 20:16:33","CITATION","","","",,,,,5,0.26,1,6,19,""
5,"SK Sahoo, ML Li, P Ramchandran, S Adve, V Adve…","Using likely program invariants for hardware reliability",2008,"Proc. of the 2008 …","","","https://scholar.google.com/scholar?cites=3668568546311168526&as_sdt=2005&sciodt=0,5&hl=en",89,"2020-05-04 20:16:33","CITATION","","","",,,,,5,0.42,1,6,12,""
5,"C Lattner, V Adve","A compilation framework for lifelong program analysis and transformation",,"CGO","","","https://scholar.google.com/scholar?cites=4996622718688459844&as_sdt=2005&sciodt=0,5&hl=en",90,"2020-05-04 20:16:33","CITATION","","","",,,,,5,0.00,3,2,,""
5,"B Ensink, V Adve","Language support for coordinating adaptation in distributed systems",2002,"","dl.acm.org","https://dl.acm.org/citation.cfm?id=871141","https://scholar.google.com/scholar?cites=12860699767986443294&as_sdt=2005&sciodt=0,5&hl=en",91,"2020-05-04 20:16:33","","","","",,,,,5,0.28,3,2,18,"The increasing popularity of distributed applications has shown a need for writing flexible software that can adapt to take maximum advantage of all available resources or to provide the best quality of service in a less-than-ideal environment. Such adaptive software can be …"
5,"V Adve, J Mellor-Crummey, A Sethi","HPF analysis and code generation using integer sets",1997,"","researchgate.net","https://www.researchgate.net/profile/John_Mellor-Crummey/publication/2602807_HPF_Analysis_and_Code_Generation_using_Integer_Sets/links/543bd3780cf2d6698be33ad8/HPF-Analysis-and-Code-Generation-using-Integer-Sets.pdf","https://scholar.google.com/scholar?cites=5685495689313714837&as_sdt=2005&sciodt=0,5&hl=en",92,"2020-05-04 20:16:33","PDF","","","",,,,,5,0.22,2,3,23,"The core of the Rice dHPF compiler for High Performance Fortran is a practical, executable, equational framework for data parallel program analysis and optimization. This framework, based on abstract operations on sets of integers, greatly simpli es the implementation of …"
5,"M Vakilian, D Dig, R Bocchino, J Overbey, V Adve…","Inferring method effect summaries for deterministic parallel java",2009,"ASE","researchgate.net","https://www.researchgate.net/profile/Ralph_Johnson4/publication/229018287_Inferring_method_effect_summaries_for_deterministic_parallel_java/links/00463536fb02e99476000000/Inferring-method-effect-summaries-for-deterministic-parallel-java.pdf","https://scholar.google.com/scholar?cites=16696430868628033199&as_sdt=2005&sciodt=0,5&hl=en",93,"2020-05-04 20:16:33","PDF","","","",,,,,5,0.45,1,6,11,"In the multicores era, parallel programming will become mainstream. However, the dominant model of concurrency is based on threads that share memory. Programming in this model is too error prone due to nondeterministic thread interleaving. A deterministic-by-default model …"
4,"VS Adve, MK Vernon","Performance analysis of multiprocessor mesh interconnection networks",1992,"","Technical Report Computer …","","https://scholar.google.com/scholar?cites=8670137939616567075&as_sdt=2005&sciodt=0,5&hl=en",94,"2020-05-04 20:16:33","CITATION","","","",,,,,4,0.14,2,2,28,""
4,"VS Adve, JC Wang, J Mellor-Crummey, DA Reed…","An integrated compilation and performance analysis environment for data parallel programming",1994,"","Technical Report 94513-S, CRPC","","https://scholar.google.com/scholar?cites=17475689515673703442&as_sdt=2005&sciodt=0,5&hl=en",95,"2020-05-04 20:16:33","CITATION","","","",,,,,4,0.15,1,5,26,""
4,"VS Adve, A Agbaria, MA Hiltunen…","A compiler-enabled model-and measurement-driven adaptation environment for dependability and performance",2005,"19th IEEE …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1420134/","https://scholar.google.com/scholar?cites=15608583133464626304&as_sdt=2005&sciodt=0,5&hl=en",96,"2020-05-04 20:16:33","","","","",,,,,4,0.27,1,4,15,"Traditional techniques for building dependable, high-performance distributed systems are too expensive for most non-critical systems, often causing dependability to be sidelined as a design goal. Nevertheless, systems are expected to be dependable, and if dependability …"
4,"R Wei, VS Adve, L Schwartz","DLVM: A modern compiler infrastructure for deep learning systems. CoRR abs/1711.03016 (2017)",2017,"arXiv preprint arXiv:1711.03016","","","https://scholar.google.com/scholar?cites=12247404739436496767&as_sdt=2005&sciodt=0,5&hl=en",97,"2020-05-04 20:16:33","CITATION","","","",,,,,4,1.33,1,3,3,""
4,"J Mellor-Crummey, V Adve, B Broom…","Advanced optimization strategies in the rice dhpf compiler",2001,"Contract","cs.uccs.edu","http://www.cs.uccs.edu/~qyi/papers/mellor-crummey01advanced.pdf","https://scholar.google.com/scholar?cites=9755111726926180611&as_sdt=2005&sciodt=0,5&hl=en",98,"2020-05-04 20:16:33","PDF","","","",,,,,4,0.21,1,4,19,"SUMMARY High Performance Fortran (HPF) was envisioned as a vehicle for modernizing legacy Fortran codes to achieve scalable parallel performance. To a large extent, today's commercially available HPF compilers have failed to deliver scalable parallel performance …"
4,"S Heumann, V Adve","Tasks with Effects A Model for Disciplined Concurrent Programming",2012,"","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.374.5083","https://scholar.google.com/scholar?cites=17368755427728051323&as_sdt=2005&sciodt=0,5&hl=en",99,"2020-05-04 20:16:33","","","","",,,,,4,0.50,2,2,8,"Today's widely-used concurrent programming models provide few safety guarantees, making it easy to write code with subtle errors. Some parallel programming models offering stronger guarantees have been proposed, but these are often too restrictive to express the …"
3,"SV Adve, VS Adve, G Agha, MI Frank, MJ Garzaran…","Parallel@ Illinois",2008,"… Computing Research at …","","","https://scholar.google.com/scholar?cites=4313677209542706804&as_sdt=2005&sciodt=0,5&hl=en",100,"2020-05-04 20:16:33","CITATION","","","",,,,,3,0.25,1,6,12,""
3,"VS Adve, JCB RB, E Deelman, A Dube, E Houstis","John Rice, Rizos Sakellariou, David Sundaram-Stukel, Patricia J",2000,"Teller, Mary K. Vernon","","","https://scholar.google.com/scholar?cites=983810777706663967&as_sdt=2005&sciodt=0,5&hl=en",101,"2020-05-04 20:16:33","CITATION","","","",,,,,3,0.15,1,5,20,""
3,"VS Adve, R Bagrodia, JC Browne, E Deelman, A Dube…","John Rice, Rizos Sakellariou, David Sundaram, Patricia J. teller, and Mary K. Vernon, POEMS: End to End Performance Design of Large Parallel Adaptive …",2000,"IEEE Transactions on …","","","https://scholar.google.com/scholar?cites=15185207571015535159&as_sdt=2005&sciodt=0,5&hl=en",102,"2020-05-04 20:16:33","CITATION","","","",,,,,3,0.15,1,6,20,""
3,"V Adve, G Jin, J Mellor-Crummey, Q Yi","Design and evaluation of a computation partitioning framework for data-parallel compilers",2001,"","researchgate.net","https://www.researchgate.net/profile/John_Mellor-Crummey/publication/2582734_Design_and_Evaluation_of_a_Computation_Partitioning_Framework_for_Data-Parallel_Compilers/links/09e4150f82be1d4852000000/Design-and-Evaluation-of-a-Computation-Partitioning-Framework-for-Data-Parallel-Compilers.pdf","https://scholar.google.com/scholar?cites=12461219955932497939&as_sdt=2005&sciodt=0,5&hl=en",103,"2020-05-04 20:16:33","PDF","","","",,,,,3,0.16,1,4,19,"In a parallel program, a computation partitioning (CP) for a statement speci es which processor (s) must execute each dynamic instance of the statement. The selection of good computation partitionings for the statements in a program can have a dramatic impact on the …"
3,"C Lattner, V Adve","LLVM: A compilation framework for lifelong program analysis and transformation. pages 75--88",2004,"San Jose, CA, USA","","","https://scholar.google.com/scholar?cites=5788803209454529042&as_sdt=2005&sciodt=0,5&hl=en",104,"2020-05-04 20:16:33","CITATION","","","",,,,,3,0.19,2,2,16,""
3,"R Wei, V Adve, L Schwartz","Dlvm: A modern compiler infrastructure for deep learning",2017,"arXiv preprint arXiv:1711.03016","","","https://scholar.google.com/scholar?cites=5427934027671372389&as_sdt=2005&sciodt=0,5&hl=en",105,"2020-05-04 20:16:33","CITATION","","","",,,,,3,1.00,1,3,3,""
3,"C Lattner, V Adve","LLVM assembly language reference manual, February 2012",,"URL http://llvm. org/docs/LangRef. html","","","https://scholar.google.com/scholar?cites=6855490595353788412&as_sdt=2005&sciodt=0,5&hl=en",106,"2020-05-04 20:16:33","CITATION","","","",,,,,3,0.00,2,2,,""
3,"C Lattner, V Adve","LLVM: A compilation framework for lifelong program analysis and transformation. pages 75--88, San Jose, CA, USA, Mar 2004",,"Google Scholar Google Scholar Digital Library Digital …","","","https://scholar.google.com/scholar?cites=6425171895096427614&as_sdt=2005&sciodt=0,5&hl=en",107,"2020-05-04 20:16:33","CITATION","","","",,,,,3,0.00,2,2,,""
3,"A Tzannes, ST Heumann, L Eloussi, M Vakilian…","Region and effect inference for safe parallelism",2019,"Automated Software …","Springer","https://link.springer.com/article/10.1007/s10515-019-00257-3","https://scholar.google.com/scholar?cites=253519694207074093&as_sdt=2005&sciodt=0,5&hl=en",114,"2020-05-04 20:16:33","","","","",,,,,3,3.00,1,5,1,"In this paper, we present the first full regions-and-effects inference algorithm for explicitly parallel fork-join programs. We infer annotations equivalent to those in Deterministic Parallel Java (DPJ) for type-safe C++ programs. We chose the DPJ annotations because they give …"
2,"SV Adve, VS Adve, G Agha, MI Frank, MJ Garzaran…","Parallel Computing Research at Illinois the UPCRC Agenda Nov 2008",2008,"","Technical report. 94","","https://scholar.google.com/scholar?cites=4398096183387517420&as_sdt=2005&sciodt=0,5&hl=en",108,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.17,0,6,12,""
2,"RL Bocchino Jr, VS Adve, D Dig, SV Adve","StephenHeumann, Rakesh Komuravelli, Jeffrey Overbey, Patrick Simmons, Hyojin Sung, andMohsen Vakilian. A type and effect system for deterministic …",,"Proceed¬ ing of the 24th ACM SIGPLAN …","","","https://scholar.google.com/scholar?cites=3722335835418424967&as_sdt=2005&sciodt=0,5&hl=en",109,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.00,1,4,,""
2,"SV Adve, VS Adve, D Mark","Hill, and Mary K. Vernon",,"Comparison of hardware and software cache …","","","https://scholar.google.com/scholar?cites=11146424917557872592&as_sdt=2005&sciodt=0,5&hl=en",110,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.00,1,3,,""
2,"RM Lefever, VS Adve…","Diverse partial memory replication",2010,"2010 IEEE/IFIP …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/5545012/","https://scholar.google.com/scholar?cites=9839186608899075680&as_sdt=2005&sciodt=0,5&hl=en",111,"2020-05-04 20:16:33","","","","",,,,,2,0.20,1,3,10,"An important approach for software dependability is the use of diversity to detect and/or tolerate errors. We develop and evaluate an approach for automated program diversity called Diverse Partial Memory Replication (DPMR), aimed at detecting memory safety …"
2,"RL Bocchino Jr, VS Adve, D Dig, S Heumann…","A type and effect system for deterministic parallelism in object-oriented languages",2009,"","ideals.illinois.edu","http://www.ideals.illinois.edu/handle/2142/10835","https://scholar.google.com/scholar?cites=18006928630889972295&as_sdt=2005&sciodt=0,5&hl=en",112,"2020-05-04 20:16:33","","","","",,,,,2,0.18,0,5,11,"We describe a type and effect system for ensuring deterministic semantics in a concurrent object-oriented language. Our system provides several new capabilities over previous work, including support for linear arrays (important in parallel update traversals), flexible effect …"
2,"RL Bocchino Jr, VS Adve","Deterministic Parallel Java.",2011,"","","","https://scholar.google.com/scholar?cites=18400940109289295352&as_sdt=2005&sciodt=0,5&hl=en",113,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.22,1,2,9,""
2,"VS Adve, J Mellor-Crummey, M Anderson, K Kennedy…","Integrating Compilation andPerformance AnalysisforData-ParallelPrograms",1994,"… , AH Hayes, DA Reed, and J …","","","https://scholar.google.com/scholar?cites=16737169070477186398&as_sdt=2005&sciodt=0,5&hl=en",115,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.08,0,5,26,""
2,"RL Bocchino, VS Adve","Core DPJ with Object-Oriented Framework Support",2010,"","Technical report, Univ. of Illinois at …","","https://scholar.google.com/scholar?cites=6069349840206154821&as_sdt=2005&sciodt=0,5&hl=en",116,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.20,1,2,10,""
2,"J Browne, V Adve, R Bagrodia, E Houstis, O Lubeck","Pat Teller, Richard Oliver, and Mary Vernon. 1998. POEMS-performance end-to-end modeling system",,"Proceedings of Supercomputing …","","","https://scholar.google.com/scholar?cites=5368227224700627194&as_sdt=2005&sciodt=0,5&hl=en",117,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.00,0,5,,""
2,"V Adve, J Browne, B Ensink, J Rice…","An approach to optimizing adaptive parabolic PDE solvers for the Grid",2003,"Proceedings …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1213385/","https://scholar.google.com/scholar?cites=1249035137855930423&as_sdt=2005&sciodt=0,5&hl=en",118,"2020-05-04 20:16:33","","","","",,,,,2,0.12,0,5,17,"The method of lines is a widely used algorithm for solving parabolic partial differential equations that could benefit greatly from implementation on Grid computing environments. This paper outlines the issues involved in executing method-of-lines codes on a Grid and in …"
2,"N Dautenhahn, J Pandey, I Palmer, D McKee…","Under the µSCOPE: Analyzing Least-Privilege Separation in Monolithic Operating Systems",2018,"preparation for USENIX …","","","https://scholar.google.com/scholar?cites=17774908805901138158&as_sdt=2005&sciodt=0,5&hl=en",119,"2020-05-04 20:16:33","CITATION","","","",,,,,2,1.00,0,5,2,""
2,"V Adve, MJ Garzarán, P Petersen","Languages and compilers for parallel computing: 19th international workshop",2006,"New Orleans, USA","","","https://scholar.google.com/scholar?cites=17965422809278768082&as_sdt=2005&sciodt=0,5&hl=en",120,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.14,1,3,14,""
2,"V Adve, J Mellor-Crummey","Chapter 16. advanced code generation for High Performance Fortran",1808,"Lecture Notes in Computer Science","","","https://scholar.google.com/scholar?cites=8506118551228213740&as_sdt=2005&sciodt=0,5&hl=en",121,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.01,1,2,212,""
2,"C Lattner, V Adve","M 2004 LLVM A Compilation, Framework for Lifelong Program Analysis & Transformation",,"Proc. of CGO'04","","","https://scholar.google.com/scholar?cites=16407724474723186743&as_sdt=2005&sciodt=0,5&hl=en",122,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.00,1,2,,""
2,"V Adve, J Mellor-Crummey","Advanced Code Generation for High Performance Fortran, chapter 18",1997,"Lecture Notes in Computer Science Series. Springer …","","","https://scholar.google.com/scholar?cites=13232447181778515191&as_sdt=2005&sciodt=0,5&hl=en",123,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.09,1,2,23,""
2,"P Srivastava, M Kotsifakou, V Adve","HPVM: A portable virtual instruction set for heterogeneous parallel systems",2016,"arXiv preprint arXiv:1611.00860","arxiv.org","https://arxiv.org/abs/1611.00860","https://scholar.google.com/scholar?cites=9619497672062155269&as_sdt=2005&sciodt=0,5&hl=en",124,"2020-05-04 20:16:33","","","","",,,,,2,0.50,1,3,4,"We describe a programming abstraction for heterogeneous parallel hardware, designed to capture a wide range of popular parallel hardware, including GPUs, vector instruction sets and multicore CPUs. Our abstraction, which we call HPVM, is a hierarchical dataflow graph …"
2,"V Adve, M Brukman, A Evlogimenos…","Software implications of virtual instruction set computers",2004,"… Parallel and Distributed …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/1303226/","https://scholar.google.com/scholar?cites=15957393302353191043&as_sdt=2005&sciodt=0,5&hl=en",125,"2020-05-04 20:16:33","","","","",,,,,2,0.13,1,4,16,"Summary form only given. Virtual instruction set computer (VISC) architectures define two separate instruction sets (one to serve as the representation of stored programs, and another to control the hardware), and use a hardware-specific translation layer to optimize …"
2,"R Wei, L Schwartz, V Adve","A Modern Compiler Framework for Neural Network DSLs",2017,"Workshop on ML Systems at the Conference on Neural …","","","https://scholar.google.com/scholar?cites=8310461863453000316&as_sdt=2005&sciodt=0,5&hl=en",126,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.67,1,3,3,""
2,"J Criswell, C Lattner, M Brukman, V Adve, G Shi","Getting Started with the LLVM System",2008,"","","","https://scholar.google.com/scholar?cites=5486152839982653056&as_sdt=2005&sciodt=0,5&hl=en",127,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.17,0,5,12,""
2,"S Sahoo, J Criswell, C Geigle, V Adve","Using likely invariants for automated software bug diagnosis,”",2013,"Proceedings of Eighteenth International …","","","https://scholar.google.com/scholar?cites=10658618990120840680&as_sdt=2005&sciodt=0,5&hl=en",128,"2020-05-04 20:16:33","CITATION","","","",,,,,2,0.29,1,4,7,""
1,"J Torrellas, SV Adve, VS Adve, D Dig, MN Do…","Making Parallel Programming Easy: Research Contributions from Illinois",2013,"","ideals.illinois.edu","https://www.ideals.illinois.edu/handle/2142/101902","https://scholar.google.com/scholar?cites=3301512337889393231&as_sdt=2005&sciodt=0,5&hl=en",129,"2020-05-04 20:16:33","","","","",,,,,1,0.14,0,6,7,"This book summarizes the contributions of the Illinois Parallelism Center, through the Universal Parallel Computing Research Center (UPCRC) funded by Intel and Microsoft during 2008-2010, and the Illinois-Intel Parallelism Center (I2PC) funded by Intel during …"
1,"ST Heumann, A Tzannes…","Scalable task scheduling and synchronization using hierarchical effects",2015,"… Conference on Parallel …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/7429300/","https://scholar.google.com/scholar?cites=13470049599579929308&as_sdt=2005&sciodt=0,5&hl=en",130,"2020-05-04 20:16:33","","","","",,,,,1,0.20,0,3,5,"Several concurrent programming models that give strong safety guarantees employ effect specifications that indicate what effects on shared state a piece of code may perform. These specifications can be much more expressive than traditional synchronization mechanisms …"
1,"A Tzannes, M Han, VS Adve, M Vakilian, L Eloussi…","Technical report: Region and effect inference for safe parallelism",2015,"ASE","ideals.illinois.edu","https://www.ideals.illinois.edu/handle/2142/79048","https://scholar.google.com/scholar?cites=11874538475903071724&as_sdt=2005&sciodt=0,5&hl=en",131,"2020-05-04 20:16:33","","","","",,,,,1,0.20,0,6,5,"In this paper, we present the first full regions-and-effects inference algorithm for explicitly parallel fork-join programs. We infer annotations inspired by Deterministic Parallel Java (DPJ) for a type-safe subset of C++. We chose the DPJ annotations because they give …"
1,"V Adve, S Adve, R Komuravelli, MD Sinclair…","Virtual Instruction Set Computing for Heterogeneous Systems",2012,"Proceedings of the …","usenix.org","https://www.usenix.org/system/files/conference/hotpar12/hotpar12-final51_1.pdf","https://scholar.google.com/scholar?cites=9349573281654663143&as_sdt=2005&sciodt=0,5&hl=en",132,"2020-05-04 20:16:33","PDF","","","",,,,,1,0.13,0,5,8,"Developing software applications for emerging and future heterogeneous systems with diverse combinations of hardware is significantly harder than for homogeneous multicore systems. In this paper, we identify three root causes that underlie the programming …"
1,"R Bocchino, S Heumann, N Honarmand, S Adve…","Core DPJ with Safe Nondeterministic Parallelism",,"Technical report, U. Illinois. http://dpj …","","","https://scholar.google.com/scholar?cites=6113300204778953919&as_sdt=2005&sciodt=0,5&hl=en",133,"2020-05-04 20:16:33","CITATION","","","",,,,,1,0.00,0,5,,""
1,"S Heumann, V Adve","Disciplined concurrent programming using tasks with effects",2012,"Presented as part of the 4th {USENIX} Workshop …","usenix.org","https://www.usenix.org/conference/hotpar12/workshop-program/presentation/heumann","https://scholar.google.com/scholar?cites=13955207429918913285&as_sdt=2005&sciodt=0,5&hl=en",134,"2020-05-04 20:16:33","","","","",,,,,1,0.13,1,2,8,"Concurrent programming has become ubiquitous, but today's widely-used concurrent programming models provide few safety guarantees, making it easy to write code with subtle errors. Models that do give strong guarantees often can only express a relatively limited …"
1,"R Wei, L Schwartz, V Adve","A modern compiler infrastructure for deep learning systems with adjoint code generation in a domain-specific IR",2017,"","openreview.net","https://openreview.net/forum?id=SJo1PLzCW","https://scholar.google.com/scholar?cites=13355908672716790200&as_sdt=2005&sciodt=0,5&hl=en",135,"2020-05-04 20:16:33","","","","",,,,,1,0.33,0,3,3,"Deep learning software demands reliability and performance. However, many of the existing deep learning frameworks are software libraries that act as an unsafe DSL in Python and a computation graph interpreter, some with inefficient algorithmic differentiation by operator …"
1,"J Criswell, V Adve","Chaos for a Fast, Secure, and Predictable Future",2010,"Fun and Interesting Thoughts at the 31st ACM …","csl.stanford.edu","http://csl.stanford.edu/~christos/pldi2010.fit/criswell.randomization.pdf","https://scholar.google.com/scholar?cites=1992413492814590901&as_sdt=2005&sciodt=0,5&hl=en",136,"2020-05-04 20:16:33","PDF","","","",,,,,1,0.10,1,2,10,"Violating a program's semantics for fun and profit is a time honored hacker tradition. Compilers defend against such fiends by inserting run-time checks to enforce semantic safety properties. Safe language compilers insert type checks for down-casts, information …"
1,"W Dietz, V Adve","Software multiplexing: share your libraries and statically link them too",2018,"Proceedings of the ACM on Programming Languages","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3276524","https://scholar.google.com/scholar?cites=1003731872658732561&as_sdt=2005&sciodt=0,5&hl=en",137,"2020-05-04 20:16:33","","","","",,,,,1,0.50,1,2,2,"We describe a compiler strategy we call “Software Multiplexing” that achieves many benefits of both statically linked and dynamically linked libraries, and adds some additional advantages. Specifically, it achieves the code size benefits of dynamically linked libraries …"
1,"M Kang, P Srivastava, V Adve, NS Kim…","An Energy-Efficient Programmable Mixed-Signal Accelerator for Machine Learning Algorithms",2019,"IEEE Micro","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/8768342/","https://scholar.google.com/scholar?cites=14034539610480409602&as_sdt=2005&sciodt=0,5&hl=en",175,"2020-05-04 20:16:33","","","","",,,,,1,1.00,0,5,1,"We propose PROMISE, the first end-to-end design of a PROgrammable MIxed-Signal accElerator from Instruction Set Architecture to high-level language compiler for acceleration of diverse machine learning algorithms by exploiting the advantage of the superior energy …"
0,"H Sharif, P Srivastava, M Huzaifa…","ApproxHPVM: a portable compiler IR for accuracy-aware optimizations",2019,"… of the ACM on …","misailo.web.engr.illinois.edu","http://misailo.web.engr.illinois.edu/papers/ApproxHPVM-OOPSLA19.pdf","",138,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,4,1,"We propose ApproxHPVM, a compiler IR and system designed to enable accuracy-aware performance and energy tuning on heterogeneous systems with multiple compute units and approximation methods. ApproxH-PVM automatically translates end-to-end application-level …"
0,"RL Bocchino Jr, S Heumann, N Honarmand…","A Language for Deterministic-by-Default Parallel Programming⋆",,"rsim.cs.illinois.edu","","http://rsim.cs.illinois.edu/denovo/Pubs/10-cpc-dpj.pdf","",139,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,4,,"When using today's common shared-memory parallel programming models, subtle errors can lead to unintended nondeterministic behavior and bugs that appear only under certain thread interleavings. In contrast, we believe that a programming model should guarantee …"
0,"MD Sinclair, R Komuravelli, J Alsop, M Huzaifa…","Stash: Have Your Scratchpad and Cache it Too",,"rsim.cs.uiuc.edu","","http://rsim.cs.uiuc.edu/Talks/15-sinclair-stash.pdf","",140,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,5,,"Page 1. Stash: Have Your Scratchpad and Cache it Too Matthew D. Sinclair with: Rakesh Komuravelli, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V. Adve, and Vikram S. Adve University of Illinois @ Urbana-Champaign hetero@cs.illinois.edu …"
0,"VS Adve, L Sha","1. Related Work",,"","","","",141,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,2,,""
0,"S Dasgupta, S Dinesh, D Venkatesh, VS Adve…","A Scalable Validator for Binary Lifters",2020,"","sushant94.me","https://sushant94.me/publications/20pldi.pdf","",142,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,5,1,"Validating the correctness of binary lifters is pivotal to gain trust in binary analysis, especially when used in scenarios where correctness is important. Existing approaches focus on validating the correctness of lifting instructions or basic blocks in isolation and do not scale …"
0,"VS Adve","Computer Science Department University of Wisconsin-Madison Madison, WI 53706",,"","","","",143,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,1,,""
0,"BA Stoica, SK Sahoo, JR Larus…","Wok: statistical program slicing in production",2019,"2019 IEEE/ACM 41st …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/8802736/","",144,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,4,1,"Dynamic program slicing can significantly reduce the amount of code developers need to inspect by focusing only on program statements relevant to their investigation. However, it is still not ready for production-level use either in terms of runtime or storage efficiency. We …"
0,"RM Lefever, VS Adve…","A Mirrored Data Structures Approach to Diverse Partial Memory Replication",2012,"2012 Ninth European …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/6214761/","",145,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,3,8,"Software memory errors are a growing threat to software dependability. In previous work, we proposed an approach for detecting memory errors, called Diverse Partial Memory Replication (DPMR), that utilized automated program diversity and memory replication. The …"
0,"R Sakellariou, A Dube, R Bagrodia, VS Adve…","POEMS: End-to-End Performance Design of Large Parallel Adaptive Computational Systems",2000,"IEEE Computer …","computer.org","https://www.computer.org/csdl/journal/ts/2000/11/e1027/13rRUxOdD9V","",146,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,5,20,"The POEMS project is creating an environment for end-to-end performance modeling of complex parallel and distributed systems, spanning the domains of application software, runtime and operating system software, and hardware architecture. Toward this end, the …"
0,"D Park, T Kasampalis, VS Adve, G Rosu","Cut-Bisimulation and Program Equivalence",,"daejunpark.github.io","","https://daejunpark.github.io/cut-bisimulation.pdf","",147,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,4,,"We propose an algorithmic semantics-based approach for proving equivalence of programs written in possibly different languages. We introduce a new notion of bisimulation, named cut-bisimulation, that allows the two programs to semantically synchronize at relevant “cut” …"
0,"C Lattner, S Shekhar, A Shukla, VS Adve","Addressing Fundamental Bottlenecks in Link-Time and Dynamic Optimization",2002,"Proceedings of the 16th …","dl.acm.org","https://dl.acm.org/doi/abs/10.5555/645610.662022","",148,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,4,18,"The popularity of object-oriented programming languages, component libraries, and dynamically linked libraries all significantly limit the effectiveness of static analysis and optimization. These trends have led to significant recent interest in link-time interprocedural …"
0,"VS Adve, B Bersha, D Gregg","VEE'08-Proceedings of the 4th International Conference on Virtual Execution Environments: Foreword",2008,"VEE'08-Proceedings of the 4th …","experts.illinois.edu","https://experts.illinois.edu/en/publications/vee08-proceedings-of-the-4th-international-conference-on-virtual-","",149,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,3,12,"Adve, VS, Bersha, B., & Gregg, D. (2008). VEE'08 - Proceedings of the 4th International Conference on Virtual Execution Environments: Foreword. VEE'08 - Proceedings of the 4th International Conference on Virtual Execution Environments … VEE'08 - Proceedings of the 4th International Conference …"
0,"VS Adve, L Sha","Building Robust CPS Systems",,"Citeseer","","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.87.9619&rep=rep1&type=pdf","",150,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,2,,"1.0 Background In the future Cyber Physical Systems (CPS), more and more devices will be connected and controlled in real time. Unfortunately, complex real time systems cannot be exhaustively tested. Nor can it be formally verified completely because verification of …"
0,"VS Adve, C Koelbel, JM Mellor-Crummey","CRPC-TR94405 May 1994",1994,"","softlib.rice.edu","http://softlib.rice.edu/pub/CRPC-TRs/reports/CRPC-TR94405.pdf","",151,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,3,26,"Effectiv est ra te g ie s for pe rforman ce analys is and t un ing w ill b ee ss en tial for the su cce ss of da ta paralle l languag es su ch as H igh-P e rforman ce For t ran (HPF) and For t ran D. S in ce c omp ile rs for these languag es ins ert all c ommun ic a tion, they hav ec ons …"
0,"JC Hoe, VS Adve","International Conference on Architectural Support for Programming Languages and Operating Systems-ASPLOS: Foreword",2010,"International Conference on Architectural …","experts.illinois.edu","https://experts.illinois.edu/en/publications/international-conference-on-architectural-support-for-programming","",152,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,2,10,"Hoe, JC, & Adve, VS (2010). International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS: Foreword. International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS … International Conference …"
0,"D Abramson, VS Adve, G Agha, G Agrawal, V Allis…","This page provides an index into the SC'95 Proceedings technical papers by",,"ieeexplore.ieee.org","","https://ieeexplore.ieee.org/abstract/document/1383220/","",153,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,6,,"Page 1. PROCEEDINGS Author Listing for the SC'95 Proceedings This page provides an index into the SC'95 Proceedings technical papers by author. Abramson, David, Relative Debugging and its Application to the Development of Large Numerical Models Adve, Vikram S., An Integrated …"
0,"VS Adve","The Inﬂuence of Random Delays on Parallel Execution Times 'V",1993,"","","","",154,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,1,27,""
0,"VS Adve, R Bagrodia, E Deelman, R Sakellariou","Author–Title Index for Volume 62",2002,"J. Parallel Distrib. Comput","","","",155,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,4,18,""
0,"CA Lattner, VS Adve","Automatic Pool Allocation: Compile-Time Control of Data Structure Layout in the Heap",2004,"","ideals.illinois.edu","http://www.ideals.illinois.edu/handle/2142/10890","",156,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,2,16,"Despite the potential importance of data structure layouts and traversal patterns, compiler transformations on pointer-intensive programs are performed primarily using pointer analysis, and not by controlling and using information about the layout of high-level data …"
0,"JC Hoe, VS Adve","ACM SIGPLAN Notices: Foreword",2010,"ACM SIGPLAN Notices","experts.illinois.edu","https://experts.illinois.edu/en/publications/acm-sigplan-notices-foreword","",157,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,2,10,"Skip to main content …"
0,"VS Adve, SJ Allan, VH Allan, M Angelaccio…","Salute to 1998 Reviewers",,"","","","",158,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,5,,""
0,"VS Adve, MK Vemon","UNIVERSITY OF",1993,"","cs.wisc.edu","https://scholar.google.comftp://ftp.cs.wisc.edu/pub/techreports/1993/TR1138.pdf","",159,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,2,27,"Stochastic models are widely used for the performance evaluation of parallel programs and systems. The stochastic assumptions in such models are intended to represent non-deterministic processing requirements as well as random delays due to inter-process …"
0,"P Srivastava, M Kotsifakou, MD Sinclair…","POSTER-hVISC: A portable abstraction for heterogeneous parallel systems",2016,"2016 International …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/7756785/","",160,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,4,4,"Programming heterogeneous parallel systems can be extremely complex because a single system may include multiple different parallelism models, instruction sets, and memory hierarchies, and different systems use different combinations of these features. We propose …"
0,"K Kennedy, J Mellor-Crummey, G Jin, V Adve…","Compiling Scientific Programs for Scalable Parallel Systems",2001,"","apps.dtic.mil","https://apps.dtic.mil/docs/citations/ADA389314","",161,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,5,19,"This report details research into compiler technology to support machine-independent data parallel programming for scientific application. The investigation focused on focused on design and development of dHPF, an advanced prototype compiler for High Performance …"
0,"A Ejjeh, V Adve, RA Rutenbar","Studying the Potential of Automatic Optimizations in the Intel FPGA SDK for OpenCL",2020,"The 2020 ACM/SIGDA International …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3373087.3375355","",162,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,3,1,"ABSTRACT High Level Synthesis (HLS) tools, like the Intel FPGA SDK for OpenCL, improve hardware design productivity and enable efficient design space exploration, by providing simple program directives (pragmas) and/or API calls that allow hardware programmers to …"
0,"R Wei, V Adve, L Schwartz","A modern compiler framework for neural network DSLs with adjoint generation in a domain-specific IR",,"openreview.net","","https://openreview.net/references/pdf?id=SJo1PLzCW","",163,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,3,,"Many current approaches to deep learning make use of high-level toolkits such as TensorFlow, Torch, or Caffe. Toolkits such as Caffe have a layer-based programming framework with hard-coded gradients specified for each layer type, making research using …"
0,"D Hutchison, V Adve, MJ Garzarán, T Kanade…","Languages and Compilers for Parallel Computing: 20th International Workshop, LCPC 2007, Urbana, IL, USA, October 11-13, 2007, Revised Selected …",2008,"","Springer-Verlag Berlin Heidelberg","","",164,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,5,12,""
0,"J Criswell, B Pankaj, V Adve","Portable Semi-Automatic Privilege Minimization for System Software",,"","","","",165,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,3,,""
0,"V Adve","Software for parallel architectures",2003,"Principles and Practice of Parallel Programming …","","","",166,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,1,17,""
0,"S Dhekhar, C Lattner, A Shukla, V Adve","Addressing Fundamental Bottlenecks in Link-Time and Dynamic Optimization",2002,"Parallel and Distributed …","computer.org","https://www.computer.org/csdl/proceedings-article/ipdps/2002/15730174/12OmNC3XhtY","",167,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,4,18,"The popularity of object-oriented programming languages, component libraries, and dynamically linked libraries all significantly limit the effectiveness of static analysis and optimization. These trends have led to significant recent interest in link-time interprocedural …"
0,"M Hiltunen, F Junqueira, Z Kalbarczyk, N Kandasamy…","Dependable Computing and Communications Symposium (DCCS)",,"ieeexplore.ieee.org","","https://ieeexplore.ieee.org/abstract/document/5270366/","",168,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,5,,"Flavio Junqueira (Yahoo, Spain) Zbigniew Kalbarczyk (UIUC, USA) Nagarajan Kandasamy (Drexel U., USA) Vana Kelogeraki (UC Riverside, USA) Sy-Yen Kuo (National Taiwan University, Taiwan) Fabio Martinelli (CNR, Pisa, Italy) Shivakant Mishra (U. Colorado, USA) Simin …"
0,"V Adve, J Mellor-Crummey, A Sethi","CRPC-TR97702",,"softlib.rice.edu","","http://softlib.rice.edu/pub/CRPC-TRs/reports/CRPC-TR97702.pdf","",169,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,3,,"Communication ana lysis an d co deg eneration for d ata para lle ll an g ua g es are natura lly formu late d as operations on inte g er sets. P rincipa l ana lysis an d co deg eneration tas ks re q uire manipu lation of sets of d ata, sets of processors, an d sets of iterations. W ed …"
0,"R Bagrodia, R Sakellariou, V Adve","ISI/USC deelman@ isi. edu",2001,"… : Proceedings:[PADS 2001]: 15-18 May …","IEEE","","",170,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,3,19,""
0,"V Adve, MJ Garzaran, P Petersen","Languages and Compilers for Parallel Computing-20th International Workshop, LCPC 2007. Urbana, IL, USA, October 2007. Revised Selected Papers",2008,"Lecture Notes in Computer Science","","","",171,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,3,12,""
0,"V Adve","Keynote II",,"ieeexplore.ieee.org","","https://ieeexplore.ieee.org/abstract/document/4907645/","",172,"2020-05-04 20:16:33","","","","",,,,,0,0.00,0,1,,"Over the past decade, production compilers for general-purpose processors have adopted a number of major technologies emerging from compiler research, including SSA-based optimization, pointer analysis, profile-guided optimization, link-time cross-module …"
0,"V Adve, R Sakellariou","дда и гв Ъ дж з ви и гвз гж Хйаи ЙШ ж б Ш ж гжб в Хг а в г Ф ж ЙЫ а Ш ж аа а Ы ви Ќ г з",,"Citeseer","","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.19.9989&rep=rep1&type=pdf","",173,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,2,,"Rizos Sakellariou Department of Computer Science University of Manchester Manchester M13 9PL, UK ж огз зКб вК Кй зиж и Effective performance prediction for large parallel applications on very large-scale systems requires a comprehensive modeling approach that …"
0,"V Adve","POEMS Report for Tasks 4.1 and 4. 2 Compiler Synthesis of Task Graphs for Data-Parallel Applications",,"cs.utexas.edu","","http://www.cs.utexas.edu/~poems/Documents/Tasks4-1-2.ps","",174,"2020-05-04 20:16:33","PS","","","",,,,,0,0.00,0,1,,"The goal of task 4 is to develop a compiler-synthesized application representation that can be used as a common workload representation for the diverse modeling techniques in POEMS [2]. The POEMS researchers at Rice University1 have designed such an application …"
0,"W Dietz, V Adve","Prevalence of Integer Wraparound in C/C+",,"chili.cs.illinois.edu","","http://chili.cs.illinois.edu/pubs/report.pdf","",176,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,2,,"Integer wraparound is a well-known source of security vulnerabilities in C and C++ programs. However integer wraparound are not always security concerns, and what remains an open question is the frequency these benign wraparounds occur in C and C++ programs …"
0,"BEV Adve","Coordinating Adaptations in Distributed Systems",,"The... International Conference on Distributed …","IEEE","","",177,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,1,,""
0,"SHV Adve","Tasks with Effects",,"Citeseer","","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.374.5083&rep=rep1&type=pdf","",178,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,1,,"Today's widely-used concurrent programming models provide few safety guarantees, making it easy to write code with subtle errors. Some parallel programming models offering stronger guarantees have been proposed, but these are often too restrictive to express the …"
0,"CLV Adve","Data Structure Analysis: A Fast and Scalable Context-Sensitive Heap Analysis",,"Citeseer","","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.224.2292&rep=rep1&type=pdf","",179,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,1,,"Page 1. 1 Static Program Analysis Seminar Data Structure Analysis: A Fast and Scalable Context-Sensitive Heap Analysis Author: Chris Lattner Vikram Adve University of Illinois at Urbana-Champaign Presenter: Cheng Li Page 2. 2 Outline ● Background ● Data Structure …"
0,"VACLM Brukman, ASB Gaeke","LLVA: A Low-level Virtual Instruction Set Architecture",,"courses.cs.washington.edu","","http://courses.cs.washington.edu/courses/cse590g/03au/Low-level.pdf","",180,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,2,,"A virtual instruction set architecture (V-ISA) implemented via a processor-specific software translation layer can provide great flexibility to processor designers. Recent examples such as Crusoe and DAISY, however, have used existing hardware instruction sets as virtual …"
0,"JMCV Adve","Simplifying Control Flow in Compiler-Generated Parallel Code",,"","","","",181,"2020-05-04 20:16:33","CITATION","","","",,,,,0,0.00,0,1,,""
0,"D Dhurjati, S Kowshik, V Adve, C Lattner","Х бгжн Ы ин Я и гйи Ъйви б з гж ж гаа и гв Ѓ",2003,"","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.10.3316&rep=rep1&type=pdf","",182,"2020-05-04 20:16:33","PDF","","","",,,,,0,0.00,0,4,17,"ABSTRACT Ьж и гв а дджг з иг в гж в б бгжн з ин г джгЙ ж бз ж ан к ан гв жйви б з г б бгжн зз з в гв ж гаа и гвИ ги г л ж йв ииж и к гж б дда и гвзК Ь агв Йи жб г а г гйж лгж з иг в а НММБ зи и в гж б ви г б бгжн з ин гж бЙ джг ж бз и жгй к в гбд а ж и в ей з в б в б а з б ви ж …"
