// Seed: 1007077942
module module_0;
  wire id_1;
  wire id_3;
  assign id_3 = 1;
  wire id_4 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri  id_3,
    input  tri1 id_4
);
  assign id_0 = 1 + 1'b0;
  xor primCall (id_0, id_1, id_2, id_3, id_4);
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 (
    input  uwire id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  tri   id_3,
    output wand  id_4
);
  tri0 id_6;
  assign id_6 = 1;
  module_0 modCall_1 ();
  id_7.id_8(
      id_3, 1
  );
  tri id_9 = 1;
endmodule
