# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../tb/setup/with_axi_bus" --include "../../../../../tb/monitor/full" --include "../../../../../tb/task/riscv_tests" \
"../../../../../tb/setup/with_axi_bus/axi_slave_BFM.v" \
"../../../../../../design/core/coregen/hw_parts/mem/axi/cache.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/check.v" \
"../../../../../../design/core/coregen/hw_parts/peripherals/clint.v" \
"../../../../../../design/cop/cop_ip/src/cop.v" \
"../../../../../../design/cop/cop_ip/src/cop_impl_0.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/cop_stub.v" \
"../../../../../../design/core/coregen/hw_parts/core/core.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/cushion.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/decode.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/exec.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/fetch.v" \
"../../../../../../design/core/coregen/hw_parts/mem/axi/interconnect.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/main.v" \
"../../../../../../design/core/coregen/hw_parts/mem/axi/mem.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/mmu.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/mread.v" \
"../../../../../../design/core/coregen/hw_parts/peripherals/plic.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/pool.v" \
"../../../../../../design/core/coregen/hw_parts/mem/utils/ram/ram_dualport.v" \
"../../../../../../design/core/coregen/hw_parts/mem/utils/rom/rom_dualport.v" \
"../../../../../../design/core/coregen/hw_parts/sasanqua.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/schedule.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/register/std_csr.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/register/std_rv32i.v" \
"../../../../../tb/setup/with_axi_bus/sync_fifo.v" \
"../../../../../../design/core/coregen/hw_parts/mem/axi/translate.v" \
"../../../../../../design/core/coregen/hw_parts/core/components/pipeline/trap.v" \
"../../../../../tb/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
