## Notes
This folder contains the area and power report after Cadence Genus logic synthesis with a commercial 12nm technology node. RTLs can in `RecPipe-Artifact/RPAccel_characterization/RTL/`.


Feel free to re-characterize with your own synthesis tools and PDKs. 
