
ProfPro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000614  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080007bc  080007c4  000107c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080007bc  080007bc  000107c4  2**0
                  CONTENTS
  4 .ARM          00000000  080007bc  080007bc  000107c4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080007bc  080007c4  000107c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080007bc  080007bc  000107bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080007c0  080007c0  000107c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000107c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000107c4  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000107c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000c3c  00000000  00000000  000107f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002dd  00000000  00000000  00011430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c0  00000000  00000000  00011710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000098  00000000  00000000  000117d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000007f6  00000000  00000000  00011868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000b6e  00000000  00000000  0001205e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00005403  00000000  00000000  00012bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00017fcf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000240  00000000  00000000  00018020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080007a4 	.word	0x080007a4

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	080007a4 	.word	0x080007a4

080001e8 <gpio_perip_en>:
 *      Author: metab
 */
#include "gpio.h"


PRIVATE void gpio_perip_en(GPIO_RegDef_t * pGpiox){
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
	if(pGpiox==GPIOA)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	4a33      	ldr	r2, [pc, #204]	; (80002c0 <gpio_perip_en+0xd8>)
 80001f4:	4293      	cmp	r3, r2
 80001f6:	d106      	bne.n	8000206 <gpio_perip_en+0x1e>
		GPIOA_CLOCK_ENABLE();
 80001f8:	4b32      	ldr	r3, [pc, #200]	; (80002c4 <gpio_perip_en+0xdc>)
 80001fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001fc:	4a31      	ldr	r2, [pc, #196]	; (80002c4 <gpio_perip_en+0xdc>)
 80001fe:	f043 0301 	orr.w	r3, r3, #1
 8000202:	6313      	str	r3, [r2, #48]	; 0x30
		GPIOG_CLOCK_ENABLE();
	else if(pGpiox==GPIOH)
		GPIOH_CLOCK_ENABLE();
	else if(pGpiox==GPIOI)
		GPIOI_CLOCK_ENABLE();
}
 8000204:	e056      	b.n	80002b4 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOB)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	4a2f      	ldr	r2, [pc, #188]	; (80002c8 <gpio_perip_en+0xe0>)
 800020a:	4293      	cmp	r3, r2
 800020c:	d106      	bne.n	800021c <gpio_perip_en+0x34>
		GPIOB_CLOCK_ENABLE();
 800020e:	4b2d      	ldr	r3, [pc, #180]	; (80002c4 <gpio_perip_en+0xdc>)
 8000210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000212:	4a2c      	ldr	r2, [pc, #176]	; (80002c4 <gpio_perip_en+0xdc>)
 8000214:	f043 0302 	orr.w	r3, r3, #2
 8000218:	6313      	str	r3, [r2, #48]	; 0x30
}
 800021a:	e04b      	b.n	80002b4 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOC)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	4a2b      	ldr	r2, [pc, #172]	; (80002cc <gpio_perip_en+0xe4>)
 8000220:	4293      	cmp	r3, r2
 8000222:	d106      	bne.n	8000232 <gpio_perip_en+0x4a>
		GPIOC_CLOCK_ENABLE();
 8000224:	4b27      	ldr	r3, [pc, #156]	; (80002c4 <gpio_perip_en+0xdc>)
 8000226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000228:	4a26      	ldr	r2, [pc, #152]	; (80002c4 <gpio_perip_en+0xdc>)
 800022a:	f043 0304 	orr.w	r3, r3, #4
 800022e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000230:	e040      	b.n	80002b4 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOD)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	4a26      	ldr	r2, [pc, #152]	; (80002d0 <gpio_perip_en+0xe8>)
 8000236:	4293      	cmp	r3, r2
 8000238:	d106      	bne.n	8000248 <gpio_perip_en+0x60>
		GPIOD_CLOCK_ENABLE();
 800023a:	4b22      	ldr	r3, [pc, #136]	; (80002c4 <gpio_perip_en+0xdc>)
 800023c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800023e:	4a21      	ldr	r2, [pc, #132]	; (80002c4 <gpio_perip_en+0xdc>)
 8000240:	f043 0308 	orr.w	r3, r3, #8
 8000244:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000246:	e035      	b.n	80002b4 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOE)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a22      	ldr	r2, [pc, #136]	; (80002d4 <gpio_perip_en+0xec>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d106      	bne.n	800025e <gpio_perip_en+0x76>
		GPIOE_CLOCK_ENABLE();
 8000250:	4b1c      	ldr	r3, [pc, #112]	; (80002c4 <gpio_perip_en+0xdc>)
 8000252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000254:	4a1b      	ldr	r2, [pc, #108]	; (80002c4 <gpio_perip_en+0xdc>)
 8000256:	f043 0310 	orr.w	r3, r3, #16
 800025a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800025c:	e02a      	b.n	80002b4 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOF)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	4a1d      	ldr	r2, [pc, #116]	; (80002d8 <gpio_perip_en+0xf0>)
 8000262:	4293      	cmp	r3, r2
 8000264:	d106      	bne.n	8000274 <gpio_perip_en+0x8c>
		GPIOF_CLOCK_ENABLE();
 8000266:	4b17      	ldr	r3, [pc, #92]	; (80002c4 <gpio_perip_en+0xdc>)
 8000268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800026a:	4a16      	ldr	r2, [pc, #88]	; (80002c4 <gpio_perip_en+0xdc>)
 800026c:	f043 0320 	orr.w	r3, r3, #32
 8000270:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000272:	e01f      	b.n	80002b4 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOG)
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	4a19      	ldr	r2, [pc, #100]	; (80002dc <gpio_perip_en+0xf4>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d106      	bne.n	800028a <gpio_perip_en+0xa2>
		GPIOG_CLOCK_ENABLE();
 800027c:	4b11      	ldr	r3, [pc, #68]	; (80002c4 <gpio_perip_en+0xdc>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4a10      	ldr	r2, [pc, #64]	; (80002c4 <gpio_perip_en+0xdc>)
 8000282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000286:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000288:	e014      	b.n	80002b4 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOH)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	4a14      	ldr	r2, [pc, #80]	; (80002e0 <gpio_perip_en+0xf8>)
 800028e:	4293      	cmp	r3, r2
 8000290:	d106      	bne.n	80002a0 <gpio_perip_en+0xb8>
		GPIOH_CLOCK_ENABLE();
 8000292:	4b0c      	ldr	r3, [pc, #48]	; (80002c4 <gpio_perip_en+0xdc>)
 8000294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000296:	4a0b      	ldr	r2, [pc, #44]	; (80002c4 <gpio_perip_en+0xdc>)
 8000298:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800029c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800029e:	e009      	b.n	80002b4 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOI)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	4a10      	ldr	r2, [pc, #64]	; (80002e4 <gpio_perip_en+0xfc>)
 80002a4:	4293      	cmp	r3, r2
 80002a6:	d105      	bne.n	80002b4 <gpio_perip_en+0xcc>
		GPIOI_CLOCK_ENABLE();
 80002a8:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <gpio_perip_en+0xdc>)
 80002aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ac:	4a05      	ldr	r2, [pc, #20]	; (80002c4 <gpio_perip_en+0xdc>)
 80002ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002b2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002b4:	bf00      	nop
 80002b6:	370c      	adds	r7, #12
 80002b8:	46bd      	mov	sp, r7
 80002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002be:	4770      	bx	lr
 80002c0:	40020000 	.word	0x40020000
 80002c4:	40023800 	.word	0x40023800
 80002c8:	40020400 	.word	0x40020400
 80002cc:	40020800 	.word	0x40020800
 80002d0:	40020c00 	.word	0x40020c00
 80002d4:	40021000 	.word	0x40021000
 80002d8:	40021400 	.word	0x40021400
 80002dc:	40021800 	.word	0x40021800
 80002e0:	40021c00 	.word	0x40021c00
 80002e4:	40022000 	.word	0x40022000

080002e8 <get_port_code>:


PRIVATE uint8_t get_port_code(const GPIO_RegDef_t * pGpioX){
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
	if(pGpioX==GPIOA)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	4a1d      	ldr	r2, [pc, #116]	; (8000368 <get_port_code+0x80>)
 80002f4:	4293      	cmp	r3, r2
 80002f6:	d101      	bne.n	80002fc <get_port_code+0x14>
		return GPIOA_PORT_CODE;
 80002f8:	2300      	movs	r3, #0
 80002fa:	e02f      	b.n	800035c <get_port_code+0x74>
	else if(pGpioX==GPIOB)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	4a1b      	ldr	r2, [pc, #108]	; (800036c <get_port_code+0x84>)
 8000300:	4293      	cmp	r3, r2
 8000302:	d101      	bne.n	8000308 <get_port_code+0x20>
		return GPIOB_PORT_CODE;
 8000304:	2301      	movs	r3, #1
 8000306:	e029      	b.n	800035c <get_port_code+0x74>
	else if(pGpioX==GPIOC)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4a19      	ldr	r2, [pc, #100]	; (8000370 <get_port_code+0x88>)
 800030c:	4293      	cmp	r3, r2
 800030e:	d101      	bne.n	8000314 <get_port_code+0x2c>
		return GPIOC_PORT_CODE;
 8000310:	2302      	movs	r3, #2
 8000312:	e023      	b.n	800035c <get_port_code+0x74>
	else if(pGpioX==GPIOD)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	4a17      	ldr	r2, [pc, #92]	; (8000374 <get_port_code+0x8c>)
 8000318:	4293      	cmp	r3, r2
 800031a:	d101      	bne.n	8000320 <get_port_code+0x38>
		return GPIOD_PORT_CODE;
 800031c:	2303      	movs	r3, #3
 800031e:	e01d      	b.n	800035c <get_port_code+0x74>
	else if(pGpioX==GPIOE)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	4a15      	ldr	r2, [pc, #84]	; (8000378 <get_port_code+0x90>)
 8000324:	4293      	cmp	r3, r2
 8000326:	d101      	bne.n	800032c <get_port_code+0x44>
		return GPIOE_PORT_CODE;
 8000328:	2304      	movs	r3, #4
 800032a:	e017      	b.n	800035c <get_port_code+0x74>
	else if(pGpioX==GPIOF)
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	4a13      	ldr	r2, [pc, #76]	; (800037c <get_port_code+0x94>)
 8000330:	4293      	cmp	r3, r2
 8000332:	d101      	bne.n	8000338 <get_port_code+0x50>
		return GPIOF_PORT_CODE;
 8000334:	2305      	movs	r3, #5
 8000336:	e011      	b.n	800035c <get_port_code+0x74>
	else if(pGpioX==GPIOG)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	4a11      	ldr	r2, [pc, #68]	; (8000380 <get_port_code+0x98>)
 800033c:	4293      	cmp	r3, r2
 800033e:	d101      	bne.n	8000344 <get_port_code+0x5c>
		return GPIOG_PORT_CODE;
 8000340:	2306      	movs	r3, #6
 8000342:	e00b      	b.n	800035c <get_port_code+0x74>
	else if(pGpioX==GPIOH)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	4a0f      	ldr	r2, [pc, #60]	; (8000384 <get_port_code+0x9c>)
 8000348:	4293      	cmp	r3, r2
 800034a:	d101      	bne.n	8000350 <get_port_code+0x68>
		return GPIOH_PORT_CODE;
 800034c:	2307      	movs	r3, #7
 800034e:	e005      	b.n	800035c <get_port_code+0x74>
	else if(pGpioX==GPIOI)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4a0d      	ldr	r2, [pc, #52]	; (8000388 <get_port_code+0xa0>)
 8000354:	4293      	cmp	r3, r2
 8000356:	d101      	bne.n	800035c <get_port_code+0x74>
		return GPIOI_PORT_CODE;
 8000358:	2308      	movs	r3, #8
 800035a:	e7ff      	b.n	800035c <get_port_code+0x74>
}
 800035c:	4618      	mov	r0, r3
 800035e:	370c      	adds	r7, #12
 8000360:	46bd      	mov	sp, r7
 8000362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000366:	4770      	bx	lr
 8000368:	40020000 	.word	0x40020000
 800036c:	40020400 	.word	0x40020400
 8000370:	40020800 	.word	0x40020800
 8000374:	40020c00 	.word	0x40020c00
 8000378:	40021000 	.word	0x40021000
 800037c:	40021400 	.word	0x40021400
 8000380:	40021800 	.word	0x40021800
 8000384:	40021c00 	.word	0x40021c00
 8000388:	40022000 	.word	0x40022000

0800038c <gpio_init>:

void gpio_init(GPIO_Handle_t * pGpio_handle){
 800038c:	b580      	push	{r7, lr}
 800038e:	b086      	sub	sp, #24
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 8000394:	2300      	movs	r3, #0
 8000396:	617b      	str	r3, [r7, #20]

	//clock aktif et
	gpio_perip_en(pGpio_handle->pGpioX);
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4618      	mov	r0, r3
 800039e:	f7ff ff23 	bl	80001e8 <gpio_perip_en>
	volatile uint32_t * p_rcc_ahb1_reg=(uint32_t*)(0x40023800+0x30);
	*p_rcc_ahb1_reg |=(1u<<3);
*/

	//pin mode ayarla
	if(pGpio_handle->gPIO_pinConfig.pin_mode<=GPIO_MODE_ANALOG){
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	795b      	ldrb	r3, [r3, #5]
 80003a6:	2b03      	cmp	r3, #3
 80003a8:	d820      	bhi.n	80003ec <gpio_init+0x60>
		temp = (pGpio_handle->gPIO_pinConfig.pin_mode << (2 * pGpio_handle->gPIO_pinConfig.pin_number));
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	795b      	ldrb	r3, [r3, #5]
 80003ae:	461a      	mov	r2, r3
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	791b      	ldrb	r3, [r3, #4]
 80003b4:	005b      	lsls	r3, r3, #1
 80003b6:	fa02 f303 	lsl.w	r3, r2, r3
 80003ba:	617b      	str	r3, [r7, #20]
		pGpio_handle->pGpioX->MODER &= ~(0b11<<(2*pGpio_handle->gPIO_pinConfig.pin_number));
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	681a      	ldr	r2, [r3, #0]
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	791b      	ldrb	r3, [r3, #4]
 80003c6:	005b      	lsls	r3, r3, #1
 80003c8:	2103      	movs	r1, #3
 80003ca:	fa01 f303 	lsl.w	r3, r1, r3
 80003ce:	43db      	mvns	r3, r3
 80003d0:	4619      	mov	r1, r3
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	400a      	ands	r2, r1
 80003d8:	601a      	str	r2, [r3, #0]
		pGpio_handle->pGpioX->MODER |=temp;
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	6819      	ldr	r1, [r3, #0]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	697a      	ldr	r2, [r7, #20]
 80003e6:	430a      	orrs	r2, r1
 80003e8:	601a      	str	r2, [r3, #0]
 80003ea:	e07c      	b.n	80004e6 <gpio_init+0x15a>
	}else{
		//interrupt mode
		if(pGpio_handle->gPIO_pinConfig.pin_mode==GPIO_MODE_FE_IT) //Only falling
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	795b      	ldrb	r3, [r3, #5]
 80003f0:	2b04      	cmp	r3, #4
 80003f2:	d115      	bne.n	8000420 <gpio_init+0x94>
		{
			EXTI->FTSR |= (1U<<pGpio_handle->gPIO_pinConfig.pin_number); //falling set
 80003f4:	4b6d      	ldr	r3, [pc, #436]	; (80005ac <gpio_init+0x220>)
 80003f6:	68da      	ldr	r2, [r3, #12]
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	791b      	ldrb	r3, [r3, #4]
 80003fc:	4619      	mov	r1, r3
 80003fe:	2301      	movs	r3, #1
 8000400:	408b      	lsls	r3, r1
 8000402:	496a      	ldr	r1, [pc, #424]	; (80005ac <gpio_init+0x220>)
 8000404:	4313      	orrs	r3, r2
 8000406:	60cb      	str	r3, [r1, #12]
			EXTI->RTSR &= ~(1U<<pGpio_handle->gPIO_pinConfig.pin_number);//rising reset
 8000408:	4b68      	ldr	r3, [pc, #416]	; (80005ac <gpio_init+0x220>)
 800040a:	689a      	ldr	r2, [r3, #8]
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	791b      	ldrb	r3, [r3, #4]
 8000410:	4619      	mov	r1, r3
 8000412:	2301      	movs	r3, #1
 8000414:	408b      	lsls	r3, r1
 8000416:	43db      	mvns	r3, r3
 8000418:	4964      	ldr	r1, [pc, #400]	; (80005ac <gpio_init+0x220>)
 800041a:	4013      	ands	r3, r2
 800041c:	608b      	str	r3, [r1, #8]
 800041e:	e031      	b.n	8000484 <gpio_init+0xf8>
		}
		else if(pGpio_handle->gPIO_pinConfig.pin_mode==GPIO_MODE_RE_IT) // only rising
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	795b      	ldrb	r3, [r3, #5]
 8000424:	2b05      	cmp	r3, #5
 8000426:	d115      	bne.n	8000454 <gpio_init+0xc8>
		{
			EXTI->RTSR |= (1U<<pGpio_handle->gPIO_pinConfig.pin_number);//rising set
 8000428:	4b60      	ldr	r3, [pc, #384]	; (80005ac <gpio_init+0x220>)
 800042a:	689a      	ldr	r2, [r3, #8]
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	791b      	ldrb	r3, [r3, #4]
 8000430:	4619      	mov	r1, r3
 8000432:	2301      	movs	r3, #1
 8000434:	408b      	lsls	r3, r1
 8000436:	495d      	ldr	r1, [pc, #372]	; (80005ac <gpio_init+0x220>)
 8000438:	4313      	orrs	r3, r2
 800043a:	608b      	str	r3, [r1, #8]
			EXTI->FTSR &= ~(1U<<pGpio_handle->gPIO_pinConfig.pin_number);//falling reset
 800043c:	4b5b      	ldr	r3, [pc, #364]	; (80005ac <gpio_init+0x220>)
 800043e:	68da      	ldr	r2, [r3, #12]
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	791b      	ldrb	r3, [r3, #4]
 8000444:	4619      	mov	r1, r3
 8000446:	2301      	movs	r3, #1
 8000448:	408b      	lsls	r3, r1
 800044a:	43db      	mvns	r3, r3
 800044c:	4957      	ldr	r1, [pc, #348]	; (80005ac <gpio_init+0x220>)
 800044e:	4013      	ands	r3, r2
 8000450:	60cb      	str	r3, [r1, #12]
 8000452:	e017      	b.n	8000484 <gpio_init+0xf8>
		}
		else if(pGpio_handle->gPIO_pinConfig.pin_mode==GPIO_MODE_FRE_IT) // falling + rising
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	795b      	ldrb	r3, [r3, #5]
 8000458:	2b06      	cmp	r3, #6
 800045a:	d113      	bne.n	8000484 <gpio_init+0xf8>
		{
			EXTI->RTSR |= (1U <<pGpio_handle->gPIO_pinConfig.pin_number); //rising set
 800045c:	4b53      	ldr	r3, [pc, #332]	; (80005ac <gpio_init+0x220>)
 800045e:	689a      	ldr	r2, [r3, #8]
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	791b      	ldrb	r3, [r3, #4]
 8000464:	4619      	mov	r1, r3
 8000466:	2301      	movs	r3, #1
 8000468:	408b      	lsls	r3, r1
 800046a:	4950      	ldr	r1, [pc, #320]	; (80005ac <gpio_init+0x220>)
 800046c:	4313      	orrs	r3, r2
 800046e:	608b      	str	r3, [r1, #8]
			EXTI->FTSR |= (1U <<pGpio_handle->gPIO_pinConfig.pin_number); //falling set
 8000470:	4b4e      	ldr	r3, [pc, #312]	; (80005ac <gpio_init+0x220>)
 8000472:	68da      	ldr	r2, [r3, #12]
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	791b      	ldrb	r3, [r3, #4]
 8000478:	4619      	mov	r1, r3
 800047a:	2301      	movs	r3, #1
 800047c:	408b      	lsls	r3, r1
 800047e:	494b      	ldr	r1, [pc, #300]	; (80005ac <gpio_init+0x220>)
 8000480:	4313      	orrs	r3, r2
 8000482:	60cb      	str	r3, [r1, #12]
		}
		//used port pin selection by SYSCF_EXTICRx
		SYSCFG_CLOCK_ENABLE();
 8000484:	4b4a      	ldr	r3, [pc, #296]	; (80005b0 <gpio_init+0x224>)
 8000486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000488:	4a49      	ldr	r2, [pc, #292]	; (80005b0 <gpio_init+0x224>)
 800048a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800048e:	6453      	str	r3, [r2, #68]	; 0x44
		uint32_t syscfgr_exti_reg_no = pGpio_handle->gPIO_pinConfig.pin_number / 4;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	791b      	ldrb	r3, [r3, #4]
 8000494:	089b      	lsrs	r3, r3, #2
 8000496:	b2db      	uxtb	r3, r3
 8000498:	613b      	str	r3, [r7, #16]
		uint32_t syscfgr_exti_reg_bit_no = pGpio_handle->gPIO_pinConfig.pin_number % 4;
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	791b      	ldrb	r3, [r3, #4]
 800049e:	f003 0303 	and.w	r3, r3, #3
 80004a2:	60fb      	str	r3, [r7, #12]
		uint8_t port_code = get_port_code(pGpio_handle->pGpioX);
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4618      	mov	r0, r3
 80004aa:	f7ff ff1d 	bl	80002e8 <get_port_code>
 80004ae:	4603      	mov	r3, r0
 80004b0:	72fb      	strb	r3, [r7, #11]
		SYSCFG->EXTICR[syscfgr_exti_reg_no] |= (1u<<(syscfgr_exti_reg_bit_no*4));
 80004b2:	4a40      	ldr	r2, [pc, #256]	; (80005b4 <gpio_init+0x228>)
 80004b4:	693b      	ldr	r3, [r7, #16]
 80004b6:	3302      	adds	r3, #2
 80004b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	2101      	movs	r1, #1
 80004c2:	fa01 f303 	lsl.w	r3, r1, r3
 80004c6:	493b      	ldr	r1, [pc, #236]	; (80005b4 <gpio_init+0x228>)
 80004c8:	431a      	orrs	r2, r3
 80004ca:	693b      	ldr	r3, [r7, #16]
 80004cc:	3302      	adds	r3, #2
 80004ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//Enable IMR
		EXTI->IMR |= (1u<<pGpio_handle->gPIO_pinConfig.pin_number);
 80004d2:	4b36      	ldr	r3, [pc, #216]	; (80005ac <gpio_init+0x220>)
 80004d4:	681a      	ldr	r2, [r3, #0]
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	791b      	ldrb	r3, [r3, #4]
 80004da:	4619      	mov	r1, r3
 80004dc:	2301      	movs	r3, #1
 80004de:	408b      	lsls	r3, r1
 80004e0:	4932      	ldr	r1, [pc, #200]	; (80005ac <gpio_init+0x220>)
 80004e2:	4313      	orrs	r3, r2
 80004e4:	600b      	str	r3, [r1, #0]
		//NVIC
	}

	//speed ayarla
	temp = (pGpio_handle->gPIO_pinConfig.pin_speed << (2 * pGpio_handle->gPIO_pinConfig.pin_number));
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	799b      	ldrb	r3, [r3, #6]
 80004ea:	461a      	mov	r2, r3
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	791b      	ldrb	r3, [r3, #4]
 80004f0:	005b      	lsls	r3, r3, #1
 80004f2:	fa02 f303 	lsl.w	r3, r2, r3
 80004f6:	617b      	str	r3, [r7, #20]
	pGpio_handle->pGpioX->OSPEEDR &= ~(0b11<<(2*pGpio_handle->gPIO_pinConfig.pin_number));
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	689a      	ldr	r2, [r3, #8]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	791b      	ldrb	r3, [r3, #4]
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	2103      	movs	r1, #3
 8000506:	fa01 f303 	lsl.w	r3, r1, r3
 800050a:	43db      	mvns	r3, r3
 800050c:	4619      	mov	r1, r3
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	400a      	ands	r2, r1
 8000514:	609a      	str	r2, [r3, #8]
	pGpio_handle->pGpioX->OSPEEDR |=temp;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	6899      	ldr	r1, [r3, #8]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	697a      	ldr	r2, [r7, #20]
 8000522:	430a      	orrs	r2, r1
 8000524:	609a      	str	r2, [r3, #8]

	//pull up pull down ayarla
	temp = (pGpio_handle->gPIO_pinConfig.pin_pupd << (2 * pGpio_handle->gPIO_pinConfig.pin_number));
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	7a1b      	ldrb	r3, [r3, #8]
 800052a:	461a      	mov	r2, r3
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	791b      	ldrb	r3, [r3, #4]
 8000530:	005b      	lsls	r3, r3, #1
 8000532:	fa02 f303 	lsl.w	r3, r2, r3
 8000536:	617b      	str	r3, [r7, #20]
	pGpio_handle->pGpioX->PUPDR &= ~(0b11<<(2*pGpio_handle->gPIO_pinConfig.pin_number));
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	68da      	ldr	r2, [r3, #12]
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	791b      	ldrb	r3, [r3, #4]
 8000542:	005b      	lsls	r3, r3, #1
 8000544:	2103      	movs	r1, #3
 8000546:	fa01 f303 	lsl.w	r3, r1, r3
 800054a:	43db      	mvns	r3, r3
 800054c:	4619      	mov	r1, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	400a      	ands	r2, r1
 8000554:	60da      	str	r2, [r3, #12]
	pGpio_handle->pGpioX->PUPDR |=temp;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	68d9      	ldr	r1, [r3, #12]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	697a      	ldr	r2, [r7, #20]
 8000562:	430a      	orrs	r2, r1
 8000564:	60da      	str	r2, [r3, #12]

	//otype ayarla
	temp = (pGpio_handle->gPIO_pinConfig.pin_otype << (pGpio_handle->gPIO_pinConfig.pin_number));
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	79db      	ldrb	r3, [r3, #7]
 800056a:	461a      	mov	r2, r3
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	791b      	ldrb	r3, [r3, #4]
 8000570:	fa02 f303 	lsl.w	r3, r2, r3
 8000574:	617b      	str	r3, [r7, #20]
	pGpio_handle->pGpioX->OTYPER &= ~(0b1<<(pGpio_handle->gPIO_pinConfig.pin_number));
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	685a      	ldr	r2, [r3, #4]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	791b      	ldrb	r3, [r3, #4]
 8000580:	4619      	mov	r1, r3
 8000582:	2301      	movs	r3, #1
 8000584:	408b      	lsls	r3, r1
 8000586:	43db      	mvns	r3, r3
 8000588:	4619      	mov	r1, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	400a      	ands	r2, r1
 8000590:	605a      	str	r2, [r3, #4]
	pGpio_handle->pGpioX->OTYPER |=temp;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	6859      	ldr	r1, [r3, #4]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	697a      	ldr	r2, [r7, #20]
 800059e:	430a      	orrs	r2, r1
 80005a0:	605a      	str	r2, [r3, #4]
	//bi portun pinine 1 mi 0 mı yazacağız....




}
 80005a2:	bf00      	nop
 80005a4:	3718      	adds	r7, #24
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	40013c00 	.word	0x40013c00
 80005b0:	40023800 	.word	0x40023800
 80005b4:	40013800 	.word	0x40013800

080005b8 <gpio_toggleto_output_pin>:
	pGpiox->ODR=val; //bitsel olarak değil direk data olarak yazıyoruz.

}


void gpio_toggleto_output_pin(GPIO_RegDef_t *pGpiox ,uint8_t pin_no){
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	460b      	mov	r3, r1
 80005c2:	70fb      	strb	r3, [r7, #3]
	pGpiox->ODR ^=(1u<<pin_no);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	695a      	ldr	r2, [r3, #20]
 80005c8:	78fb      	ldrb	r3, [r7, #3]
 80005ca:	2101      	movs	r1, #1
 80005cc:	fa01 f303 	lsl.w	r3, r1, r3
 80005d0:	405a      	eors	r2, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	615a      	str	r2, [r3, #20]

}
 80005d6:	bf00      	nop
 80005d8:	370c      	adds	r7, #12
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
	...

080005e4 <gpio_interrupt_enable>:
	res = pGpiox->IDR &(1u<<pin_no);
	//return res;
	return res!= 0? GPIO_PIN_SET : GPIO_PIN_RESET;
}

void gpio_interrupt_enable(uint8_t irq_num){
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
	if(irq_num < 32)
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	2b1f      	cmp	r3, #31
 80005f2:	d809      	bhi.n	8000608 <gpio_interrupt_enable+0x24>
		NVIC_ISERx->NVIC_ISER0 |= (1U<<irq_num );
 80005f4:	4b16      	ldr	r3, [pc, #88]	; (8000650 <gpio_interrupt_enable+0x6c>)
 80005f6:	681a      	ldr	r2, [r3, #0]
 80005f8:	79fb      	ldrb	r3, [r7, #7]
 80005fa:	2101      	movs	r1, #1
 80005fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000600:	4913      	ldr	r1, [pc, #76]	; (8000650 <gpio_interrupt_enable+0x6c>)
 8000602:	4313      	orrs	r3, r2
 8000604:	600b      	str	r3, [r1, #0]
	else if( irq_num < 64)
		NVIC_ISERx->NVIC_ISER1 |= (1U<<(irq_num%32));
	else if(irq_num <= 81)
		NVIC_ISERx->NVIC_ISER2 |= (1U<<(irq_num%32));

}
 8000606:	e01c      	b.n	8000642 <gpio_interrupt_enable+0x5e>
	else if( irq_num < 64)
 8000608:	79fb      	ldrb	r3, [r7, #7]
 800060a:	2b3f      	cmp	r3, #63	; 0x3f
 800060c:	d80b      	bhi.n	8000626 <gpio_interrupt_enable+0x42>
		NVIC_ISERx->NVIC_ISER1 |= (1U<<(irq_num%32));
 800060e:	4b10      	ldr	r3, [pc, #64]	; (8000650 <gpio_interrupt_enable+0x6c>)
 8000610:	685a      	ldr	r2, [r3, #4]
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	f003 031f 	and.w	r3, r3, #31
 8000618:	2101      	movs	r1, #1
 800061a:	fa01 f303 	lsl.w	r3, r1, r3
 800061e:	490c      	ldr	r1, [pc, #48]	; (8000650 <gpio_interrupt_enable+0x6c>)
 8000620:	4313      	orrs	r3, r2
 8000622:	604b      	str	r3, [r1, #4]
}
 8000624:	e00d      	b.n	8000642 <gpio_interrupt_enable+0x5e>
	else if(irq_num <= 81)
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	2b51      	cmp	r3, #81	; 0x51
 800062a:	d80a      	bhi.n	8000642 <gpio_interrupt_enable+0x5e>
		NVIC_ISERx->NVIC_ISER2 |= (1U<<(irq_num%32));
 800062c:	4b08      	ldr	r3, [pc, #32]	; (8000650 <gpio_interrupt_enable+0x6c>)
 800062e:	689a      	ldr	r2, [r3, #8]
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	f003 031f 	and.w	r3, r3, #31
 8000636:	2101      	movs	r1, #1
 8000638:	fa01 f303 	lsl.w	r3, r1, r3
 800063c:	4904      	ldr	r1, [pc, #16]	; (8000650 <gpio_interrupt_enable+0x6c>)
 800063e:	4313      	orrs	r3, r2
 8000640:	608b      	str	r3, [r1, #8]
}
 8000642:	bf00      	nop
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	e000e100 	.word	0xe000e100

08000654 <clear_pending_reg>:
		NVIC_ICERx->NVIC_ICER1 |= (1U<<(irq_num%32));
	else if(irq_num <= 81)
		NVIC_ICERx->NVIC_ICER2 |= (1U<<(irq_num%32));
}

void clear_pending_reg(uint8_t pin_no){
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
	//clear PR
	if(EXTI->PR & (1<<pin_no))
 800065e:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <clear_pending_reg+0x3c>)
 8000660:	695b      	ldr	r3, [r3, #20]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	2101      	movs	r1, #1
 8000666:	fa01 f202 	lsl.w	r2, r1, r2
 800066a:	4013      	ands	r3, r2
 800066c:	2b00      	cmp	r3, #0
 800066e:	d008      	beq.n	8000682 <clear_pending_reg+0x2e>
		EXTI->PR |= (1U<<pin_no);
 8000670:	4b07      	ldr	r3, [pc, #28]	; (8000690 <clear_pending_reg+0x3c>)
 8000672:	695a      	ldr	r2, [r3, #20]
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	2101      	movs	r1, #1
 8000678:	fa01 f303 	lsl.w	r3, r1, r3
 800067c:	4904      	ldr	r1, [pc, #16]	; (8000690 <clear_pending_reg+0x3c>)
 800067e:	4313      	orrs	r3, r2
 8000680:	614b      	str	r3, [r1, #20]
}
 8000682:	bf00      	nop
 8000684:	370c      	adds	r7, #12
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	40013c00 	.word	0x40013c00

08000694 <EXTI0_IRQHandler>:
}

#define BTN_PRESSED	1
#define BTN_RELEASED 0

void EXTI0_IRQHandler(void){
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
	clear_pending_reg(GPIO_PIN_NO_0);
 8000698:	2000      	movs	r0, #0
 800069a:	f7ff ffdb 	bl	8000654 <clear_pending_reg>
	gpio_toggleto_output_pin(GPIOD, GPIO_PIN_NO_15);
 800069e:	210f      	movs	r1, #15
 80006a0:	4802      	ldr	r0, [pc, #8]	; (80006ac <EXTI0_IRQHandler+0x18>)
 80006a2:	f7ff ff89 	bl	80005b8 <gpio_toggleto_output_pin>
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40020c00 	.word	0x40020c00

080006b0 <main>:

int main(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b088      	sub	sp, #32
 80006b4:	af00      	add	r7, sp, #0


	GPIO_Handle_t Gpio_pd_blue={GPIOD,{GPIO_PIN_NO_15,GPIO_MODE_OUT,GPIO_SPEED_MEDIUM,GPIO_OTYPE_PP,GPIO_NO_PUPD}};
 80006b6:	f107 0310 	add.w	r3, r7, #16
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
 80006c2:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <main+0x50>)
 80006c4:	613b      	str	r3, [r7, #16]
 80006c6:	230f      	movs	r3, #15
 80006c8:	753b      	strb	r3, [r7, #20]
 80006ca:	2301      	movs	r3, #1
 80006cc:	757b      	strb	r3, [r7, #21]
 80006ce:	2301      	movs	r3, #1
 80006d0:	75bb      	strb	r3, [r7, #22]

	gpio_init(&Gpio_pd_blue);
 80006d2:	f107 0310 	add.w	r3, r7, #16
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff fe58 	bl	800038c <gpio_init>


	//user button interrupt test
	GPIO_Handle_t user_button;
	user_button.pGpioX=GPIOA;
 80006dc:	4b09      	ldr	r3, [pc, #36]	; (8000704 <main+0x54>)
 80006de:	607b      	str	r3, [r7, #4]
	user_button.gPIO_pinConfig.pin_number=GPIO_PIN_NO_0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	723b      	strb	r3, [r7, #8]
	user_button.gPIO_pinConfig.pin_mode=GPIO_MODE_RE_IT;
 80006e4:	2305      	movs	r3, #5
 80006e6:	727b      	strb	r3, [r7, #9]
	user_button.gPIO_pinConfig.pin_pupd= GPIO_NO_PUPD;
 80006e8:	2300      	movs	r3, #0
 80006ea:	733b      	strb	r3, [r7, #12]
	gpio_init(&user_button);
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	4618      	mov	r0, r3
 80006f0:	f7ff fe4c 	bl	800038c <gpio_init>
	gpio_interrupt_enable(IRQ_EXTI0);
 80006f4:	2006      	movs	r0, #6
 80006f6:	f7ff ff75 	bl	80005e4 <gpio_interrupt_enable>


    while(1)
    {

    	int a =5;
 80006fa:	2305      	movs	r3, #5
 80006fc:	61fb      	str	r3, [r7, #28]
    {
 80006fe:	e7fc      	b.n	80006fa <main+0x4a>
 8000700:	40020c00 	.word	0x40020c00
 8000704:	40020000 	.word	0x40020000

08000708 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000708:	480d      	ldr	r0, [pc, #52]	; (8000740 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800070a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800070c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000710:	480c      	ldr	r0, [pc, #48]	; (8000744 <LoopForever+0x6>)
  ldr r1, =_edata
 8000712:	490d      	ldr	r1, [pc, #52]	; (8000748 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000714:	4a0d      	ldr	r2, [pc, #52]	; (800074c <LoopForever+0xe>)
  movs r3, #0
 8000716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000718:	e002      	b.n	8000720 <LoopCopyDataInit>

0800071a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800071a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800071c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800071e:	3304      	adds	r3, #4

08000720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000724:	d3f9      	bcc.n	800071a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000726:	4a0a      	ldr	r2, [pc, #40]	; (8000750 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000728:	4c0a      	ldr	r4, [pc, #40]	; (8000754 <LoopForever+0x16>)
  movs r3, #0
 800072a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800072c:	e001      	b.n	8000732 <LoopFillZerobss>

0800072e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800072e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000730:	3204      	adds	r2, #4

08000732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000734:	d3fb      	bcc.n	800072e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000736:	f000 f811 	bl	800075c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800073a:	f7ff ffb9 	bl	80006b0 <main>

0800073e <LoopForever>:

LoopForever:
    b LoopForever
 800073e:	e7fe      	b.n	800073e <LoopForever>
  ldr   r0, =_estack
 8000740:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000748:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800074c:	080007c4 	.word	0x080007c4
  ldr r2, =_sbss
 8000750:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000754:	2000001c 	.word	0x2000001c

08000758 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000758:	e7fe      	b.n	8000758 <ADC_IRQHandler>
	...

0800075c <__libc_init_array>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	4d0d      	ldr	r5, [pc, #52]	; (8000794 <__libc_init_array+0x38>)
 8000760:	4c0d      	ldr	r4, [pc, #52]	; (8000798 <__libc_init_array+0x3c>)
 8000762:	1b64      	subs	r4, r4, r5
 8000764:	10a4      	asrs	r4, r4, #2
 8000766:	2600      	movs	r6, #0
 8000768:	42a6      	cmp	r6, r4
 800076a:	d109      	bne.n	8000780 <__libc_init_array+0x24>
 800076c:	4d0b      	ldr	r5, [pc, #44]	; (800079c <__libc_init_array+0x40>)
 800076e:	4c0c      	ldr	r4, [pc, #48]	; (80007a0 <__libc_init_array+0x44>)
 8000770:	f000 f818 	bl	80007a4 <_init>
 8000774:	1b64      	subs	r4, r4, r5
 8000776:	10a4      	asrs	r4, r4, #2
 8000778:	2600      	movs	r6, #0
 800077a:	42a6      	cmp	r6, r4
 800077c:	d105      	bne.n	800078a <__libc_init_array+0x2e>
 800077e:	bd70      	pop	{r4, r5, r6, pc}
 8000780:	f855 3b04 	ldr.w	r3, [r5], #4
 8000784:	4798      	blx	r3
 8000786:	3601      	adds	r6, #1
 8000788:	e7ee      	b.n	8000768 <__libc_init_array+0xc>
 800078a:	f855 3b04 	ldr.w	r3, [r5], #4
 800078e:	4798      	blx	r3
 8000790:	3601      	adds	r6, #1
 8000792:	e7f2      	b.n	800077a <__libc_init_array+0x1e>
 8000794:	080007bc 	.word	0x080007bc
 8000798:	080007bc 	.word	0x080007bc
 800079c:	080007bc 	.word	0x080007bc
 80007a0:	080007c0 	.word	0x080007c0

080007a4 <_init>:
 80007a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007a6:	bf00      	nop
 80007a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007aa:	bc08      	pop	{r3}
 80007ac:	469e      	mov	lr, r3
 80007ae:	4770      	bx	lr

080007b0 <_fini>:
 80007b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007b2:	bf00      	nop
 80007b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007b6:	bc08      	pop	{r3}
 80007b8:	469e      	mov	lr, r3
 80007ba:	4770      	bx	lr
