// Seed: 3837638393
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1
);
  type_3(
      id_1 == id_0, 1
  );
endmodule
