xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_14,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
c_gate_bit_v12_0_vh_rfs.vhd,vhdl,c_gate_bit_v12_0_6,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
xbip_counter_v3_0_vh_rfs.vhd,vhdl,xbip_counter_v3_0_6,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
c_counter_binary_v12_0_vh_rfs.vhd,vhdl,c_counter_binary_v12_0_14,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_rst_clk_wiz_0_108M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_108M_0/sim/design_1_rst_clk_wiz_0_108M_0.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
v_tc_v6_2_vh_rfs.vhd,vhdl,v_tc_v6_2_0,../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/111e/hdl/v_tc_v6_2_vh_rfs.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_v_tc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_extract_bit_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_extract_bit_0_0/sim/design_1_extract_bit_0_0.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
