RISC-V SoC Tapeout Odyssey

This repository captures my journey through the VSD RISC-V Reference SoC Tapeout Program (Phase-2). It provides a structured walkthrough of the open-source ASIC design flow â€” from RTL to GDSII â€” using the SKY130 process design kit (PDK) alongside a suite of open-source EDA tools.

ğŸ“Œ Program Overview

The VSD Tapeout Program is an industry-focused initiative aimed at giving participants end-to-end exposure to the ASIC design lifecycle. The program emphasizes:

Designing and integrating RISC-V based SoC architectures

Implementing RTL-to-GDSII flows with OpenLane

Achieving timing closure, performing power analysis, and handling floorplanning, placement, and routing

Preparing tapeout-ready designs using the open-source SKY130 PDK

For further context, see the official announcement: ğŸ”— Silicon Sovereignty â€“ Why It Matters (Phase-2 Launch)

ğŸ“‚ Repository Structure

docs/ â†’ Technical documentation, design notes, and reports

src/ â†’ RTL source files and verification testbenches

scripts/ â†’ OpenLane automation scripts and supporting utilities

results/ â†’ Generated layouts, timing & power reports, and logs

images/ â†’ Architecture diagrams, flowcharts, and visualizations

ğŸ› ï¸ Tools & Technologies

OpenLane â€“ Automated RTL-to-GDSII flow

Yosys â€“ Logic synthesis framework

OpenROAD â€“ Floorplanning, placement, clock tree synthesis, and routing

Magic VLSI â€“ Physical verification (DRC/LVS) and layout inspection

ngspice â€“ Circuit simulation and analysis

SKY130 PDK â€“ Open-source technology node for fabrication

ğŸ¯ Key Takeaways

Hands-on understanding of the complete ASIC design flow

Practical experience in implementing tapeout-ready SoCs

Deeper knowledge of RISC-V architecture and open-source EDA tools

Familiarity with industry-standard methodologies for silicon fabrication
