// Seed: 3897484071
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  logic id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_11 = 1'h0;
  assign id_11 = id_10;
  type_16(
      1, 1
  );
  logic id_12;
endmodule
