# vsim -c -do "run -all; quit" work.systolic_array_tb 
# Start time: 03:01:01 on Jun 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.systolic_array_tb(fast)
# run -all
# ========================================================
# TB: Starting Testbench for 4x4 Systolic Array
# ========================================================
# TB: [10000 ns] Asserting reset (rst_n = 0)
# TB: [30000 ns] Releasing reset (rst_n = 1)
# 
# TB: [40000 ns] Test Case 1: Single input to PE[0][0]
# TB: [45000 ns] TC1 Cycle 1: Inputs applied to PE[0][0]. global_clear_accum was 1.
#    PE[0][0] Actual Inputs: data_in_L=0a00 (valid=1), weight_in_T=50 (valid=1)
#    PE[0][0] MAC State: enable_mac=1, clear_accum_internal=0
# TB: [55000 ns] TC1 Cycle 2: global_clear_accum is 0. Inputs to PE[0][0] are now invalid.
#    PE[0][0] Output: result_out=032000 (expected 24'h032000), valid=1 (expected 1)
# TB: [135000 ns] TC1 After Propagation Delay:
#    PE[0][0] Output: result_out=032000, valid=0 (valid should be 0 now)
#    Activations Out (R)[0]: data=0a00, valid=0
#    Activations Out (R)[1]: data=0000, valid=0
#    Activations Out (R)[2]: data=0000, valid=0
#    Activations Out (R)[3]: data=0000, valid=0
#    Weights Out (B)[0]: data=50, valid=0
#    Weights Out (B)[1]: data=00, valid=0
#    Weights Out (B)[2]: data=00, valid=0
#    Weights Out (B)[3]: data=00, valid=0
# 
# TB: [135000 ns] Test Case 2: Sustained inputs to array edges
# TB: [145000 ns] TC2 Applying sustained valids for 4 (acts) and 4 (wgts) cycles.
# TB: [185000 ns] TC2 De-asserted all input valids.
# TB: [265000 ns] TC2 After Propagation & Computation Delay (sustained input):
#    PE[0][0] Output: result_out=000fa0, valid=0. (Expected product: 1000 -> 0003e8)
#    PE[0][1] Output: result_out=000ce4, valid=0. (Expected product: 1100 -> 00044c)
#    PE[0][2] Output: result_out=000960, valid=0. (Expected product: 1200 -> 0004b0)
#    PE[0][3] Output: result_out=000514, valid=0. (Expected product: 1300 -> 000514)
#    PE[1][0] Output: result_out=000bd6, valid=0. (Expected product: 1010 -> 0003f2)
#    PE[1][1] Output: result_out=00115c, valid=0. (Expected product: 1111 -> 000457)
#    PE[1][2] Output: result_out=000e34, valid=0. (Expected product: 1212 -> 0004bc)
#    PE[1][3] Output: result_out=000a42, valid=0. (Expected product: 1313 -> 000521)
#    PE[2][0] Output: result_out=0007f8, valid=0. (Expected product: 1020 -> 0003fc)
#    PE[2][1] Output: result_out=000d26, valid=0. (Expected product: 1122 -> 000462)
#    PE[2][2] Output: result_out=001320, valid=0. (Expected product: 1224 -> 0004c8)
#    PE[2][3] Output: result_out=000f8a, valid=0. (Expected product: 1326 -> 00052e)
#    PE[3][0] Output: result_out=000406, valid=0. (Expected product: 1030 -> 000406)
#    PE[3][1] Output: result_out=0008da, valid=0. (Expected product: 1133 -> 00046d)
#    PE[3][2] Output: result_out=000e7c, valid=0. (Expected product: 1236 -> 0004d4)
#    PE[3][3] Output: result_out=0014ec, valid=0. (Expected product: 1339 -> 00053b)
# TB: [365000 ns] Testbench finished.
# ** Note: $finish    : systolic_array_tb.v(226)
#    Time: 365 ns  Iteration: 0  Instance: /systolic_array_tb
# End time: 03:01:03 on Jun 04,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
