--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen/dcm_sp_inst/CLK0
  Logical resource: clkgen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clkgen/clk0
--------------------------------------------------------------------------------
Slack: 33.980ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.020ns (166.113MHz) (Tdcmper_CLKDV)
  Physical resource: clkgen/dcm_sp_inst/CLKDV
  Logical resource: clkgen/dcm_sp_inst/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen/dcm_sp_inst/CLK0
  Logical resource: clkgen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clkgen/clk0
--------------------------------------------------------------------------------
Slack: 3160.000ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 3200.000ns (0.313MHz) (Tdcmper_CLKDV)
  Physical resource: clkgen/dcm_sp_inst/CLKDV
  Logical resource: clkgen/dcm_sp_inst/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen_clkdv = PERIOD TIMEGRP "clkgen_clkdv" TS_clk / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1796715 paths analyzed, 3352 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.372ns.
--------------------------------------------------------------------------------
Slack:                  20.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      19.189ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B2      net (fanout=19)       1.723   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B       Tilo                  0.254   snake/M_state_q_FSM_FFd8_1
                                                       snake/M_alu_b<5>LogicTrst1_1
    SLICE_X17Y34.B1      net (fanout=9)        1.695   snake/M_alu_b[5]
    SLICE_X17Y34.B       Tilo                  0.259   snake/alu/Mmux_alu1611
                                                       snake/M_alu_b<1>LogicTrst1
    DSP48_X0Y7.A1        net (fanout=4)        1.332   snake/M_alu_b[1]
    DSP48_X0Y7.M10       Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X23Y32.A2      net (fanout=1)        2.800   snake/alu/add/n0023[10]
    SLICE_X23Y32.A       Tilo                  0.259   snake/M_r1_q[11]
                                                       snake/alu/add/Mmux_sum31
    SLICE_X14Y32.B5      net (fanout=2)        0.865   snake/alu/M_add_out[10]
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     19.189ns (5.635ns logic, 13.554ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  20.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      19.082ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y30.B1      net (fanout=19)       1.725   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y30.B       Tilo                  0.259   snake/N565
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv3_SW14
    SLICE_X23Y31.B1      net (fanout=2)        0.711   snake/N565
    SLICE_X23Y31.B       Tilo                  0.259   snake/M_alu_a[6]
                                                       snake/M_alu_a<6>LogicTrst
    DSP48_X0Y7.B6        net (fanout=6)        1.573   snake/M_alu_a[6]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X23Y32.A2      net (fanout=1)        2.800   snake/alu/add/n0023[10]
    SLICE_X23Y32.A       Tilo                  0.259   snake/M_r1_q[11]
                                                       snake/alu/add/Mmux_sum31
    SLICE_X14Y32.B5      net (fanout=2)        0.865   snake/alu/M_add_out[10]
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     19.082ns (6.269ns logic, 12.813ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  20.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_6_1 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.943ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.618 - 0.616)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_6_1 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.430   snake/M_head_address_q_6_1
                                                       snake/M_head_address_q_6_1
    SLICE_X17Y19.B2      net (fanout=3)        1.398   snake/M_head_address_q_6_1
    SLICE_X17Y19.B       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/Mmux_n038581
    SLICE_X17Y19.D2      net (fanout=3)        0.541   snake/M_head_address_q[9]_PWR_10_o_div_1212/Madd_a[9]_GND_27_o_add_17_OUT[9:0]_lut[7]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.943ns (7.214ns logic, 11.729ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  20.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.925ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y29.C5      net (fanout=19)       1.641   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y29.C       Tilo                  0.259   snake/N550
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv3_SW6
    SLICE_X23Y29.B3      net (fanout=3)        1.008   snake/N550
    SLICE_X23Y29.B       Tilo                  0.259   snake/N550
                                                       snake/M_alu_a<4>LogicTrst
    DSP48_X0Y7.B4        net (fanout=3)        1.203   snake/M_alu_a[4]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X23Y32.A2      net (fanout=1)        2.800   snake/alu/add/n0023[10]
    SLICE_X23Y32.A       Tilo                  0.259   snake/M_r1_q[11]
                                                       snake/alu/add/Mmux_sum31
    SLICE_X14Y32.B5      net (fanout=2)        0.865   snake/alu/M_add_out[10]
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.925ns (6.269ns logic, 12.656ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  21.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_5 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.788ns (Levels of Logic = 7)
  Clock Path Skew:      0.006ns (0.618 - 0.612)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_5 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   snake/M_head_address_q[7]
                                                       snake/M_head_address_q_5
    SLICE_X13Y19.B2      net (fanout=19)       1.218   snake/M_head_address_q[5]
    SLICE_X13Y19.B       Tilo                  0.259   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<3>1
    SLICE_X17Y19.D4      net (fanout=2)        0.566   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.788ns (7.214ns logic, 11.574ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  21.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.738ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B2      net (fanout=19)       1.723   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B       Tilo                  0.254   snake/M_state_q_FSM_FFd8_1
                                                       snake/M_alu_b<5>LogicTrst1_1
    SLICE_X17Y34.B1      net (fanout=9)        1.695   snake/M_alu_b[5]
    SLICE_X17Y34.B       Tilo                  0.259   snake/alu/Mmux_alu1611
                                                       snake/M_alu_b<1>LogicTrst1
    DSP48_X0Y7.A1        net (fanout=4)        1.332   snake/M_alu_b[1]
    DSP48_X0Y7.M9        Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X21Y32.B1      net (fanout=1)        2.100   snake/alu/n0023[9]
    SLICE_X21Y32.B       Tilo                  0.259   snake/alu/Mmux_alu38
                                                       snake/alu/Mmux_alu313
    SLICE_X14Y32.B1      net (fanout=1)        1.114   snake/alu/Mmux_alu313
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.738ns (5.635ns logic, 13.103ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  21.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_7_1 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.672ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_7_1 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   snake/M_head_address_q_7_1
                                                       snake/M_head_address_q_7_1
    SLICE_X13Y19.B5      net (fanout=4)        1.102   snake/M_head_address_q_7_1
    SLICE_X13Y19.B       Tilo                  0.259   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<3>1
    SLICE_X17Y19.D4      net (fanout=2)        0.566   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.672ns (7.214ns logic, 11.458ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  21.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.631ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y30.B1      net (fanout=19)       1.725   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y30.B       Tilo                  0.259   snake/N565
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv3_SW14
    SLICE_X23Y31.B1      net (fanout=2)        0.711   snake/N565
    SLICE_X23Y31.B       Tilo                  0.259   snake/M_alu_a[6]
                                                       snake/M_alu_a<6>LogicTrst
    DSP48_X0Y7.B6        net (fanout=6)        1.573   snake/M_alu_a[6]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X21Y32.B1      net (fanout=1)        2.100   snake/alu/n0023[9]
    SLICE_X21Y32.B       Tilo                  0.259   snake/alu/Mmux_alu38
                                                       snake/alu/Mmux_alu313
    SLICE_X14Y32.B1      net (fanout=1)        1.114   snake/alu/Mmux_alu313
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.631ns (6.269ns logic, 12.362ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  21.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_6_1 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.607ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.618 - 0.616)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_6_1 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.430   snake/M_head_address_q_6_1
                                                       snake/M_head_address_q_6_1
    SLICE_X17Y19.B2      net (fanout=3)        1.398   snake/M_head_address_q_6_1
    SLICE_X17Y19.B       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/Mmux_n038581
    SLICE_X17Y19.D2      net (fanout=3)        0.541   snake/M_head_address_q[9]_PWR_10_o_div_1212/Madd_a[9]_GND_27_o_add_17_OUT[9:0]_lut[7]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P6        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D6       net (fanout=7)        1.461   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[6]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.607ns (7.214ns logic, 11.393ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  21.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_9 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.503ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.618 - 0.622)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_9 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.CQ      Tcko                  0.430   snake/M_head_address_q[9]
                                                       snake/M_head_address_q_9
    SLICE_X13Y19.B3      net (fanout=17)       0.933   snake/M_head_address_q[9]
    SLICE_X13Y19.B       Tilo                  0.259   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<3>1
    SLICE_X17Y19.D4      net (fanout=2)        0.566   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.503ns (7.214ns logic, 11.289ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  21.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_5 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.483ns (Levels of Logic = 7)
  Clock Path Skew:      0.006ns (0.618 - 0.612)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_5 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   snake/M_head_address_q[7]
                                                       snake/M_head_address_q_5
    SLICE_X17Y19.B5      net (fanout=19)       0.938   snake/M_head_address_q[5]
    SLICE_X17Y19.B       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/Mmux_n038581
    SLICE_X17Y19.D2      net (fanout=3)        0.541   snake/M_head_address_q[9]_PWR_10_o_div_1212/Madd_a[9]_GND_27_o_add_17_OUT[9:0]_lut[7]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.483ns (7.214ns logic, 11.269ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  21.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.474ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y29.C5      net (fanout=19)       1.641   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y29.C       Tilo                  0.259   snake/N550
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv3_SW6
    SLICE_X23Y29.B3      net (fanout=3)        1.008   snake/N550
    SLICE_X23Y29.B       Tilo                  0.259   snake/N550
                                                       snake/M_alu_a<4>LogicTrst
    DSP48_X0Y7.B4        net (fanout=3)        1.203   snake/M_alu_a[4]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X21Y32.B1      net (fanout=1)        2.100   snake/alu/n0023[9]
    SLICE_X21Y32.B       Tilo                  0.259   snake/alu/Mmux_alu38
                                                       snake/alu/Mmux_alu313
    SLICE_X14Y32.B1      net (fanout=1)        1.114   snake/alu/Mmux_alu313
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.474ns (6.269ns logic, 12.205ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  21.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_6_1 (FF)
  Destination:          snake/Maddsub_n2745 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.460ns (Levels of Logic = 7)
  Clock Path Skew:      0.013ns (0.722 - 0.709)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_6_1 to snake/Maddsub_n2745
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.430   snake/M_head_address_q_6_1
                                                       snake/M_head_address_q_6_1
    SLICE_X17Y19.B2      net (fanout=3)        1.398   snake/M_head_address_q_6_1
    SLICE_X17Y19.B       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/Mmux_n038581
    SLICE_X17Y19.D2      net (fanout=3)        0.541   snake/M_head_address_q[9]_PWR_10_o_div_1212/Madd_a[9]_GND_27_o_add_17_OUT[9:0]_lut[7]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X13Y37.A4      net (fanout=15)       1.403   snake/M_state_q_FSM_FFd1-In2
    SLICE_X13Y37.A       Tilo                  0.259   snake/M_vram_refresh_ctr_q[8]
                                                       snake/M_vram_refresh_ctr_d<7>
    DSP48_X0Y8.C7        net (fanout=1)        1.265   snake/M_vram_refresh_ctr_d[7]
    DSP48_X0Y8.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n2745
                                                       snake/Maddsub_n2745
    -------------------------------------------------  ---------------------------
    Total                                     18.460ns (7.245ns logic, 11.215ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  21.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_5 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.452ns (Levels of Logic = 7)
  Clock Path Skew:      0.006ns (0.618 - 0.612)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_5 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   snake/M_head_address_q[7]
                                                       snake/M_head_address_q_5
    SLICE_X13Y19.B2      net (fanout=19)       1.218   snake/M_head_address_q[5]
    SLICE_X13Y19.B       Tilo                  0.259   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<3>1
    SLICE_X17Y19.D4      net (fanout=2)        0.566   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P6        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D6       net (fanout=7)        1.461   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[6]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.452ns (7.214ns logic, 11.238ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  21.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_6 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.434ns (Levels of Logic = 7)
  Clock Path Skew:      0.006ns (0.618 - 0.612)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_6 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.430   snake/M_head_address_q[7]
                                                       snake/M_head_address_q_6
    SLICE_X13Y19.B4      net (fanout=19)       0.864   snake/M_head_address_q[6]
    SLICE_X13Y19.B       Tilo                  0.259   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<3>1
    SLICE_X17Y19.D4      net (fanout=2)        0.566   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.434ns (7.214ns logic, 11.220ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  21.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.424ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B2      net (fanout=19)       1.723   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B       Tilo                  0.254   snake/M_state_q_FSM_FFd8_1
                                                       snake/M_alu_b<5>LogicTrst1_1
    SLICE_X17Y34.B1      net (fanout=9)        1.695   snake/M_alu_b[5]
    SLICE_X17Y34.B       Tilo                  0.259   snake/alu/Mmux_alu1611
                                                       snake/M_alu_b<1>LogicTrst1
    DSP48_X0Y7.A1        net (fanout=4)        1.332   snake/M_alu_b[1]
    DSP48_X0Y7.M1        Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.C2      net (fanout=1)        1.964   snake/alu/n0023[1]
    SLICE_X11Y28.C       Tilo                  0.259   snake/alu/Mmux_alu315
                                                       snake/alu/Mmux_alu315
    SLICE_X14Y32.B4      net (fanout=1)        0.936   snake/alu/Mmux_alu315
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.424ns (5.635ns logic, 12.789ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  21.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.418ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B2      net (fanout=19)       1.723   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B       Tilo                  0.254   snake/M_state_q_FSM_FFd8_1
                                                       snake/M_alu_b<5>LogicTrst1_1
    SLICE_X17Y34.B1      net (fanout=9)        1.695   snake/M_alu_b[5]
    SLICE_X17Y34.B       Tilo                  0.259   snake/alu/Mmux_alu1611
                                                       snake/M_alu_b<1>LogicTrst1
    DSP48_X0Y7.A1        net (fanout=4)        1.332   snake/M_alu_b[1]
    DSP48_X0Y7.M11       Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X23Y32.C3      net (fanout=1)        1.890   snake/alu/add/n0023[11]
    SLICE_X23Y32.C       Tilo                  0.259   snake/M_r1_q[11]
                                                       snake/alu/add/Mmux_sum41
    SLICE_X14Y32.B3      net (fanout=3)        1.004   snake/M_add_out[11]
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.418ns (5.635ns logic, 12.783ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  21.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.403ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X22Y34.B5      net (fanout=19)       1.296   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X22Y34.B       Tilo                  0.235   snake/N158
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y7.B12       net (fanout=3)        2.317   snake/M_alu_a[12]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X23Y32.A2      net (fanout=1)        2.800   snake/alu/add/n0023[10]
    SLICE_X23Y32.A       Tilo                  0.259   snake/M_r1_q[11]
                                                       snake/alu/add/Mmux_sum31
    SLICE_X14Y32.B5      net (fanout=2)        0.865   snake/alu/M_add_out[10]
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.403ns (5.986ns logic, 12.417ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  21.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_6_1 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.393ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.618 - 0.616)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_6_1 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.430   snake/M_head_address_q_6_1
                                                       snake/M_head_address_q_6_1
    SLICE_X17Y19.B2      net (fanout=3)        1.398   snake/M_head_address_q_6_1
    SLICE_X17Y19.B       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/Mmux_n038581
    SLICE_X17Y19.D2      net (fanout=3)        0.541   snake/M_head_address_q[9]_PWR_10_o_div_1212/Madd_a[9]_GND_27_o_add_17_OUT[9:0]_lut[7]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P5        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D3       net (fanout=5)        1.247   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[5]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.393ns (7.214ns logic, 11.179ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  21.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_8_1 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.384ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.618 - 0.619)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_8_1 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.430   snake/M_head_address_q_8_1
                                                       snake/M_head_address_q_8_1
    SLICE_X17Y19.B4      net (fanout=3)        0.839   snake/M_head_address_q_8_1
    SLICE_X17Y19.B       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/Mmux_n038581
    SLICE_X17Y19.D2      net (fanout=3)        0.541   snake/M_head_address_q[9]_PWR_10_o_div_1212/Madd_a[9]_GND_27_o_add_17_OUT[9:0]_lut[7]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.384ns (7.214ns logic, 11.170ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  21.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_6_1 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.358ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.618 - 0.616)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_6_1 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.430   snake/M_head_address_q_6_1
                                                       snake/M_head_address_q_6_1
    SLICE_X17Y19.B2      net (fanout=3)        1.398   snake/M_head_address_q_6_1
    SLICE_X17Y19.B       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/Mmux_n038581
    SLICE_X17Y19.D2      net (fanout=3)        0.541   snake/M_head_address_q[9]_PWR_10_o_div_1212/Madd_a[9]_GND_27_o_add_17_OUT[9:0]_lut[7]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P0        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D2       net (fanout=5)        1.212   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[0]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.358ns (7.214ns logic, 11.144ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  21.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_7 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.341ns (Levels of Logic = 6)
  Clock Path Skew:      0.006ns (0.618 - 0.612)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_7 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   snake/M_head_address_q[7]
                                                       snake/M_head_address_q_7
    SLICE_X19Y19.D2      net (fanout=16)       1.798   snake/M_head_address_q[7]
    SLICE_X19Y19.D       Tilo                  0.259   snake/M_state_q[4]_M_state_q[4]_DLATCH_1_q
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<0>111
    SLICE_X17Y19.C5      net (fanout=2)        0.779   snake/M_head_address_q[9]_PWR_10_o_div_1212/o<0>11
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.341ns (6.955ns logic, 11.386ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  21.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_7_1 (FF)
  Destination:          snake/M_state_q_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      18.336ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_7_1 to snake/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   snake/M_head_address_q_7_1
                                                       snake/M_head_address_q_7_1
    SLICE_X13Y19.B5      net (fanout=4)        1.102   snake/M_head_address_q_7_1
    SLICE_X13Y19.B       Tilo                  0.259   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<3>1
    SLICE_X17Y19.D4      net (fanout=2)        0.566   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P6        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D6       net (fanout=7)        1.461   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[6]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X22Y22.A4      net (fanout=15)       1.677   snake/M_state_q_FSM_FFd1-In2
    SLICE_X22Y22.A       Tilo                  0.235   snake/M_state_q_FSM_FFd1_1
                                                       snake/M_state_q_FSM_FFd1-In7
    SLICE_X11Y22.AX      net (fanout=1)        1.505   snake/M_state_q_FSM_FFd1-In
    SLICE_X11Y22.CLK     Tdick                 0.114   snake/M_state_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.336ns (7.214ns logic, 11.122ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  21.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.286ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.716 - 0.748)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y36.AQ       Tcko                  0.430   snake/M_state_q_FSM_FFd7_1
                                                       snake/M_state_q_FSM_FFd7_1
    SLICE_X6Y36.C1       net (fanout=1)        0.542   snake/M_state_q_FSM_FFd7_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B2      net (fanout=19)       1.723   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B       Tilo                  0.254   snake/M_state_q_FSM_FFd8_1
                                                       snake/M_alu_b<5>LogicTrst1_1
    SLICE_X17Y34.B1      net (fanout=9)        1.695   snake/M_alu_b[5]
    SLICE_X17Y34.B       Tilo                  0.259   snake/alu/Mmux_alu1611
                                                       snake/M_alu_b<1>LogicTrst1
    DSP48_X0Y7.A1        net (fanout=4)        1.332   snake/M_alu_b[1]
    DSP48_X0Y7.M10       Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X23Y32.A2      net (fanout=1)        2.800   snake/alu/add/n0023[10]
    SLICE_X23Y32.A       Tilo                  0.259   snake/M_r1_q[11]
                                                       snake/alu/add/Mmux_sum31
    SLICE_X14Y32.B5      net (fanout=2)        0.865   snake/alu/M_add_out[10]
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.286ns (5.547ns logic, 12.739ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  21.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_score_q_14 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.289ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.323 - 0.351)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_score_q_14 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.CQ       Tcko                  0.430   snake/M_score_q[15]
                                                       snake/M_score_q_14
    SLICE_X15Y32.B3      net (fanout=22)       3.992   snake/M_score_q[14]
    SLICE_X15Y32.B       Tilo                  0.259   snake/M_state_q_FSM_FFd5_2
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv3_SW18
    SLICE_X23Y30.A5      net (fanout=1)        1.072   snake/N572
    SLICE_X23Y30.A       Tilo                  0.259   snake/N565
                                                       snake/M_alu_a<14>LogicTrst
    DSP48_X0Y7.B14       net (fanout=3)        1.735   snake/M_alu_a[14]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X23Y32.A2      net (fanout=1)        2.800   snake/alu/add/n0023[10]
    SLICE_X23Y32.A       Tilo                  0.259   snake/M_r1_q[11]
                                                       snake/alu/add/Mmux_sum31
    SLICE_X14Y32.B5      net (fanout=2)        0.865   snake/alu/M_add_out[10]
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.289ns (5.692ns logic, 12.597ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  21.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.317ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y30.B1      net (fanout=19)       1.725   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y30.B       Tilo                  0.259   snake/N565
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv3_SW14
    SLICE_X23Y31.B1      net (fanout=2)        0.711   snake/N565
    SLICE_X23Y31.B       Tilo                  0.259   snake/M_alu_a[6]
                                                       snake/M_alu_a<6>LogicTrst
    DSP48_X0Y7.B6        net (fanout=6)        1.573   snake/M_alu_a[6]
    DSP48_X0Y7.M1        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.C2      net (fanout=1)        1.964   snake/alu/n0023[1]
    SLICE_X11Y28.C       Tilo                  0.259   snake/alu/Mmux_alu315
                                                       snake/alu/Mmux_alu315
    SLICE_X14Y32.B4      net (fanout=1)        0.936   snake/alu/Mmux_alu315
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.317ns (6.269ns logic, 12.048ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  21.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.311ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y30.B1      net (fanout=19)       1.725   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X23Y30.B       Tilo                  0.259   snake/N565
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv3_SW14
    SLICE_X23Y31.B1      net (fanout=2)        0.711   snake/N565
    SLICE_X23Y31.B       Tilo                  0.259   snake/M_alu_a[6]
                                                       snake/M_alu_a<6>LogicTrst
    DSP48_X0Y7.B6        net (fanout=6)        1.573   snake/M_alu_a[6]
    DSP48_X0Y7.M11       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X23Y32.C3      net (fanout=1)        1.890   snake/alu/add/n0023[11]
    SLICE_X23Y32.C       Tilo                  0.259   snake/M_r1_q[11]
                                                       snake/alu/add/Mmux_sum41
    SLICE_X14Y32.B3      net (fanout=3)        1.004   snake/M_add_out[11]
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.311ns (6.269ns logic, 12.042ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  21.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd9_1 (FF)
  Destination:          snake/Maddsub_n3023 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.298ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.628 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd9_1 to snake/Maddsub_n3023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.518   snake/M_state_q_FSM_FFd12
                                                       snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C6       net (fanout=1)        1.357   snake/M_state_q_FSM_FFd9_1
    SLICE_X6Y36.C        Tilo                  0.235   M_snake_vram_wr_addr[9]
                                                       snake/M_vram_refresh_ctr_d<0>311
    SLICE_X16Y34.A2      net (fanout=16)       1.649   snake/M_vram_refresh_ctr_d<0>31
    SLICE_X16Y34.A       Tilo                  0.254   snake/divider/blk00000003/sig000000bc
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B2      net (fanout=19)       1.723   snake/M_state_q_M_state_q[4]_GND_60_o_Select_1519_o_inv2
    SLICE_X20Y29.B       Tilo                  0.254   snake/M_state_q_FSM_FFd8_1
                                                       snake/M_alu_b<5>LogicTrst1_1
    SLICE_X17Y34.B1      net (fanout=9)        1.695   snake/M_alu_b[5]
    SLICE_X17Y34.B       Tilo                  0.259   snake/alu/Mmux_alu1611
                                                       snake/M_alu_b<1>LogicTrst1
    DSP48_X0Y7.A1        net (fanout=4)        1.332   snake/M_alu_b[1]
    DSP48_X0Y7.M7        Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X11Y28.B1      net (fanout=1)        1.411   snake/alu/n0023[7]
    SLICE_X11Y28.B       Tilo                  0.259   snake/alu/Mmux_alu315
                                                       snake/alu/Mmux_alu314
    SLICE_X14Y32.B2      net (fanout=1)        1.363   snake/alu/Mmux_alu314
    SLICE_X14Y32.B       Tilo                  0.235   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu316
    SLICE_X14Y24.A3      net (fanout=3)        1.170   snake/Mmux_alu316
    SLICE_X14Y24.A       Tilo                  0.235   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<0>1
    DSP48_X0Y6.C0        net (fanout=1)        0.963   snake/M_head_address_d[0]
    DSP48_X0Y6.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    -------------------------------------------------  ---------------------------
    Total                                     18.298ns (5.635ns logic, 12.663ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  21.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_6_1 (FF)
  Destination:          snake/Maddsub_n2745 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.305ns (Levels of Logic = 7)
  Clock Path Skew:      0.013ns (0.722 - 0.709)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_6_1 to snake/Maddsub_n2745
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.430   snake/M_head_address_q_6_1
                                                       snake/M_head_address_q_6_1
    SLICE_X17Y19.B2      net (fanout=3)        1.398   snake/M_head_address_q_6_1
    SLICE_X17Y19.B       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/Mmux_n038581
    SLICE_X17Y19.D2      net (fanout=3)        0.541   snake/M_head_address_q[9]_PWR_10_o_div_1212/Madd_a[9]_GND_27_o_add_17_OUT[9:0]_lut[7]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X9Y22.C1       net (fanout=2)        0.968   snake/N412
    SLICE_X9Y22.C        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_head_address_d<10>4_SW0
    SLICE_X17Y39.C4      net (fanout=11)       2.495   snake/N58
    SLICE_X17Y39.C       Tilo                  0.259   snake/M_vram_refresh_ctr_q[4]
                                                       snake/M_vram_refresh_ctr_d<4>1
    DSP48_X0Y8.C4        net (fanout=1)        1.265   snake/M_vram_refresh_ctr_d[4]
    DSP48_X0Y8.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n2745
                                                       snake/Maddsub_n2745
    -------------------------------------------------  ---------------------------
    Total                                     18.305ns (7.250ns logic, 11.055ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  21.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_head_address_q_5 (FF)
  Destination:          snake/Maddsub_n2745 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.305ns (Levels of Logic = 7)
  Clock Path Skew:      0.017ns (0.722 - 0.705)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_head_address_q_5 to snake/Maddsub_n2745
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   snake/M_head_address_q[7]
                                                       snake/M_head_address_q_5
    SLICE_X13Y19.B2      net (fanout=19)       1.218   snake/M_head_address_q[5]
    SLICE_X13Y19.B       Tilo                  0.259   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<3>1
    SLICE_X17Y19.D4      net (fanout=2)        0.566   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[3]
    SLICE_X17Y19.D       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.981   snake/M_head_address_q[9]_PWR_10_o_div_1212/N403
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_head_address_q_4_3
                                                       snake/M_head_address_q[9]_PWR_10_o_div_1212/o<1>14
    DSP48_X0Y6.B1        net (fanout=1)        1.610   snake/M_head_address_q[9]_PWR_10_o_div_1212_OUT[1]
    DSP48_X0Y6.P7        Tdspdo_B_P            5.145   snake/Maddsub_n3023
                                                       snake/Maddsub_n3023
    SLICE_X9Y22.D1       net (fanout=7)        1.797   snake/M_head_address_q[9]_PWR_10_o_sub_1215_OUT[7]
    SLICE_X9Y22.D        Tilo                  0.259   snake/M_keep_length_counter_q_FSM_FFd3
                                                       snake/M_state_q_FSM_FFd1-In3_SW1
    SLICE_X12Y33.B1      net (fanout=2)        2.220   snake/N412
    SLICE_X12Y33.B       Tilo                  0.254   snake/M_vram_refresh_ctr_q[6]
                                                       snake/M_state_q_FSM_FFd1-In21
    SLICE_X13Y37.A4      net (fanout=15)       1.403   snake/M_state_q_FSM_FFd1-In2
    SLICE_X13Y37.A       Tilo                  0.259   snake/M_vram_refresh_ctr_q[8]
                                                       snake/M_vram_refresh_ctr_d<7>
    DSP48_X0Y8.C7        net (fanout=1)        1.265   snake/M_vram_refresh_ctr_d[7]
    DSP48_X0Y8.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n2745
                                                       snake/Maddsub_n2745
    -------------------------------------------------  ---------------------------
    Total                                     18.305ns (7.245ns logic, 11.060ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen_clkdv = PERIOD TIMEGRP "clkgen_clkdv" TS_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem1/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem1/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem1/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem2/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem2/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem2/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem3/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem3/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem3/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem3/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem4/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem4/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem4/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem4/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: snake/disp_game_mem/Mram_ram/CLKA
  Logical resource: snake/disp_game_mem/Mram_ram/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkgen/clkout2_buf/I0
  Logical resource: clkgen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_0/CLK0
  Logical resource: snake/M_debugreg_q_0/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_1/CLK0
  Logical resource: snake/M_debugreg_q_1/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_2/CLK0
  Logical resource: snake/M_debugreg_q_2/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_3/CLK0
  Logical resource: snake/M_debugreg_q_3/CK0
  Location pin: OLOGIC_X6Y60.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: vga_clk_OBUF/CLK0
  Logical resource: vga/oddr/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.960ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: vga_clk_OBUF/CLK1
  Logical resource: vga/oddr/CK1
  Location pin: OLOGIC_X9Y2.CLK1
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_right_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_up_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_left_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_down_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[3]/CLK
  Logical resource: b_down_a_button/M_ctr_q_0/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[3]/CLK
  Logical resource: b_down_a_button/M_ctr_q_1/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[3]/CLK
  Logical resource: b_down_a_button/M_ctr_q_2/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[3]/CLK
  Logical resource: b_down_a_button/M_ctr_q_3/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[7]/CLK
  Logical resource: b_down_a_button/M_ctr_q_4/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[7]/CLK
  Logical resource: b_down_a_button/M_ctr_q_5/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[7]/CLK
  Logical resource: b_down_a_button/M_ctr_q_6/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[7]/CLK
  Logical resource: b_down_a_button/M_ctr_q_7/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[11]/CLK
  Logical resource: b_down_a_button/M_ctr_q_8/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[11]/CLK
  Logical resource: b_down_a_button/M_ctr_q_9/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|      9.686ns|            0|            0|            0|      1796715|
| TS_clkgen_clkdv               |     40.000ns|     19.372ns|          N/A|            0|            0|      1796715|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.372|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1796715 paths, 0 nets, and 5784 connections

Design statistics:
   Minimum period:  19.372ns{1}   (Maximum frequency:  51.621MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 14 00:25:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4611 MB



