Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 15 18:49:57 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |             105 |           33 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             201 |           63 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |                     Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
|  CLKX_IBUF_BUFG            | uart_inst/transmitter/baud_rate_clk_reg_n_0          | SW1_IBUF         |                1 |              1 |         1.00 |
|  CLKX_IBUF_BUFG            | debounce_inst_1/sig0                                 | SW1_IBUF         |                1 |              1 |         1.00 |
|  CLKX_IBUF_BUFG            | debounce_inst_2/sig_i_1__0_n_0                       | SW1_IBUF         |                1 |              1 |         1.00 |
|  CLKX_IBUF_BUFG            | debounce_inst_3/sig_i_1__1_n_0                       | SW1_IBUF         |                1 |              1 |         1.00 |
|  CLKX_IBUF_BUFG            | debounce_inst_4/sig_i_1__2_n_0                       | SW1_IBUF         |                1 |              1 |         1.00 |
|  clk_manager/inst/clk_out1 | rgb_rs_i_1_n_0                                       | SW1_IBUF         |                1 |              2 |         2.00 |
|  clk_manager/inst/clk_out1 | debounce_inst_3/E[0]                                 | SW1_IBUF         |                3 |              4 |         1.33 |
|  CLKX_IBUF_BUFG            | uart_inst/transmitter/FSM_onehot_tx_state[3]_i_1_n_0 | SW1_IBUF         |                1 |              4 |         4.00 |
|  CLKX_IBUF_BUFG            |                                                      |                  |                2 |              6 |         3.00 |
|  clk_manager/inst/clk_out1 |                                                      | SW1_IBUF         |                9 |             21 |         2.33 |
|  clk_manager/inst/clk_out1 | oneScounter                                          | SW1_IBUF         |                6 |             26 |         4.33 |
|  clk_manager/inst/clk_out1 | flashCounter[0]_i_1_n_0                              | SW1_IBUF         |                8 |             31 |         3.88 |
|  clk_manager/inst/clk_out1 | debounce_inst_3/rollState_reg_inv                    | SW1_IBUF         |                8 |             32 |         4.00 |
|  clk_manager/inst/clk_out1 | rollState                                            | SW1_IBUF         |               17 |             33 |         1.94 |
|  clk_manager/inst/clk_out1 | state                                                | SW1_IBUF         |                9 |             33 |         3.67 |
|  clk_manager/inst/clk_out1 | currSeg1[5]_i_1_n_0                                  | SW1_IBUF         |                7 |             36 |         5.14 |
|  CLKX_IBUF_BUFG            |                                                      | SW1_IBUF         |               29 |             98 |         3.38 |
+----------------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+


