$date
	Wed Sep 14 11:10:36 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0044 $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#4
0"
#8
1"
#12
0"
1!
#24
1"
0!
#28
0"
#32
1"
#36
0"
1!
#48
1"
0!
#52
0"
#56
1"
#60
0"
1!
#72
1"
0!
#76
0"
#80
1"
#84
0"
1!
#96
1"
0!
#100
0"
#104
1"
#108
0"
1!
#120
1"
0!
#124
0"
#128
1"
#132
0"
1!
#144
1"
0!
#148
0"
#152
1"
#156
0"
1!
#168
1"
0!
#172
0"
#176
1"
#180
0"
1!
#192
1"
0!
#196
0"
#200
1"
#204
0"
1!
#216
1"
0!
#220
0"
#224
1"
#228
0"
1!
#240
1"
0!
#244
0"
#248
1"
#252
0"
1!
#264
1"
0!
#268
0"
#272
1"
#276
0"
1!
#288
1"
0!
#292
0"
#296
1"
#300
0"
1!
#312
1"
0!
#316
0"
#320
1"
#324
0"
1!
#336
1"
0!
#340
0"
#344
1"
#348
0"
1!
#360
1"
0!
#364
0"
#368
1"
#372
0"
1!
#384
1"
0!
#388
0"
#392
1"
#396
0"
1!
#408
1"
0!
#412
0"
#416
1"
#420
0"
1!
#432
1"
0!
#436
0"
#440
1"
#444
0"
1!
#456
1"
0!
#460
0"
#464
1"
#468
0"
1!
#480
1"
0!
