
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'duazel' on host 'duazel-portable' (Linux_x86_64 version 4.15.0-29-generic) on Tue Jul 31 15:58:14 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3'
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj'.
INFO: [HLS 200-10] Adding design file 'int_div3.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_int_div3.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../test_int_div3.cpp in debug mode
   Compiling ../../../../int_div3.cpp in debug mode
   Generating csim.exe
i = 0
i = 100
i = 200
i = 300
i = 400
i = 500
i = 600
i = 700
i = 800
i = 900
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'int_div3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 372.707 ; gain = 0.102 ; free physical = 192 ; free virtual = 7635
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 372.707 ; gain = 0.102 ; free physical = 192 ; free virtual = 7635
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 372.902 ; gain = 0.297 ; free physical = 211 ; free virtual = 7660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div29_chunk' into 'int_32_div29' (int_div3.cpp:1252) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_32_div29' into 'operator_int_div29' (int_div3.cpp:1264) automatically.
WARNING: [SYNCHK 200-23] int_div3.cpp:1251: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 372.910 ; gain = 0.305 ; free physical = 208 ; free virtual = 7657
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (int_div3.cpp:1248) in function 'int_32_div29' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div29' into 'lut_div29_chunk' (int_div3.cpp:1230) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div29' into 'lut_div29_chunk' (int_div3.cpp:1231) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div29' into 'lut_div29_chunk' (int_div3.cpp:1232) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div29' into 'lut_div29_chunk' (int_div3.cpp:1233) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r4_div29' into 'lut_div29_chunk' (int_div3.cpp:1234) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div29' into 'lut_div29_chunk' (int_div3.cpp:1235) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_32_div29' into 'operator_int_div29' (int_div3.cpp:1264) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 500.910 ; gain = 128.305 ; free physical = 183 ; free virtual = 7633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 500.910 ; gain = 128.305 ; free physical = 166 ; free virtual = 7616
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_int_div29' ...
WARNING: [SYN 201-107] Renaming port name 'operator_int_div29/in' to 'operator_int_div29/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div29_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.47 seconds; current allocated memory: 100.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 100.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_32_div29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 100.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 101.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_int_div29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 101.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 101.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div29_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_int_div29_mux_646_1_1_1' to 'operator_int_div2bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_int_div2bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div29_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 102.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_32_div29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_32_div29'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 103.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_int_div29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_int_div29/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_int_div29' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_int_div29'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 105.807 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 500.910 ; gain = 128.305 ; free physical = 132 ; free virtual = 7596
INFO: [SYSC 207-301] Generating SystemC RTL for operator_int_div29.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_int_div29.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_int_div29.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_operator_int_div29.cpp
   Compiling test_int_div3.cpp_pre.cpp.tb.cpp
   Compiling int_div3.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
i = 0
i = 100
i = 200
i = 300
i = 400
i = 500
i = 600
i = 700
i = 800
i = 900
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_operator_int_div29_top glbl -prj operator_int_div29.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile /opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s operator_int_div29 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div29.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_operator_int_div29_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div29.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity operator_int_div29
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div2bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity operator_int_div2bkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/lut_div29_chunk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lut_div29_chunk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/int_32_div29.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity int_32_div29
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.operator_int_div2bkb [\operator_int_div2bkb(id=1,din0_...]
Compiling architecture behav of entity xil_defaultlib.lut_div29_chunk [lut_div29_chunk_default]
Compiling architecture behav of entity xil_defaultlib.int_32_div29 [int_32_div29_default]
Compiling architecture behav of entity xil_defaultlib.operator_int_div29 [operator_int_div29_default]
Compiling architecture behav of entity xil_defaultlib.apatb_operator_int_div29_top
Built simulation snapshot operator_int_div29

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/xsim.dir/operator_int_div29/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/xsim.dir/operator_int_div29/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 31 15:59:41 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 31 15:59:41 2018...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/operator_int_div29/xsim_script.tcl
# xsim {operator_int_div29} -autoloadwcfg -tclbatch {operator_int_div29.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source operator_int_div29.tcl
## run all
Note: simulation done!
Time: 170175 ns  Iteration: 1  Process: /apatb_operator_int_div29_top/generate_sim_done_proc  File: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div29.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 170175 ns  Iteration: 1  Process: /apatb_operator_int_div29_top/generate_sim_done_proc  File: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div29.autotb.vhd
$finish called at time : 170175 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 31 15:59:55 2018...
INFO: [COSIM 212-316] Starting C post checking ...
i = 0
i = 100
i = 200
i = 300
i = 400
i = 500
i = 600
i = 700
i = 800
i = 900
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total elapsed time: 101.33 seconds; peak allocated memory: 105.807 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Jul 31 15:59:55 2018...
