$date
  Tue May 01 21:05:00 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 8 ! op[7:0] $end
$var reg 8 " data[7:0] $end
$var reg 1 # en $end
$var reg 1 $ clock $end
$scope module c1 $end
$var reg 8 % opcode[7:0] $end
$var reg 8 & dataout[7:0] $end
$var reg 1 ' dispen $end
$var reg 1 ( clk $end
$var reg 1 ) clksig $end
$var reg 7 * controlsig[6:0] $end
$var reg 1 + cregmem $end
$var reg 1 , ctwosum $end
$var reg 1 - cimmmux $end
$var reg 1 . ccompmux $end
$var reg 1 / cdispen $end
$var reg 1 0 cskipmux $end
$var reg 1 1 clodmux $end
$var reg 8 2 regdatasigone[7:0] $end
$var reg 8 3 regdatasigtwo[7:0] $end
$var reg 8 4 twoscompsig[7:0] $end
$var reg 8 5 regselmuxsig[7:0] $end
$var reg 1 6 skipmuxsig[0:0] $end
$var reg 1 7 compmuxsig[0:0] $end
$var reg 8 8 immmuxsig[7:0] $end
$var reg 8 9 lodmuxsig[7:0] $end
$var reg 8 : twosmuxsig[7:0] $end
$var reg 8 ; alusig[7:0] $end
$var reg 1 < skipshifttocontrolsig $end
$var reg 1 = zerosig[0:0] $end
$var reg 8 > signextendsig[7:0] $end
$var reg 1 ? op0 $end
$var reg 1 @ op1 $end
$var reg 1 A op6 $end
$var reg 1 B op7 $end
$var reg 2 C r1[1:0] $end
$var reg 2 D r2[1:0] $end
$var reg 2 E rd[1:0] $end
$var reg 4 F imm[3:0] $end
$var reg 8 G doutsig[7:0] $end
$scope module controlmain $end
$var reg 1 H op_0 $end
$var reg 1 I op_1 $end
$var reg 1 J skip $end
$var reg 1 K op_6 $end
$var reg 1 L op_7 $end
$var reg 1 M write_en $end
$var reg 1 N two_en $end
$var reg 1 O imm_en $end
$var reg 1 P cmp_en $end
$var reg 1 Q disp_en $end
$var reg 1 R skp_pass $end
$var reg 1 S lod $end
$upscope $end
$scope module regselmux $end
$var reg 8 T in1[7:0] $end
$var reg 8 U in2[7:0] $end
$var reg 8 V out1[7:0] $end
$var reg 1 W sel $end
$upscope $end
$scope module skipmux $end
$var reg 1 X in1[0:0] $end
$var reg 1 Y in2[0:0] $end
$var reg 1 Z out1[0:0] $end
$var reg 1 [ sel $end
$upscope $end
$scope module compmux $end
$var reg 1 \ in1[0:0] $end
$var reg 1 ] in2[0:0] $end
$var reg 1 ^ out1[0:0] $end
$var reg 1 _ sel $end
$upscope $end
$scope module immmux $end
$var reg 8 ` in1[7:0] $end
$var reg 8 a in2[7:0] $end
$var reg 8 b out1[7:0] $end
$var reg 1 c sel $end
$upscope $end
$scope module lodmux $end
$var reg 8 d in1[7:0] $end
$var reg 8 e in2[7:0] $end
$var reg 8 f out1[7:0] $end
$var reg 1 g sel $end
$upscope $end
$scope module twosmux $end
$var reg 8 h in1[7:0] $end
$var reg 8 i in2[7:0] $end
$var reg 8 j out1[7:0] $end
$var reg 1 k sel $end
$upscope $end
$scope module twoscomp $end
$var reg 8 l input[7:0] $end
$var reg 8 m output[7:0] $end
$var reg 8 n fliptoadd[7:0] $end
$var reg 8 o one[7:0] $end
$scope module inst_flip $end
$var reg 8 p in1[7:0] $end
$var reg 8 q out1[7:0] $end
$upscope $end
$scope module inst_adder $end
$var reg 8 r a[7:0] $end
$var reg 8 s b[7:0] $end
$var reg 1 t cin $end
$var reg 8 u sum[7:0] $end
$var reg 1 v carryout $end
$var reg 1 w underflow $end
$var reg 8 x prop[7:0] $end
$var reg 8 y gen[7:0] $end
$var reg 8 z c_int[7:0] $end
$var reg 1 { slicesevensumout $end
$scope module inst_cla_slice0 $end
$var reg 1 | a $end
$var reg 1 } b $end
$var reg 1 !" cin $end
$var reg 1 "" p $end
$var reg 1 #" g $end
$var reg 1 $" sum_out $end
$upscope $end
$scope module inst_cla_slice1 $end
$var reg 1 %" a $end
$var reg 1 &" b $end
$var reg 1 '" cin $end
$var reg 1 (" p $end
$var reg 1 )" g $end
$var reg 1 *" sum_out $end
$upscope $end
$scope module inst_cla_slice2 $end
$var reg 1 +" a $end
$var reg 1 ," b $end
$var reg 1 -" cin $end
$var reg 1 ." p $end
$var reg 1 /" g $end
$var reg 1 0" sum_out $end
$upscope $end
$scope module inst_cla_slice3 $end
$var reg 1 1" a $end
$var reg 1 2" b $end
$var reg 1 3" cin $end
$var reg 1 4" p $end
$var reg 1 5" g $end
$var reg 1 6" sum_out $end
$upscope $end
$scope module inst_cla_slice4 $end
$var reg 1 7" a $end
$var reg 1 8" b $end
$var reg 1 9" cin $end
$var reg 1 :" p $end
$var reg 1 ;" g $end
$var reg 1 <" sum_out $end
$upscope $end
$scope module inst_cla_slice5 $end
$var reg 1 =" a $end
$var reg 1 >" b $end
$var reg 1 ?" cin $end
$var reg 1 @" p $end
$var reg 1 A" g $end
$var reg 1 B" sum_out $end
$upscope $end
$scope module inst_cla_slice6 $end
$var reg 1 C" a $end
$var reg 1 D" b $end
$var reg 1 E" cin $end
$var reg 1 F" p $end
$var reg 1 G" g $end
$var reg 1 H" sum_out $end
$upscope $end
$scope module inst_cla_slice7 $end
$var reg 1 I" a $end
$var reg 1 J" b $end
$var reg 1 K" cin $end
$var reg 1 L" p $end
$var reg 1 M" g $end
$var reg 1 N" sum_out $end
$upscope $end
$scope module inst_cla_block $end
$var reg 8 O" p[7:0] $end
$var reg 8 P" g[7:0] $end
$var reg 8 Q" cout[7:0] $end
$var reg 8 R" cint[7:0] $end
$upscope $end
$scope module inst_uf $end
$var reg 1 S" signa $end
$var reg 1 T" signb $end
$var reg 1 U" signr $end
$var reg 1 V" uf $end
$upscope $end
$upscope $end
$upscope $end
$scope module regmem0 $end
$var reg 2 W" reg1[1:0] $end
$var reg 2 X" reg2[1:0] $end
$var reg 2 Y" dstreg[1:0] $end
$var reg 1 Z" writeen $end
$var reg 8 [" writedata[7:0] $end
$var reg 1 \" clock $end
$var reg 8 ]" reg1data[7:0] $end
$var reg 8 ^" reg2data[7:0] $end
$var reg 8 _" rddata[7:0] $end
$var reg 8 `" r0[7:0] $end
$var reg 8 a" r1[7:0] $end
$var reg 8 b" r2[7:0] $end
$var reg 8 c" r3[7:0] $end
$upscope $end
$scope module alu $end
$var reg 8 d" a[7:0] $end
$var reg 8 e" b[7:0] $end
$var reg 1 f" cin $end
$var reg 8 g" sum[7:0] $end
$var reg 1 h" carryout $end
$var reg 1 i" underflow $end
$var reg 8 j" prop[7:0] $end
$var reg 8 k" gen[7:0] $end
$var reg 8 l" c_int[7:0] $end
$var reg 1 m" slicesevensumout $end
$scope module inst_cla_slice0 $end
$var reg 1 n" a $end
$var reg 1 o" b $end
$var reg 1 p" cin $end
$var reg 1 q" p $end
$var reg 1 r" g $end
$var reg 1 s" sum_out $end
$upscope $end
$scope module inst_cla_slice1 $end
$var reg 1 t" a $end
$var reg 1 u" b $end
$var reg 1 v" cin $end
$var reg 1 w" p $end
$var reg 1 x" g $end
$var reg 1 y" sum_out $end
$upscope $end
$scope module inst_cla_slice2 $end
$var reg 1 z" a $end
$var reg 1 {" b $end
$var reg 1 |" cin $end
$var reg 1 }" p $end
$var reg 1 !# g $end
$var reg 1 "# sum_out $end
$upscope $end
$scope module inst_cla_slice3 $end
$var reg 1 ## a $end
$var reg 1 $# b $end
$var reg 1 %# cin $end
$var reg 1 &# p $end
$var reg 1 '# g $end
$var reg 1 (# sum_out $end
$upscope $end
$scope module inst_cla_slice4 $end
$var reg 1 )# a $end
$var reg 1 *# b $end
$var reg 1 +# cin $end
$var reg 1 ,# p $end
$var reg 1 -# g $end
$var reg 1 .# sum_out $end
$upscope $end
$scope module inst_cla_slice5 $end
$var reg 1 /# a $end
$var reg 1 0# b $end
$var reg 1 1# cin $end
$var reg 1 2# p $end
$var reg 1 3# g $end
$var reg 1 4# sum_out $end
$upscope $end
$scope module inst_cla_slice6 $end
$var reg 1 5# a $end
$var reg 1 6# b $end
$var reg 1 7# cin $end
$var reg 1 8# p $end
$var reg 1 9# g $end
$var reg 1 :# sum_out $end
$upscope $end
$scope module inst_cla_slice7 $end
$var reg 1 ;# a $end
$var reg 1 <# b $end
$var reg 1 =# cin $end
$var reg 1 ># p $end
$var reg 1 ?# g $end
$var reg 1 @# sum_out $end
$upscope $end
$scope module inst_cla_block $end
$var reg 8 A# p[7:0] $end
$var reg 8 B# g[7:0] $end
$var reg 8 C# cout[7:0] $end
$var reg 8 D# cint[7:0] $end
$upscope $end
$scope module inst_uf $end
$var reg 1 E# signa $end
$var reg 1 F# signb $end
$var reg 1 G# signr $end
$var reg 1 H# uf $end
$upscope $end
$upscope $end
$scope module zerocheck0 $end
$var reg 8 I# input[7:0] $end
$var reg 1 J# output[0:0] $end
$upscope $end
$scope module sreg0 $end
$var reg 1 K# i_shift_in $end
$var reg 1 L# sel[0:0] $end
$var reg 1 M# clock $end
$var reg 1 N# o $end
$var reg 2 O# storage[1:0] $end
$upscope $end
$scope module signext $end
$var reg 4 P# input[3:0] $end
$var reg 8 Q# output[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
U#
0$
b00000000 %
b00000000 &
U'
0(
0)
bUUUUUUU *
U+
U,
U-
U.
U/
00
U1
b00000000 2
b00000000 3
b00000000 4
b00000000 5
b0 6
b0 7
b00000000 8
b00000000 9
b00000000 :
b00000000 ;
0<
b1 =
bUUUUUUUU >
U?
U@
UA
UB
bUU C
bUU D
bUU E
bUUUU F
b00000000 G
UH
UI
0J
UK
UL
UM
UN
UO
UP
UQ
0R
US
b00000000 T
b00000000 U
b00000000 V
UW
b0 X
b0 Y
b0 Z
0[
b1 \
b0 ]
b0 ^
U_
bUUUUUUUU `
b00000000 a
b00000000 b
Uc
b00000000 d
b00000000 e
b00000000 f
Ug
b00000000 h
b00000000 i
b00000000 j
Uk
b00000000 l
b00000000 m
b11111111 n
b00000001 o
b00000000 p
b11111111 q
b11111111 r
b00000001 s
0t
b00000000 u
1v
0w
b11111110 x
b00000001 y
b11111111 z
0{
1|
1}
0!"
0""
1#"
0$"
1%"
0&"
1'"
1("
0)"
0*"
1+"
0,"
1-"
1."
0/"
00"
11"
02"
13"
14"
05"
06"
17"
08"
19"
1:"
0;"
0<"
1="
0>"
1?"
1@"
0A"
0B"
1C"
0D"
1E"
1F"
0G"
0H"
1I"
0J"
1K"
1L"
0M"
0N"
b11111110 O"
b00000001 P"
b11111111 Q"
b11111111 R"
1S"
0T"
0U"
0V"
bUU W"
bUU X"
bUU Y"
UZ"
b00000000 ["
0\"
b00000000 ]"
b00000000 ^"
b00000000 _"
b00000000 `"
b00000000 a"
b00000000 b"
b00000000 c"
b00000000 d"
b00000000 e"
0f"
b00000000 g"
0h"
0i"
b00000000 j"
b00000000 k"
b00000000 l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
b00000000 A#
b00000000 B#
b00000000 C#
b00000000 D#
0E#
0F#
0G#
0H#
b00000000 I#
b1 J#
UK#
b0 L#
0M#
0N#
b00 O#
bUUUU P#
bUUUUUUUU Q#
#1000000
0#
1$
0'
1(
1)
1+
1,
0-
1.
0/
01
b00000000 >
0?
0@
0A
0B
b00 C
b00 D
b00 E
b0000 F
0H
0I
0K
0L
1M
1N
0O
1P
0Q
0S
1W
1_
b00000000 `
0c
0g
1k
b00 W"
b00 X"
b00 Y"
1Z"
1\"
0K#
1M#
b0000 P#
b00000000 Q#
#2000000
b00010000 !
0$
b00010000 %
0(
0)
0\"
0M#
#3000000
1$
1(
1)
b01 E
b01 Y"
1\"
1M#
#4000000
b00100001 !
0$
b00100001 %
0(
0)
0\"
0M#
#5000000
1$
1(
1)
b00000001 8
b00000001 ;
b0 =
b00000001 >
1?
b01 D
b10 E
b0001 F
1H
b0 \
b00000001 `
b00000001 b
b01 X"
b10 Y"
b00000001 ["
1\"
b00000001 e"
b00000001 g"
b00000001 j"
1o"
1q"
1s"
b00000001 A#
b00000001 I#
b0 J#
1M#
b0001 P#
b00000001 Q#
#6000000
b00111111 !
b00000001 "
0$
b00111111 %
b00000001 &
0(
0)
b00000001 G
b00000001 T
0\"
b00000001 _"
b00000001 b"
0M#
#7000000
b00000000 "
1$
b00000000 &
1(
1)
b11111111 8
b11111111 ;
b11111111 >
1@
b11 C
b11 D
b11 E
b1111 F
b00000000 G
1I
b00000000 T
b11111111 `
b11111111 b
b11 W"
b11 X"
b11 Y"
b11111111 ["
1\"
b00000000 _"
b11111111 e"
b11111111 g"
b11111111 j"
1m"
1u"
1w"
1y"
1{"
1}"
1"#
1$#
1&#
1(#
1*#
1,#
1.#
10#
12#
14#
16#
18#
1:#
1<#
1>#
1@#
b11111111 A#
1F#
1G#
b11111111 I#
1K#
1M#
b1111 P#
b11111111 Q#
#8000000
b11001001 !
b11111111 "
0$
b11001001 %
b11111111 &
0(
0)
b11111111 G
b11111111 T
0\"
b11111111 _"
b11111111 c"
0M#
#9000000
b00000000 "
1$
b00000000 &
1(
1)
0+
0,
1-
0.
11
b00000001 2
b00000000 8
b00000001 9
b00000001 ;
b11111001 >
0@
1A
1B
b10 C
b01 D
b00 E
b1001 F
b00000000 G
0I
1K
1L
0M
0N
1O
0P
1S
b00000000 T
0W
0_
b11111001 `
b00000000 b
1c
b00000001 e
b00000001 f
1g
0k
b10 W"
b01 X"
b00 Y"
0Z"
b00000001 ["
1\"
b00000001 ]"
b00000000 _"
b00000001 d"
b00000000 e"
b00000001 g"
b00000001 j"
0m"
1n"
0o"
0u"
0w"
0y"
0{"
0}"
0"#
0$#
0&#
0(#
0*#
0,#
0.#
00#
02#
04#
06#
08#
0:#
0<#
0>#
0@#
b00000001 A#
0F#
0G#
b00000001 I#
0K#
1M#
b1001 P#
b11111001 Q#
#10000000
b11000101 !
0$
b11000101 %
0(
0)
0\"
0M#
#11000000
1$
1(
1)
b00000000 2
b1 6
b1 7
b00000000 9
b00000000 ;
b1 =
b00000101 >
b01 C
b0101 F
b1 X
b1 Z
b1 \
b1 ^
b00000101 `
b00000000 e
b00000000 f
b01 W"
b00000000 ["
1\"
b00000000 ]"
b00000000 d"
b00000000 g"
b00000000 j"
0n"
0q"
0s"
b00000000 A#
b00000000 I#
b1 J#
b1 L#
1M#
b0101 P#
b00000101 Q#
#12000000
b11110000 !
0$
b11110000 %
0(
0)
10
b0 6
1<
1J
1R
b0 Z
1[
0\"
b0 L#
0M#
1N#
b01 O#
#13000000
b11111111 "
1$
b11111111 &
1(
1)
1,
1.
b0 7
b00000000 >
0?
b00 C
b00 D
b11 E
b0000 F
b11111111 G
0H
1N
1P
b11111111 T
1W
b0 X
b0 ^
1_
b00000000 `
1k
b00 W"
b00 X"
b11 Y"
1\"
b11111111 _"
1M#
b0000 P#
b00000000 Q#
#14000000
b11100000 !
1#
0$
b11100000 %
1'
0(
0)
1/
00
0<
0J
1Q
0R
0[
0\"
0M#
0N#
b00 O#
#15000000
b00000001 "
1$
b00000001 &
1(
1)
b10 E
b00000001 G
b00000001 T
b10 Y"
1\"
b00000001 _"
1M#
#16000000
