{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683879774135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683879774136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 15:22:54 2023 " "Processing started: Fri May 12 15:22:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683879774136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879774136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off centery_clock -c centery_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off centery_clock -c centery_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879774136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683879774277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centery_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file centery_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 centery_clock " "Found entity 1: centery_clock" {  } { { "centery_clock.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extract_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file extract_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 extract_bit " "Found entity 1: extract_bit" {  } { { "extract_bit.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/extract_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file led_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ten " "Found entity 1: led_ten" {  } { { "led_ten.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/led_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_day.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_day.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_day " "Found entity 1: counter_day" {  } { { "counter_day.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_day.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "day_of_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file day_of_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 day_of_mon " "Found entity 1: day_of_mon" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "centery_clock " "Elaborating entity \"centery_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683879779514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "convert_freq.v 1 1 " "Using design file convert_freq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 convert_freq " "Found entity 1: convert_freq" {  } { { "convert_freq.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/convert_freq.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_freq convert_freq:conv_freq " "Elaborating entity \"convert_freq\" for hierarchy \"convert_freq:conv_freq\"" {  } { { "centery_clock.v" "conv_freq" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div_by_5.v 1 1 " "Using design file div_by_5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div_by_5 " "Found entity 1: div_by_5" {  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_by_5 convert_freq:conv_freq\|div_by_5:block_1 " "Elaborating entity \"div_by_5\" for hierarchy \"convert_freq:conv_freq\|div_by_5:block_1\"" {  } { { "convert_freq.v" "block_1" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/convert_freq.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div_by_10.v 1 1 " "Using design file div_by_10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div_by_10 " "Found entity 1: div_by_10" {  } { { "div_by_10.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_by_10 convert_freq:conv_freq\|div_by_10:block_2 " "Elaborating entity \"div_by_10\" for hierarchy \"convert_freq:conv_freq\|div_by_10:block_2\"" {  } { { "convert_freq.v" "block_2" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/convert_freq.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779526 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div_by_2.v 1 1 " "Using design file div_by_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div_by_2 " "Found entity 1: div_by_2" {  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_by_2 convert_freq:conv_freq\|div_by_10:block_2\|div_by_2:div5 " "Elaborating entity \"div_by_2\" for hierarchy \"convert_freq:conv_freq\|div_by_10:block_2\|div_by_2:div5\"" {  } { { "div_by_10.v" "div5" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_10.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_sec.v 1 1 " "Using design file counter_sec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_sec " "Found entity 1: counter_sec" {  } { { "counter_sec.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_sec.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_sec counter_sec:cnt_sec " "Elaborating entity \"counter_sec\" for hierarchy \"counter_sec:cnt_sec\"" {  } { { "centery_clock.v" "cnt_sec" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_min.v 1 1 " "Using design file counter_min.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_min " "Found entity 1: counter_min" {  } { { "counter_min.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_min.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_min counter_min:cnt_min " "Elaborating entity \"counter_min\" for hierarchy \"counter_min:cnt_min\"" {  } { { "centery_clock.v" "cnt_min" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_hour.v 1 1 " "Using design file counter_hour.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_hour " "Found entity 1: counter_hour" {  } { { "counter_hour.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_hour counter_hour:cnt_hour " "Elaborating entity \"counter_hour\" for hierarchy \"counter_hour:cnt_hour\"" {  } { { "centery_clock.v" "cnt_hour" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "day_of_mon day_of_mon:dom " "Elaborating entity \"day_of_mon\" for hierarchy \"day_of_mon:dom\"" {  } { { "centery_clock.v" "dom" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779538 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_day day_of_mon.v(115) " "Verilog HDL Always Construct warning at day_of_mon.v(115): inferring latch(es) for variable \"rst_day\", which holds its previous value in one or more paths through the always construct" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683879779539 "|centery_clock|day_of_mon:dom"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j day_of_mon.v(115) " "Verilog HDL Always Construct warning at day_of_mon.v(115): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683879779539 "|centery_clock|day_of_mon:dom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_day\[0\] day_of_mon.v(115) " "Inferred latch for \"rst_day\[0\]\" at day_of_mon.v(115)" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779539 "|centery_clock|day_of_mon:dom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_day\[1\] day_of_mon.v(115) " "Inferred latch for \"rst_day\[1\]\" at day_of_mon.v(115)" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779539 "|centery_clock|day_of_mon:dom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_day\[2\] day_of_mon.v(115) " "Inferred latch for \"rst_day\[2\]\" at day_of_mon.v(115)" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779539 "|centery_clock|day_of_mon:dom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_day\[3\] day_of_mon.v(115) " "Inferred latch for \"rst_day\[3\]\" at day_of_mon.v(115)" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779539 "|centery_clock|day_of_mon:dom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_day\[4\] day_of_mon.v(115) " "Inferred latch for \"rst_day\[4\]\" at day_of_mon.v(115)" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779539 "|centery_clock|day_of_mon:dom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_day\[5\] day_of_mon.v(115) " "Inferred latch for \"rst_day\[5\]\" at day_of_mon.v(115)" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779539 "|centery_clock|day_of_mon:dom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_day counter_day:cnt_day " "Elaborating entity \"counter_day\" for hierarchy \"counter_day:cnt_day\"" {  } { { "centery_clock.v" "cnt_day" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_mon.v 1 1 " "Using design file counter_mon.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mon " "Found entity 1: counter_mon" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mon counter_mon:cnt_mon " "Elaborating entity \"counter_mon\" for hierarchy \"counter_mon:cnt_mon\"" {  } { { "centery_clock.v" "cnt_mon" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779541 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_year.v 1 1 " "Using design file counter_year.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_year " "Found entity 1: counter_year" {  } { { "counter_year.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_year.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_year counter_year:cnt_year " "Elaborating entity \"counter_year\" for hierarchy \"counter_year:cnt_year\"" {  } { { "centery_clock.v" "cnt_year" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extract_bit extract_bit:ex_sec_day " "Elaborating entity \"extract_bit\" for hierarchy \"extract_bit:ex_sec_day\"" {  } { { "centery_clock.v" "ex_sec_day" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779544 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led_unit.v 1 1 " "Using design file led_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_unit " "Found entity 1: led_unit" {  } { { "led_unit.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/led_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683879779545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_unit led_unit:led_sec_unit " "Elaborating entity \"led_unit\" for hierarchy \"led_unit:led_sec_unit\"" {  } { { "centery_clock.v" "led_sec_unit" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ten led_ten:led_sec_ten " "Elaborating entity \"led_ten\" for hierarchy \"led_ten:led_sec_ten\"" {  } { { "centery_clock.v" "led_sec_ten" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779546 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "extract_bit:ex_sec_day\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"extract_bit:ex_sec_day\|Mod0\"" {  } { { "extract_bit.v" "Mod0" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/extract_bit.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879779803 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "extract_bit:ex_min_mon\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"extract_bit:ex_min_mon\|Mod0\"" {  } { { "extract_bit.v" "Mod0" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/extract_bit.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879779803 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "extract_bit:ex_hour_year\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"extract_bit:ex_hour_year\|Mod0\"" {  } { { "extract_bit.v" "Mod0" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/extract_bit.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879779803 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683879779803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "extract_bit:ex_sec_day\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"extract_bit:ex_sec_day\|lpm_divide:Mod0\"" {  } { { "extract_bit.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/extract_bit.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879779833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "extract_bit:ex_sec_day\|lpm_divide:Mod0 " "Instantiated megafunction \"extract_bit:ex_sec_day\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683879779833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683879779833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683879779833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683879779833 ""}  } { { "extract_bit.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/extract_bit.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683879779833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879779923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879779923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "day_of_mon:dom\|rst_day\[0\] " "Latch day_of_mon:dom\|rst_day\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_mon:cnt_mon\|out_mon\[5\] " "Ports D and ENA on the latch are fed by the same signal counter_mon:cnt_mon\|out_mon\[5\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683879780099 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE counter_mon:cnt_mon\|out_mon\[5\] " "Ports ENA and PRE on the latch are fed by the same signal counter_mon:cnt_mon\|out_mon\[5\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683879780099 ""}  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683879780099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "day_of_mon:dom\|rst_day\[1\] " "Latch day_of_mon:dom\|rst_day\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_mon:cnt_mon\|out_mon\[5\] " "Ports D and ENA on the latch are fed by the same signal counter_mon:cnt_mon\|out_mon\[5\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683879780099 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE counter_mon:cnt_mon\|out_mon\[5\] " "Ports ENA and PRE on the latch are fed by the same signal counter_mon:cnt_mon\|out_mon\[5\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683879780099 ""}  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683879780099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "day_of_mon:dom\|rst_day\[2\] " "Latch day_of_mon:dom\|rst_day\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_mon:cnt_mon\|out_mon\[5\] " "Ports D and ENA on the latch are fed by the same signal counter_mon:cnt_mon\|out_mon\[5\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683879780099 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE counter_mon:cnt_mon\|out_mon\[5\] " "Ports ENA and PRE on the latch are fed by the same signal counter_mon:cnt_mon\|out_mon\[5\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683879780099 ""}  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683879780099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683879780288 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683879781013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683879781013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "412 " "Implemented 412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683879781054 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683879781054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683879781054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683879781054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683879781060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 15:23:01 2023 " "Processing ended: Fri May 12 15:23:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683879781060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683879781060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683879781060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879781060 ""}
