#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 17 20:39:00 2020
# Process ID: 55112
# Current directory: C:/Users/IRON/Desktop/frq_counter/frq_counter.runs/design_1_FRE_AQC_0_0_synth_1
# Command line: vivado.exe -log design_1_FRE_AQC_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FRE_AQC_0_0.tcl
# Log file: C:/Users/IRON/Desktop/frq_counter/frq_counter.runs/design_1_FRE_AQC_0_0_synth_1/design_1_FRE_AQC_0_0.vds
# Journal file: C:/Users/IRON/Desktop/frq_counter/frq_counter.runs/design_1_FRE_AQC_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_FRE_AQC_0_0.tcl -notrace
Command: synth_design -top design_1_FRE_AQC_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 59408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 404.898 ; gain = 100.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_FRE_AQC_0_0' [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ip/design_1_FRE_AQC_0_0/synth/design_1_FRE_AQC_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'FRE_AQC_v1_0' [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FRE_AQC_v1_0_S00_AXI' [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:236]
INFO: [Synth 8-226] default block is never used [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:377]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:229]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:230]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:231]
INFO: [Synth 8-256] done synthesizing module 'FRE_AQC_v1_0_S00_AXI' (1#1) [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'FRE_AQC_v1_0' (2#1) [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_FRE_AQC_0_0' (3#1) [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ip/design_1_FRE_AQC_0_0/synth/design_1_FRE_AQC_0_0.v:57]
WARNING: [Synth 8-3331] design FRE_AQC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FRE_AQC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FRE_AQC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FRE_AQC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FRE_AQC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FRE_AQC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.199 ; gain = 152.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.199 ; gain = 152.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 809.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 809.629 ; gain = 505.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 809.629 ; gain = 505.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 809.629 ; gain = 505.082
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Nstd_reg was removed.  [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:421]
WARNING: [Synth 8-6014] Unused sequential element Ntest_reg was removed.  [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:444]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 809.629 ; gain = 505.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FRE_AQC_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/FRE_AQC_v1_0_S00_AXI_inst/Ntest_reg was removed.  [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:444]
WARNING: [Synth 8-6014] Unused sequential element inst/FRE_AQC_v1_0_S00_AXI_inst/Nstd_reg was removed.  [c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ipshared/63c3/hdl/FRE_AQC_v1_0_S00_AXI.v:421]
WARNING: [Synth 8-3331] design design_1_FRE_AQC_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_FRE_AQC_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_FRE_AQC_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_FRE_AQC_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_FRE_AQC_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_FRE_AQC_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/FRE_AQC_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/FRE_AQC_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FRE_AQC_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/FRE_AQC_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/FRE_AQC_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FRE_AQC_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[31]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[30]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[29]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[28]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[27]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[26]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[25]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[24]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[23]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[22]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[21]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[20]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[19]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[18]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[17]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[16]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[15]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[14]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[13]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[12]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[11]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[10]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[9]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[8]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[7]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[6]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[5]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[4]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[3]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/slv_reg0_reg[2]) is unused and will be removed from module design_1_FRE_AQC_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FRE_AQC_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_FRE_AQC_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.629 ; gain = 505.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 813.934 ; gain = 509.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 814.008 ; gain = 509.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 833.703 ; gain = 529.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 833.703 ; gain = 529.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 833.703 ; gain = 529.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 833.703 ; gain = 529.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 833.703 ; gain = 529.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 833.703 ; gain = 529.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 833.703 ; gain = 529.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     4|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |    38|
|6     |LUT6   |     6|
|7     |FDRE   |   110|
|8     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   177|
|2     |  inst                        |FRE_AQC_v1_0         |   177|
|3     |    FRE_AQC_v1_0_S00_AXI_inst |FRE_AQC_v1_0_S00_AXI |   177|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 833.703 ; gain = 529.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 833.703 ; gain = 176.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 833.703 ; gain = 529.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 835.160 ; gain = 542.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/IRON/Desktop/frq_counter/frq_counter.runs/design_1_FRE_AQC_0_0_synth_1/design_1_FRE_AQC_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/IRON/Desktop/frq_counter/frq_counter.srcs/sources_1/bd/design_1/ip/design_1_FRE_AQC_0_0/design_1_FRE_AQC_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/IRON/Desktop/frq_counter/frq_counter.runs/design_1_FRE_AQC_0_0_synth_1/design_1_FRE_AQC_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FRE_AQC_0_0_utilization_synth.rpt -pb design_1_FRE_AQC_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 835.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 20:39:50 2020...
