# Synopsys Constraint Checker, version maplat, Build 1725R, built May  8 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jul 26 17:36:35 2017


##### DESIGN INFO #######################################################

Top View:                "counter_top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                 Ending                   |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
System                   counter_top|clk1         |     3.143            |     No paths         |     No paths         |     No paths                         
System                   counter_top|JTAG_TCK     |     No paths         |     No paths         |     244.402          |     No paths                         
counter_top|clk1         System                   |     3.143            |     No paths         |     No paths         |     No paths                         
counter_top|clk1         counter_top|clk1         |     3.143            |     No paths         |     No paths         |     No paths                         
counter_top|clk1         counter_top|JTAG_TCK     |     No paths         |     No paths         |     Diff grp         |     No paths                         
counter_top|JTAG_TCK     System                   |     No paths         |     No paths         |     No paths         |     244.402                          
counter_top|JTAG_TCK     counter_top|clk1         |     No paths         |     No paths         |     No paths         |     Diff grp                         
counter_top|JTAG_TCK     counter_top|JTAG_TCK     |     244.402          |     244.402          |     122.201          |     122.201                          
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:JTAG_TDI
p:JTAG_TDO
p:JTAG_TMS
p:LEDPIO_OUT0
p:LEDPIO_OUT1
p:LEDPIO_OUT2
p:LEDPIO_OUT3
p:rstn


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
