<!DOCTYPE html>
<html><head><title>joekychen/linux » include › video › tgafb.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>tgafb.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/drivers/video/tgafb.h -- DEC 21030 TGA frame buffer device</span>
<span class="cm"> *</span>
<span class="cm"> *  	Copyright (C) 1999,2000 Martin Lucina, Tom Zerucha</span>
<span class="cm"> *  </span>
<span class="cm"> *  $Id: tgafb.h,v 1.4.2.3 2000/04/04 06:44:56 mato Exp $</span>
<span class="cm"> *</span>
<span class="cm"> *  This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> *  License. See the file COPYING in the main directory of this archive for</span>
<span class="cm"> *  more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef TGAFB_H</span>
<span class="cp">#define TGAFB_H</span>

<span class="cm">/*</span>
<span class="cm"> * TGA hardware description (minimal)</span>
<span class="cm"> */</span>

<span class="cp">#define TGA_TYPE_8PLANE			0</span>
<span class="cp">#define TGA_TYPE_24PLANE		1</span>
<span class="cp">#define TGA_TYPE_24PLUSZ		3</span>

<span class="cm">/*</span>
<span class="cm"> * Offsets within Memory Space</span>
<span class="cm"> */</span>

<span class="cp">#define	TGA_ROM_OFFSET			0x0000000</span>
<span class="cp">#define	TGA_REGS_OFFSET			0x0100000</span>
<span class="cp">#define	TGA_8PLANE_FB_OFFSET		0x0200000</span>
<span class="cp">#define	TGA_24PLANE_FB_OFFSET		0x0804000</span>
<span class="cp">#define	TGA_24PLUSZ_FB_OFFSET		0x1004000</span>

<span class="cp">#define TGA_FOREGROUND_REG		0x0020</span>
<span class="cp">#define TGA_BACKGROUND_REG		0x0024</span>
<span class="cp">#define	TGA_PLANEMASK_REG		0x0028</span>
<span class="cp">#define TGA_PIXELMASK_ONESHOT_REG	0x002c</span>
<span class="cp">#define	TGA_MODE_REG			0x0030</span>
<span class="cp">#define	TGA_RASTEROP_REG		0x0034</span>
<span class="cp">#define	TGA_PIXELSHIFT_REG		0x0038</span>
<span class="cp">#define	TGA_DEEP_REG			0x0050</span>
<span class="cp">#define	TGA_START_REG			0x0054</span>
<span class="cp">#define	TGA_PIXELMASK_REG		0x005c</span>
<span class="cp">#define	TGA_CURSOR_BASE_REG		0x0060</span>
<span class="cp">#define	TGA_HORIZ_REG			0x0064</span>
<span class="cp">#define	TGA_VERT_REG			0x0068</span>
<span class="cp">#define	TGA_BASE_ADDR_REG		0x006c</span>
<span class="cp">#define	TGA_VALID_REG			0x0070</span>
<span class="cp">#define	TGA_CURSOR_XY_REG		0x0074</span>
<span class="cp">#define	TGA_INTR_STAT_REG		0x007c</span>
<span class="cp">#define TGA_DATA_REG			0x0080</span>
<span class="cp">#define	TGA_RAMDAC_SETUP_REG		0x00c0</span>
<span class="cp">#define	TGA_BLOCK_COLOR0_REG		0x0140</span>
<span class="cp">#define	TGA_BLOCK_COLOR1_REG		0x0144</span>
<span class="cp">#define	TGA_BLOCK_COLOR2_REG		0x0148</span>
<span class="cp">#define	TGA_BLOCK_COLOR3_REG		0x014c</span>
<span class="cp">#define	TGA_BLOCK_COLOR4_REG		0x0150</span>
<span class="cp">#define	TGA_BLOCK_COLOR5_REG		0x0154</span>
<span class="cp">#define	TGA_BLOCK_COLOR6_REG		0x0158</span>
<span class="cp">#define	TGA_BLOCK_COLOR7_REG		0x015c</span>
<span class="cp">#define TGA_COPY64_SRC			0x0160</span>
<span class="cp">#define TGA_COPY64_DST			0x0164</span>
<span class="cp">#define	TGA_CLOCK_REG			0x01e8</span>
<span class="cp">#define	TGA_RAMDAC_REG			0x01f0</span>
<span class="cp">#define	TGA_CMD_STAT_REG		0x01f8</span>


<span class="cm">/* </span>
<span class="cm"> * Useful defines for managing the registers</span>
<span class="cm"> */</span>

<span class="cp">#define TGA_HORIZ_ODD			0x80000000</span>
<span class="cp">#define TGA_HORIZ_POLARITY		0x40000000</span>
<span class="cp">#define TGA_HORIZ_ACT_MSB		0x30000000</span>
<span class="cp">#define TGA_HORIZ_BP			0x0fe00000</span>
<span class="cp">#define TGA_HORIZ_SYNC			0x001fc000</span>
<span class="cp">#define TGA_HORIZ_FP			0x00007c00</span>
<span class="cp">#define TGA_HORIZ_ACT_LSB		0x000001ff</span>

<span class="cp">#define TGA_VERT_SE			0x80000000</span>
<span class="cp">#define TGA_VERT_POLARITY		0x40000000</span>
<span class="cp">#define TGA_VERT_RESERVED		0x30000000</span>
<span class="cp">#define TGA_VERT_BP			0x0fc00000</span>
<span class="cp">#define TGA_VERT_SYNC			0x003f0000</span>
<span class="cp">#define TGA_VERT_FP			0x0000f800</span>
<span class="cp">#define TGA_VERT_ACTIVE			0x000007ff</span>

<span class="cp">#define TGA_VALID_VIDEO			0x01</span>
<span class="cp">#define TGA_VALID_BLANK			0x02</span>
<span class="cp">#define TGA_VALID_CURSOR		0x04</span>

<span class="cp">#define TGA_MODE_SBM_8BPP		0x000</span>
<span class="cp">#define TGA_MODE_SBM_24BPP		0x300</span>

<span class="cp">#define TGA_MODE_SIMPLE			0x00</span>
<span class="cp">#define TGA_MODE_SIMPLEZ		0x10</span>
<span class="cp">#define TGA_MODE_OPAQUE_STIPPLE		0x01</span>
<span class="cp">#define TGA_MODE_OPAQUE_FILL		0x21</span>
<span class="cp">#define TGA_MODE_TRANSPARENT_STIPPLE	0x03</span>
<span class="cp">#define TGA_MODE_TRANSPARENT_FILL	0x23</span>
<span class="cp">#define TGA_MODE_BLOCK_STIPPLE		0x0d</span>
<span class="cp">#define TGA_MODE_BLOCK_FILL		0x2d</span>
<span class="cp">#define TGA_MODE_COPY			0x07</span>
<span class="cp">#define TGA_MODE_DMA_READ_COPY_ND	0x17</span>
<span class="cp">#define TGA_MODE_DMA_READ_COPY_D	0x37</span>
<span class="cp">#define TGA_MODE_DMA_WRITE_COPY		0x1f</span>


<span class="cm">/*</span>
<span class="cm"> * Useful defines for managing the ICS1562 PLL clock</span>
<span class="cm"> */</span>

<span class="cp">#define TGA_PLL_BASE_FREQ 		14318		</span><span class="cm">/* .18 */</span><span class="cp"></span>
<span class="cp">#define TGA_PLL_MAX_FREQ 		230000</span>


<span class="cm">/*</span>
<span class="cm"> * Useful defines for managing the BT485 on the 8-plane TGA</span>
<span class="cm"> */</span>

<span class="cp">#define	BT485_READ_BIT			0x01</span>
<span class="cp">#define	BT485_WRITE_BIT			0x00</span>

<span class="cp">#define	BT485_ADDR_PAL_WRITE		0x00</span>
<span class="cp">#define	BT485_DATA_PAL			0x02</span>
<span class="cp">#define	BT485_PIXEL_MASK		0x04</span>
<span class="cp">#define	BT485_ADDR_PAL_READ		0x06</span>
<span class="cp">#define	BT485_ADDR_CUR_WRITE		0x08</span>
<span class="cp">#define	BT485_DATA_CUR			0x0a</span>
<span class="cp">#define	BT485_CMD_0			0x0c</span>
<span class="cp">#define	BT485_ADDR_CUR_READ		0x0e</span>
<span class="cp">#define	BT485_CMD_1			0x10</span>
<span class="cp">#define	BT485_CMD_2			0x12</span>
<span class="cp">#define	BT485_STATUS			0x14</span>
<span class="cp">#define	BT485_CMD_3			0x14</span>
<span class="cp">#define	BT485_CUR_RAM			0x16</span>
<span class="cp">#define	BT485_CUR_LOW_X			0x18</span>
<span class="cp">#define	BT485_CUR_HIGH_X		0x1a</span>
<span class="cp">#define	BT485_CUR_LOW_Y			0x1c</span>
<span class="cp">#define	BT485_CUR_HIGH_Y		0x1e</span>


<span class="cm">/*</span>
<span class="cm"> * Useful defines for managing the BT463 on the 24-plane TGAs/SFB+s</span>
<span class="cm"> */</span>

<span class="cp">#define	BT463_ADDR_LO		0x0</span>
<span class="cp">#define	BT463_ADDR_HI		0x1</span>
<span class="cp">#define	BT463_REG_ACC		0x2</span>
<span class="cp">#define	BT463_PALETTE		0x3</span>

<span class="cp">#define	BT463_CUR_CLR_0		0x0100</span>
<span class="cp">#define	BT463_CUR_CLR_1		0x0101</span>

<span class="cp">#define	BT463_CMD_REG_0		0x0201</span>
<span class="cp">#define	BT463_CMD_REG_1		0x0202</span>
<span class="cp">#define	BT463_CMD_REG_2		0x0203</span>

<span class="cp">#define	BT463_READ_MASK_0	0x0205</span>
<span class="cp">#define	BT463_READ_MASK_1	0x0206</span>
<span class="cp">#define	BT463_READ_MASK_2	0x0207</span>
<span class="cp">#define	BT463_READ_MASK_3	0x0208</span>

<span class="cp">#define	BT463_BLINK_MASK_0	0x0209</span>
<span class="cp">#define	BT463_BLINK_MASK_1	0x020a</span>
<span class="cp">#define	BT463_BLINK_MASK_2	0x020b</span>
<span class="cp">#define	BT463_BLINK_MASK_3	0x020c</span>

<span class="cp">#define	BT463_WINDOW_TYPE_BASE	0x0300</span>

<span class="cm">/*</span>
<span class="cm"> * Useful defines for managing the BT459 on the 8-plane SFB+s</span>
<span class="cm"> */</span>

<span class="cp">#define	BT459_ADDR_LO		0x0</span>
<span class="cp">#define	BT459_ADDR_HI		0x1</span>
<span class="cp">#define	BT459_REG_ACC		0x2</span>
<span class="cp">#define	BT459_PALETTE		0x3</span>

<span class="cp">#define	BT459_CUR_CLR_1		0x0181</span>
<span class="cp">#define	BT459_CUR_CLR_2		0x0182</span>
<span class="cp">#define	BT459_CUR_CLR_3		0x0183</span>

<span class="cp">#define	BT459_CMD_REG_0		0x0201</span>
<span class="cp">#define	BT459_CMD_REG_1		0x0202</span>
<span class="cp">#define	BT459_CMD_REG_2		0x0203</span>

<span class="cp">#define	BT459_READ_MASK		0x0204</span>

<span class="cp">#define	BT459_BLINK_MASK	0x0206</span>

<span class="cp">#define	BT459_CUR_CMD_REG	0x0300</span>

<span class="cm">/*</span>
<span class="cm"> * The framebuffer driver private data.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">tga_par</span> <span class="p">{</span>
	<span class="cm">/* PCI/TC device.  */</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* Device dependent information.  */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">tga_mem_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">tga_fb_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">tga_regs_base</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tga_type</span><span class="p">;</span>				<span class="cm">/* TGA_TYPE_XXX */</span>
	<span class="n">u8</span> <span class="n">tga_chip_rev</span><span class="p">;</span>			<span class="cm">/* dc21030 revision */</span>

	<span class="cm">/* Remember blank mode.  */</span>
	<span class="n">u8</span> <span class="n">vesa_blanked</span><span class="p">;</span>

	<span class="cm">/* Define the video mode.  */</span>
	<span class="n">u32</span> <span class="n">xres</span><span class="p">,</span> <span class="n">yres</span><span class="p">;</span>			<span class="cm">/* resolution in pixels */</span>
	<span class="n">u32</span> <span class="n">htimings</span><span class="p">;</span>			<span class="cm">/* horizontal timing register */</span>
	<span class="n">u32</span> <span class="n">vtimings</span><span class="p">;</span>			<span class="cm">/* vertical timing register */</span>
	<span class="n">u32</span> <span class="n">pll_freq</span><span class="p">;</span>			<span class="cm">/* pixclock in mhz */</span>
	<span class="n">u32</span> <span class="n">bits_per_pixel</span><span class="p">;</span>		<span class="cm">/* bits per pixel */</span>
	<span class="n">u32</span> <span class="n">sync_on_green</span><span class="p">;</span>		<span class="cm">/* set if sync is on green */</span>
	<span class="n">u32</span> <span class="n">palette</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Macros for reading/writing TGA and RAMDAC registers</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">TGA_WRITE_REG</span><span class="p">(</span><span class="k">struct</span> <span class="n">tga_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="n">u32</span> <span class="n">v</span><span class="p">,</span> <span class="n">u32</span> <span class="n">r</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">tga_regs_base</span> <span class="o">+</span><span class="n">r</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">TGA_READ_REG</span><span class="p">(</span><span class="k">struct</span> <span class="n">tga_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="n">u32</span> <span class="n">r</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">tga_regs_base</span> <span class="o">+</span><span class="n">r</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">BT485_WRITE</span><span class="p">(</span><span class="k">struct</span> <span class="n">tga_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="n">u8</span> <span class="n">v</span><span class="p">,</span> <span class="n">u8</span> <span class="n">r</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">r</span><span class="p">,</span> <span class="n">TGA_RAMDAC_SETUP_REG</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">v</span> <span class="o">|</span> <span class="p">(</span><span class="n">r</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span> <span class="n">TGA_RAMDAC_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">BT463_LOAD_ADDR</span><span class="p">(</span><span class="k">struct</span> <span class="n">tga_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="n">u16</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">BT463_ADDR_LO</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="n">TGA_RAMDAC_SETUP_REG</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="p">(</span><span class="n">BT463_ADDR_LO</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">a</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">),</span> <span class="n">TGA_RAMDAC_REG</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">BT463_ADDR_HI</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="n">TGA_RAMDAC_SETUP_REG</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="p">(</span><span class="n">BT463_ADDR_HI</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">a</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">),</span> <span class="n">TGA_RAMDAC_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">BT463_WRITE</span><span class="p">(</span><span class="k">struct</span> <span class="n">tga_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="n">u32</span> <span class="n">m</span><span class="p">,</span> <span class="n">u16</span> <span class="n">a</span><span class="p">,</span> <span class="n">u8</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BT463_LOAD_ADDR</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">m</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span> <span class="n">TGA_RAMDAC_SETUP_REG</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">m</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span> <span class="o">|</span> <span class="n">v</span><span class="p">,</span> <span class="n">TGA_RAMDAC_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">BT459_LOAD_ADDR</span><span class="p">(</span><span class="k">struct</span> <span class="n">tga_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="n">u16</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">BT459_ADDR_LO</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span> <span class="n">TGA_RAMDAC_SETUP_REG</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">a</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">TGA_RAMDAC_REG</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">BT459_ADDR_HI</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span> <span class="n">TGA_RAMDAC_SETUP_REG</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">a</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">,</span> <span class="n">TGA_RAMDAC_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">BT459_WRITE</span><span class="p">(</span><span class="k">struct</span> <span class="n">tga_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="n">u32</span> <span class="n">m</span><span class="p">,</span> <span class="n">u16</span> <span class="n">a</span><span class="p">,</span> <span class="n">u8</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BT459_LOAD_ADDR</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">m</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span> <span class="n">TGA_RAMDAC_SETUP_REG</span><span class="p">);</span>
	<span class="n">TGA_WRITE_REG</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">v</span><span class="p">,</span> <span class="n">TGA_RAMDAC_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* TGAFB_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
