# compile vhdl design source files
vhdl xbip_utils_v3_0_8  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_13  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/sim/mult_gen_1.vhd" \

vhdl c_reg_fd_v12_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_11  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/sim/c_addsub_1.vhd" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/mult_32_20_lm.vhd" \

vhdl xbip_dsp48_acc_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/centroid_0_1/src/xbip_dsp48_acc_v3_0_4/xbip_dsp48_acc_v3_0_vh_rfs.vhd" \

vhdl xbip_accum_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/centroid_0_1/src/xbip_accum_v3_0_4/xbip_accum_v3_0_vh_rfs.vhd" \

vhdl c_accum_v12_0_11  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/centroid_0_1/src/c_accum_v12_0_11/c_accum_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/acc_m10.vhd" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/acc_m01.vhd" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/acc_m00.vhd" \

# Do not sort compile order
nosort
