Selecting top level module MULT18X18A
@N: CG364 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":247:7:247:16|Synthesizing module MULT18X18A in library work.
Running optimization stage 1 on MULT18X18A .......
@W: CL169 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":330:4:330:9|Pruning unused register Z_reg_sync[35:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":318:4:318:9|Pruning unused register Z_reg_async[35:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":305:4:305:9|Pruning unused register B_reg_sync[17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":293:4:293:9|Pruning unused register B_reg_async[17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":281:4:281:9|Pruning unused register A_reg_sync[17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":269:4:269:9|Pruning unused register A_reg_async[17:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on MULT18X18A (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 183MB)
Running optimization stage 2 on MULT18X18A .......
@N: CL159 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":248:6:248:8|Input CLK is unused.
@N: CL159 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":248:11:248:13|Input RST is unused.
@N: CL159 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":248:16:248:18|Input CEA is unused.
@N: CL159 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":248:21:248:23|Input CEB is unused.
@N: CL159 :"/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/syntmp/MULT18X18Acva6_1.v":248:26:248:30|Input CEOUT is unused.
Finished optimization stage 2 on MULT18X18A (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 183MB)
