--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    8.178(R)|      SLOW  |   -3.665(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.226(R)|      SLOW  |   -1.949(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.483(R)|      SLOW  |   -2.161(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIO1                      |        10.480(R)|      SLOW  |         6.582(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.208(R)|      SLOW  |         7.063(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.116(R)|      SLOW  |         6.966(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.388(R)|      SLOW  |         6.231(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.430(R)|      SLOW  |         6.247(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.596(R)|      SLOW  |         6.682(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        16.133(R)|      SLOW  |        10.245(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        17.060(R)|      SLOW  |        10.815(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        16.208(R)|      SLOW  |        10.326(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        18.436(R)|      SLOW  |        11.651(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        17.935(R)|      SLOW  |        11.446(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        18.109(R)|      SLOW  |        11.607(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        21.148(R)|      SLOW  |        13.508(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        21.387(R)|      SLOW  |        13.606(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        15.968(R)|      SLOW  |        10.174(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        21.863(R)|      SLOW  |        13.870(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        18.707(R)|      SLOW  |        11.984(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        20.504(R)|      SLOW  |        13.116(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        21.062(R)|      SLOW  |        13.456(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        16.062(R)|      SLOW  |        10.242(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        20.929(R)|      SLOW  |        13.346(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        18.664(R)|      SLOW  |        11.959(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        17.438(R)|      SLOW  |        11.051(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        17.086(R)|      SLOW  |        10.849(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        17.662(R)|      SLOW  |        11.261(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        17.495(R)|      SLOW  |        11.132(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        15.729(R)|      SLOW  |         9.999(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        16.327(R)|      SLOW  |        10.407(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        15.780(R)|      SLOW  |        10.050(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        18.577(R)|      SLOW  |        11.891(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        17.929(R)|      SLOW  |        11.421(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         6.614(R)|      SLOW  |         4.223(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.471(R)|      SLOW  |         5.510(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |         8.771(R)|      SLOW  |         5.230(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         7.735(R)|      SLOW  |         4.832(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         7.923(R)|      SLOW  |         4.862(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |         9.756(R)|      SLOW  |         4.714(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.040(R)|      SLOW  |         4.710(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        10.591(R)|      SLOW  |         4.867(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        10.585(R)|      SLOW  |         4.962(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |         9.798(R)|      SLOW  |         4.884(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        10.411(R)|      SLOW  |         4.943(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        10.019(R)|      SLOW  |         5.036(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         8.028(R)|      SLOW  |         5.099(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         7.895(R)|      SLOW  |         4.969(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         8.026(R)|      SLOW  |         4.959(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         7.084(R)|      SLOW  |         3.965(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         7.295(R)|      SLOW  |         4.285(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.159(R)|      SLOW  |         4.213(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         8.676(R)|      SLOW  |         3.805(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.812(R)|      SLOW  |         4.953(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         8.264(R)|      SLOW  |         3.663(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         8.617(R)|      SLOW  |         3.680(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |         8.333(R)|      SLOW  |         4.039(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         8.201(R)|      SLOW  |         3.969(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |         8.283(R)|      SLOW  |         5.305(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         8.971(R)|      SLOW  |         4.764(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         8.005(R)|      SLOW  |         3.806(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         8.361(R)|      SLOW  |         3.942(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         8.902(R)|      SLOW  |         4.244(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         8.442(R)|      SLOW  |         3.826(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         8.003(R)|      SLOW  |         3.963(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         8.357(R)|      SLOW  |         4.108(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |         8.524(R)|      SLOW  |         4.410(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |         8.521(R)|      SLOW  |         4.525(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_PCLK   |         5.174(R)|      SLOW  |         3.411(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.206(R)|      SLOW  |         4.750(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         5.956(R)|      SLOW  |         3.946(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |         7.624(R)|      SLOW  |         4.920(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.434|         |         |         |
RESET          |   20.340|   20.340|   20.359|   20.359|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   15.085|         |         |         |
GPIFII_PCLK_IN |    9.275|         |         |         |
RESET          |    7.806|    7.806|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.701|         |
RESET          |         |         |    1.751|    1.751|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   10.929|
---------------+---------------+---------+


Analysis completed Tue Nov  8 14:05:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



