cocci_test_suite() {
	union {
		struct volta_channel_gpfifo_a_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 56 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 55 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 53 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 53 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 53 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 52 */;
	struct gk104_fifo *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 52 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 51 */;
	const struct nvkm_fifo_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 38 */;
	struct gk104_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 34 */;
	struct nvkm_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifotu102.c 32 */;
}
