// Seed: 4028733558
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_3;
  assign id_2 = id_3 || 1;
  logic id_4;
  assign id_3 = 1;
  generate
    initial begin
      id_2 = id_4 & 1 == id_4;
      id_1 <= 1;
    end
  endgenerate
  assign id_3 = id_4;
endmodule
