INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab9_3_1/lab9_3_1.srcs/sources_1/imports/VivadoRepository/clock_div/clock_div.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab9_3_1/lab9_3_1.srcs/sources_1/new/stop_watch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-311] analyzing module enable_sr
INFO: [VRFC 10-311] analyzing module stop_watch
INFO: [VRFC 10-2458] undeclared symbol clkout, assumed default net type wire [C:/Users/xy424/Documents/VivadoRepository/lab9_3_1/lab9_3_1.srcs/sources_1/new/stop_watch.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab9_3_1/lab9_3_1.srcs/sources_1/imports/VivadoRepository/stop_watch_counter/stop_watch_counter.srcs/sources_1/new/stop_watch_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab9_3_1/lab9_3_1.srcs/sim_1/new/stop_watch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_tb
