{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573803220798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573803220798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 13:03:40 2019 " "Processing started: Fri Nov 15 13:03:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573803220798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573803220798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573803220798 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573803221258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ee214.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ee214.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE214 " "Found design unit 1: EE214" {  } { { "EE214.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/EE214.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kpcnt.vhd 0 0 " "Found 0 design units, including 0 entities, in source file kpcnt.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-FUNCTIONALITY " "Found design unit 1: COUNTER-FUNCTIONALITY" {  } { { "COUNTER.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/COUNTER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221840 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/COUNTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FSM-FUNCTIONALITY " "Found design unit 1: LCD_FSM-FUNCTIONALITY" {  } { { "LCD_FSM.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221844 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FSM " "Found entity 1: LCD_FSM" {  } { { "LCD_FSM.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/lcd_controller.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221848 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scale_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scale_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scale_clock-Behavioral " "Found design unit 1: scale_clock-Behavioral" {  } { { "scale_clock.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/scale_clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221852 ""} { "Info" "ISGN_ENTITY_NAME" "1 scale_clock " "Found entity 1: scale_clock" {  } { { "scale_clock.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/scale_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fsm_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fsm_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FSM_TIMER-FUNCTIONALITY " "Found design unit 1: LCD_FSM_TIMER-FUNCTIONALITY" {  } { { "LCD_FSM_TIMER.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM_TIMER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221856 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FSM_TIMER " "Found entity 1: LCD_FSM_TIMER" {  } { { "LCD_FSM_TIMER.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM_TIMER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fsm_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fsm_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FSM_BCD-FUNCTIONALITY " "Found design unit 1: LCD_FSM_BCD-FUNCTIONALITY" {  } { { "LCD_FSM_BCD.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM_BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221860 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FSM_BCD " "Found entity 1: LCD_FSM_BCD" {  } { { "LCD_FSM_BCD.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test0-functionality " "Found design unit 1: test0-functionality" {  } { { "test0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/test0.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221864 ""} { "Info" "ISGN_ENTITY_NAME" "1 test0 " "Found entity 1: test0" {  } { { "test0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/test0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_1-FUNCTIONALITY " "Found design unit 1: AND_1-FUNCTIONALITY" {  } { { "AND_1.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/AND_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221872 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_1 " "Found entity 1: AND_1" {  } { { "AND_1.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/AND_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_counter-behaviour " "Found design unit 1: input_counter-behaviour" {  } { { "input_counter.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/input_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221880 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_counter " "Found entity 1: input_counter" {  } { { "input_counter.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/input_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD2SSD-func " "Found design unit 1: BCD2SSD-func" {  } { { "BCD2SSD.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/BCD2SSD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221888 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD2SSD " "Found entity 1: BCD2SSD" {  } { { "BCD2SSD.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/BCD2SSD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMS-behaviour " "Found design unit 1: CMS-behaviour" {  } { { "CMS.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/CMS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221896 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMS " "Found entity 1: CMS" {  } { { "CMS.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/CMS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cms2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cms2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMS2-behaviour " "Found design unit 1: CMS2-behaviour" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221908 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMS2 " "Found entity 1: CMS2" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803221908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803221908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CMS2 " "Elaborating entity \"CMS2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573803221992 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_CMD CMS2.vhd(79) " "VHDL Process Statement warning at CMS2.vhd(79): signal \"CNT_CMD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_CMD CMS2.vhd(81) " "VHDL Process Statement warning at CMS2.vhd(81): signal \"CNT_CMD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_CMD CMS2.vhd(88) " "VHDL Process Statement warning at CMS2.vhd(88): signal \"CNT_CMD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_CMD CMS2.vhd(92) " "VHDL Process Statement warning at CMS2.vhd(92): signal \"CNT_CMD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_DATA CMS2.vhd(95) " "VHDL Process Statement warning at CMS2.vhd(95): signal \"CNT_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCD_DATA CMS2.vhd(97) " "VHDL Process Statement warning at CMS2.vhd(97): signal \"LCD_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_DATA CMS2.vhd(97) " "VHDL Process Statement warning at CMS2.vhd(97): signal \"CNT_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCD_DATA CMS2.vhd(104) " "VHDL Process Statement warning at CMS2.vhd(104): signal \"LCD_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_DATA CMS2.vhd(104) " "VHDL Process Statement warning at CMS2.vhd(104): signal \"CNT_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCD_DATA CMS2.vhd(108) " "VHDL Process Statement warning at CMS2.vhd(108): signal \"LCD_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_DATA CMS2.vhd(108) " "VHDL Process Statement warning at CMS2.vhd(108): signal \"CNT_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D CMS2.vhd(71) " "VHDL Process Statement warning at CMS2.vhd(71): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RS CMS2.vhd(71) " "VHDL Process Statement warning at CMS2.vhd(71): inferring latch(es) for signal or variable \"RS\", which holds its previous value in one or more paths through the process" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RW CMS2.vhd(71) " "VHDL Process Statement warning at CMS2.vhd(71): inferring latch(es) for signal or variable \"RW\", which holds its previous value in one or more paths through the process" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN CMS2.vhd(71) " "VHDL Process Statement warning at CMS2.vhd(71): inferring latch(es) for signal or variable \"EN\", which holds its previous value in one or more paths through the process" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 CMS2.vhd(164) " "VHDL Process Statement warning at CMS2.vhd(164): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 CMS2.vhd(165) " "VHDL Process Statement warning at CMS2.vhd(165): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z CMS2.vhd(166) " "VHDL Process Statement warning at CMS2.vhd(166): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y CMS2.vhd(167) " "VHDL Process Statement warning at CMS2.vhd(167): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m CMS2.vhd(203) " "VHDL Process Statement warning at CMS2.vhd(203): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n CMS2.vhd(204) " "VHDL Process Statement warning at CMS2.vhd(204): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN CMS2.vhd(71) " "Inferred latch for \"EN\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW CMS2.vhd(71) " "Inferred latch for \"RW\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS CMS2.vhd(71) " "Inferred latch for \"RS\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] CMS2.vhd(71) " "Inferred latch for \"D\[0\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] CMS2.vhd(71) " "Inferred latch for \"D\[1\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] CMS2.vhd(71) " "Inferred latch for \"D\[2\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] CMS2.vhd(71) " "Inferred latch for \"D\[3\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] CMS2.vhd(71) " "Inferred latch for \"D\[4\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] CMS2.vhd(71) " "Inferred latch for \"D\[5\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] CMS2.vhd(71) " "Inferred latch for \"D\[6\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] CMS2.vhd(71) " "Inferred latch for \"D\[7\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803221996 "|CMS2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SSD BCD2SSD:U0 " "Elaborating entity \"BCD2SSD\" for hierarchy \"BCD2SSD:U0\"" {  } { { "output_files/CMS2.vhd" "U0" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573803222000 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RST " "Bidir \"RST\" has no driver" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1573803222630 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1573803222630 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "D\[5\]\$latch D\[4\]\$latch " "Duplicate LATCH primitive \"D\[5\]\$latch\" merged with LATCH primitive \"D\[4\]\$latch\"" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573803222630 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1573803222630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[0\]\$latch " "Latch D\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803222630 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803222630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[1\]\$latch " "Latch D\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803222630 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803222630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[2\]\$latch " "Latch D\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803222630 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803222630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[3\]\$latch " "Latch D\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803222630 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803222630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[4\]\$latch " "Latch D\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803222630 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803222630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[7\]\$latch " "Latch D\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S0 " "Ports D and ENA on the latch are fed by the same signal Q.S0" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803222630 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803222630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS\$latch " "Latch RS\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803222630 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803222630 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D\[6\] GND " "Pin \"D\[6\]\" is stuck at GND" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573803222724 "|CMS2|D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573803222724 "|CMS2|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573803222724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573803223059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573803223059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573803223148 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573803223148 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1573803223148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573803223148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573803223148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573803223194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 13:03:43 2019 " "Processing ended: Fri Nov 15 13:03:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573803223194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573803223194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573803223194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573803223194 ""}
