setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/ramadugu/.synopsys_dv_prefs.tcl
dc_shell> set top_design adder_1c
adder_1c
dc_shell> source ../scripts/dc-adder_1c.tcl
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv'.  (AUTOREAD-100)
Information: Scanning file { adder_1c.sv }. (AUTOREAD-303)
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:6: Assigment to 'sum' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:7: Assigment to 'sum' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:8: Assigment to 'sum' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:9: Assigment to 'sum' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:10: Assigment to 'c_out' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:13: Assigment to 'sum' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:14: Assigment to 'sum' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:15: Assigment to 'sum' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:16: Assigment to 'sum' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:17: Assigment to 'c_out' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:19: Assigment to 'c_out' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:19: Assigment to 'sum' requires that it be a register. (VER-952)
*** Presto compilation terminated with 12 errors. ***
Warning: Analyze command for file adder_1c.sv did not succeed. (AUTOREAD-402)
*** Autoread command terminated with errors. ***
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  File /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/work/WORK_autoread/adder_1c-verilog.pvl not found, or does not contain a usable description of adder_1c. (ELAB-320)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
set_max_delay -from [all_inputs ] -to [all_outputs] 0
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Value for list '-from' must have 1 elements. (CMD-036)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
Error: Current design is not defined. (UID-4)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
0
dc_shell> set top_design adder_1c
adder_1c
dc_shell> source ../scripts/dc-adder_1c.tcl
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Information: HDL source file adder_1c.sv is out-of-date. (AUTOREAD-300)
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:10: Assigment to 'c_out' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:17: Assigment to 'c_out' requires that it be a register. (VER-952)
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1c.sv:19: Assigment to 'c_out' requires that it be a register. (VER-952)
*** Presto compilation terminated with 3 errors. ***
Warning: Analyze command for file adder_1c.sv did not succeed. (AUTOREAD-402)
*** Autoread command terminated with errors. ***
Running PRESTO HDLC
Warning:  File /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/work/WORK_autoread/adder_1c-verilog.pvl not found, or does not contain a usable description of adder_1c. (ELAB-320)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
set_max_delay -from [all_inputs ] -to [all_outputs] 0
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Value for list '-from' must have 1 elements. (CMD-036)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
Error: Current design is not defined. (UID-4)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
0
dc_shell> exit

Memory usage for this session 143 Mbytes.
Memory usage for this session including child processes 143 Mbytes.
CPU usage for this session 3 seconds ( 0.00 hours ).
Elapsed time for this session 109 seconds ( 0.03 hours ).

Thank you...

