--------------------------------------------------------------------
-- Name: tx_dma_ctrl_opt_arch_4b.vhd
-- Created: 12/5/2010 @ 9:49
-- Description: this file contains the top level entity
-- Generated by: DK Design Suite, version 5.1.6051.16784
-- Family: Xilinx Virtex-5
-- Output Style: Xilinx Synthesis Tool
--
-- File structure:
--
-- -tx_dma_ctrl_opt_arch_4b.vhd
--------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
LIBRARY DK;
USE DK.DKPackage.ALL;
LIBRARY unisim;
USE unisim.vcomponents.ALL;
-- this is the top level entity
ENTITY tx_dma_ctrl_opt_arch_4b IS
  -- interface description
  PORT (
    BUF_NEWLEN : OUT std_logic_vector(15 DOWNTO 0);
    BUF_NEWLEN_DV : OUT std_logic;
    BUF_NEWLEN_RDY : IN std_logic;
    BUF_RELLEN : IN std_logic_vector(15 DOWNTO 0);
    BUF_RELLEN_DV : IN std_logic;
    BUFFER_ADDR : IN std_logic_vector(31 DOWNTO 0);
    BUFFER_SIZE : IN std_logic_vector(15 DOWNTO 0);
    DESC_DO : IN std_logic_vector(3 DOWNTO 0);
    DESC_EMPTY : IN std_logic;
    DESC_READ : OUT std_logic;
    DMA_ACK : IN std_logic;
    DMA_ADDR : IN std_logic_vector(4 DOWNTO 0);
    DMA_DONE : IN std_logic;
    DMA_DOUT : OUT std_logic_vector(3 DOWNTO 0);
    DMA_REQ : OUT std_logic;
    DMA_TAG : IN std_logic_vector(15 DOWNTO 0);
    DMA_TAG_ID : IN std_logic_vector(7 DOWNTO 0);
    ENABLE : OUT std_logic;
    INTERRUPT : OUT std_logic_vector(1 DOWNTO 0);
    PIN_CLK : IN std_logic;
    PIN_RESET : IN std_logic;
    SW_ADDR : IN std_logic_vector(31 DOWNTO 0);
    SW_ARDY : OUT std_logic;
    SW_DRD : OUT std_logic_vector(31 DOWNTO 0);
    SW_DRDY : OUT std_logic;
    SW_DWR : IN std_logic_vector(31 DOWNTO 0);
    SW_RD : IN std_logic;
    SW_WR : IN std_logic
  );
END;

-- this is the top level entity
ARCHITECTURE behaviour OF tx_dma_ctrl_opt_arch_4b IS
component RAM16X1D
        generic (
           INIT : bit_vector := X"0000"
        );
        port (
           D     : in std_logic;
           WE    : in std_logic;
           WCLK  : in std_logic;
           A0    : in std_logic;
           A1    : in std_logic;
           A2    : in std_logic;
           A3    : in std_logic;
           DPRA0 : in std_logic;
           DPRA1 : in std_logic;
           DPRA2 : in std_logic;
           DPRA3 : in std_logic;
           SPO   : out std_logic;
           DPO   : out std_logic
        );
end component;
component RAM32X1D
        generic (
           INIT : bit_vector := X"00000000"
        );
        port (
           D     : in std_logic;
           WE    : in std_logic;
           WCLK  : in std_logic;
           A0    : in std_logic;
           A1    : in std_logic;
           A2    : in std_logic;
           A3    : in std_logic;
           A4    : in std_logic;
           DPRA0 : in std_logic;
           DPRA1 : in std_logic;
           DPRA2 : in std_logic;
           DPRA3 : in std_logic;
           DPRA4 : in std_logic;
           SPO   : out std_logic;
           DPO   : out std_logic
        );
end component;
component RAM64X1D
        generic (
           INIT : bit_vector := X"0000000000000000"
        );
        port (
           D     : in std_logic;
           WE    : in std_logic;
           WCLK  : in std_logic;
           A0    : in std_logic;
           A1    : in std_logic;
           A2    : in std_logic;
           A3    : in std_logic;
           A4    : in std_logic;
           A5    : in std_logic;
           DPRA0 : in std_logic;
           DPRA1 : in std_logic;
           DPRA2 : in std_logic;
           DPRA3 : in std_logic;
           DPRA4 : in std_logic;
           DPRA5 : in std_logic;
           SPO   : out std_logic;
           DPO   : out std_logic
        );
end component;
  -- Power cable
  CONSTANT VCC : std_logic := '1';
  -- Ground cable
  CONSTANT GND : std_logic := '0';
  -- Register 'cnt_dma_ack'
  SIGNAL cnt_dma_ack : unsigned(7 DOWNTO 0);
  -- Register 'cnt_not_buf_rellen'
  SIGNAL cnt_not_buf_rellen : unsigned(7 DOWNTO 0);
  -- Register 'cnt_space_available'
  SIGNAL cnt_space_available : unsigned(7 DOWNTO 0);
  -- Register 'cnt_no_space'
  SIGNAL cnt_no_space : unsigned(7 DOWNTO 0);
  -- Register 'cnt_down_descs'
  SIGNAL cnt_down_descs : unsigned(7 DOWNTO 0);
  -- Register 'cnt_desc_empty'
  SIGNAL cnt_desc_empty : unsigned(7 DOWNTO 0);
  -- Register 'debug_status'
  SIGNAL debug_status : unsigned(8 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL ifc_interrupt : unsigned(1 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL ifc_interrupt0 : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL ifc_interrupt1 : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL ifc_enable : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL ifc_buf_newlen : unsigned(15 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL ifc_desc_read : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL ifc_sw_ardy : unsigned(0 DOWNTO 0);
  -- Register 'ifc_sw_drdy'
  SIGNAL ifc_sw_drdy : unsigned(0 DOWNTO 0);
  -- Register 'ifc_sw_drd'
  SIGNAL ifc_sw_drd : unsigned(31 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL ifc_dma_dout : unsigned(3 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL ifc_dma_req : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL dma_done_release : unsigned(0 DOWNTO 0);
  -- Register 'dma_done_cnt'
  SIGNAL dma_done_cnt : unsigned(2 DOWNTO 0);
  -- Register 'sw_str_ptr'
  SIGNAL sw_str_ptr : unsigned(31 DOWNTO 0);
  -- Register 'sw_end_ptr'
  SIGNAL sw_end_ptr : unsigned(31 DOWNTO 0);
  -- Register 'sw_last_end_ptr'
  SIGNAL sw_last_end_ptr : unsigned(31 DOWNTO 0);
  -- Register 'hw_buffer_mask'
  SIGNAL hw_buffer_mask : unsigned(15 DOWNTO 0);
  -- Register 'hw_end_ptr'
  SIGNAL hw_end_ptr : unsigned(15 DOWNTO 0);
  -- Register 'hw_buffer_free_space'
  SIGNAL hw_buffer_free_space : unsigned(15 DOWNTO 0);
  -- Register 'hw_str_ptr'
  SIGNAL hw_str_ptr : unsigned(15 DOWNTO 0);
  -- Register 'control_reg'
  SIGNAL control_reg : unsigned(2 DOWNTO 0);
  -- Register 'status_reg'
  SIGNAL status_reg : unsigned(3 DOWNTO 0);
  -- Register 'interrupt_reg'
  SIGNAL interrupt_reg : unsigned(31 DOWNTO 0);
  -- Register 'interrupt_mon'
  SIGNAL interrupt_mon : unsigned(31 DOWNTO 0);
  -- Register 'timeout_reg'
  SIGNAL timeout_reg : unsigned(31 DOWNTO 0);
  -- Register 'interrupt_reset'
  SIGNAL interrupt_reset : unsigned(0 DOWNTO 0);
  -- Register 'interrupt_enable'
  SIGNAL interrupt_enable : unsigned(0 DOWNTO 0);
  -- Register 'timeout_enable'
  SIGNAL timeout_enable : unsigned(0 DOWNTO 0);
  -- Register 'sw_buffer_mask'
  SIGNAL sw_buffer_mask : unsigned(31 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL hw_buffer_full : unsigned(0 DOWNTO 0);
  -- Concatenation
  SIGNAL S_0 : unsigned(3 DOWNTO 0);
  -- Register 'getNextDesc'
  SIGNAL getNextDesc : unsigned(0 DOWNTO 0);
  -- Register 'newDescReady'
  SIGNAL newDescReady : unsigned(0 DOWNTO 0);
  -- Start out
  SIGNAL StartOut : std_logic;
  -- Start out
  SIGNAL StartOut_1 : std_logic;
  -- Start out
  SIGNAL StartOut_2 : std_logic;
  -- Start out
  SIGNAL StartOut_3 : std_logic;
  -- Start out
  SIGNAL StartOut_4 : std_logic;
  -- Start out
  SIGNAL StartOut_5 : std_logic;
  -- Start out
  SIGNAL StartOut_6 : std_logic;
  -- Start out
  SIGNAL StartOut_7 : std_logic;
  -- Start out
  SIGNAL StartOut_8 : std_logic;
  -- Start out
  SIGNAL StartOut_9 : std_logic;
  -- Start out
  SIGNAL StartOut_10 : std_logic;
  -- Start out
  SIGNAL StartOut_11 : std_logic;
  -- Register 'parts'
  SIGNAL parts : unsigned(4 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL LoopZ : std_logic;
  -- Constant value
  CONSTANT ConstOut : unsigned(0 DOWNTO 0) := "0";
  -- Test for equality
  SIGNAL BinOpOut : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse : std_logic;
  -- Control path join
  SIGNAL BodyStart : std_logic;
  -- Clock cycle delay
  SIGNAL BodyEnd : std_logic;
  -- One-Hot Multiplexer
  SIGNAL SeqChain : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL Z_Dones_1 : std_logic;
  -- Constant value
  CONSTANT ConstOut_1 : unsigned(4 DOWNTO 0) := "00000";
  -- Constant value
  CONSTANT ConstOut_2 : unsigned(0 DOWNTO 0) := "1";
  -- Test for equality
  SIGNAL BinOpOut_1 : std_logic;
  -- Control path join
  SIGNAL BodyStart_1 : std_logic;
  -- Clock cycle delay
  SIGNAL BodyEnd_1 : std_logic;
  -- Plus
  SIGNAL BinOpOut_2 : unsigned(7 DOWNTO 0);
  -- Control path join
  SIGNAL CForkIn : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue : std_logic;
  -- Plus
  SIGNAL BinOpOut_3 : unsigned(4 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_3 : unsigned(4 DOWNTO 0) := "00001";
  -- Plus
  SIGNAL BinOpOut_4 : unsigned(4 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL Z_Dones_3 : std_logic;
  -- Plus
  SIGNAL BinOpOut_5 : unsigned(7 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_4 : unsigned(4 DOWNTO 0) := "10000";
  -- Test for unsigned less than
  SIGNAL BinOpOut_6 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_1 : std_logic;
  -- Clock cycle delay
  SIGNAL SeqChain_1 : std_logic;
  -- Clock cycle delay
  SIGNAL LoopZ_1 : std_logic;
  -- Control path join
  SIGNAL CForkIn_1 : std_logic;
  -- Bitwise AND
  SIGNAL BinOpOut_7 : unsigned(15 DOWNTO 0);
  -- Register 'data_length'
  SIGNAL data_length : unsigned(31 DOWNTO 0);
  -- Register 'page_offset'
  SIGNAL page_offset : unsigned(11 DOWNTO 0);
  -- Register 'page_free_space'
  SIGNAL page_free_space : unsigned(12 DOWNTO 0);
  -- Register 'need_new_desc'
  SIGNAL need_new_desc : unsigned(0 DOWNTO 0);
  -- Register 'mem_l_addr'
  SIGNAL mem_l_addr : unsigned(31 DOWNTO 0);
  -- Register 'mem_length'
  SIGNAL mem_length : unsigned(11 DOWNTO 0);
  -- Control path join
  SIGNAL CForkIn_2 : std_logic;
  -- Constant value
  CONSTANT ConstOut_5 : unsigned(3 DOWNTO 0) := "0001";
  -- Test for equality
  SIGNAL BinOpOut_8 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_2 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_1 : std_logic;
  -- Constant value
  CONSTANT ConstOut_6 : unsigned(12 DOWNTO 0) := "1000000000000";
  -- Constant value
  CONSTANT ConstOut_7 : unsigned(11 DOWNTO 0) := (OTHERS => '0');
  -- Constant value
  CONSTANT ConstOut_8 : unsigned(8 DOWNTO 0) := "000000001";
  -- Clock cycle delay
  SIGNAL Z_Dones_6 : std_logic;
  -- Constant value
  CONSTANT ConstOut_9 : unsigned(15 DOWNTO 0) := "0000000000000001";
  -- Minus
  SIGNAL BinOpOut_9 : unsigned(15 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL SeqChain_2 : std_logic;
  -- Constant value
  CONSTANT ConstOut_10 : unsigned(7 DOWNTO 0) := "00000000";
  -- Concatenation
  SIGNAL BinOpOut_10 : unsigned(15 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_11 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_11 : unsigned(4 DOWNTO 0) := "00100";
  -- Clock cycle delay
  SIGNAL SeqChain_3 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_12 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_12 : unsigned(4 DOWNTO 0) := "00101";
  -- Clock cycle delay
  SIGNAL SeqChain_4 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_13 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_13 : unsigned(4 DOWNTO 0) := "00110";
  -- Bit range selection
  SIGNAL BinOpOut_14 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_14 : unsigned(4 DOWNTO 0) := "00111";
  -- Constant value
  CONSTANT ConstOut_15 : unsigned(3 DOWNTO 0) := "0100";
  -- Test for equality
  SIGNAL BinOpOut_15 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_3 : std_logic;
  -- Constant value
  CONSTANT ConstOut_16 : unsigned(3 DOWNTO 0) := "0010";
  -- Constant value
  CONSTANT ConstOut_17 : unsigned(3 DOWNTO 0) := "1000";
  -- Bitwise OR
  SIGNAL BinOpOut_16 : unsigned(0 DOWNTO 0);
  -- Conditional false branch
  SIGNAL WireFalse_4 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_2 : std_logic;
  -- Test for inequality
  SIGNAL BinOpOut_17 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_5 : std_logic;
  -- Clock cycle delay
  SIGNAL LoopZ_2 : std_logic;
  -- Control path join
  SIGNAL CForkIn_3 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_3 : std_logic;
  -- Test for equality
  SIGNAL BinOpOut_18 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_6 : std_logic;
  -- Bitwise AND
  SIGNAL BinOpOut_19 : unsigned(31 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL Z_Dones_1_1 : std_logic;
  -- Constant value
  CONSTANT ConstOut_18 : unsigned(8 DOWNTO 0) := "000000010";
  -- Clock cycle delay
  SIGNAL SeqChain_5 : std_logic;
  -- Clock cycle delay
  SIGNAL SeqChain_6 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_20 : unsigned(3 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_21 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_19 : unsigned(4 DOWNTO 0) := "10001";
  -- Clock cycle delay
  SIGNAL SeqChain_7 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_22 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_20 : unsigned(4 DOWNTO 0) := "10010";
  -- Constant value
  CONSTANT ConstOut_21 : unsigned(15 DOWNTO 0) := (OTHERS => '0');
  -- Test for equality
  SIGNAL BinOpOut_23 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_7 : std_logic;
  -- Control path join
  SIGNAL BodyStart_2 : std_logic;
  -- Plus
  SIGNAL BinOpOut_24 : unsigned(7 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL Z_Dones_2 : std_logic;
  -- Constant value
  CONSTANT ConstOut_22 : unsigned(8 DOWNTO 0) := "000000011";
  -- Clock cycle delay
  SIGNAL SeqChain_8 : std_logic;
  -- Plus
  SIGNAL BinOpOut_25 : unsigned(7 DOWNTO 0);
  -- Control path join
  SIGNAL SeqChain_9 : std_logic;
  -- Concatenation
  SIGNAL BinOpOut_26 : unsigned(31 DOWNTO 0);
  -- Test for unsigned greater than
  SIGNAL BinOpOut_27 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_4 : std_logic;
  -- Clock cycle delay
  SIGNAL Z_Dones_1_2 : std_logic;
  -- Constant value
  CONSTANT ConstOut_23 : unsigned(8 DOWNTO 0) := "000000100";
  -- Constant value
  CONSTANT ConstOut_24 : unsigned(18 DOWNTO 0) := (OTHERS => '0');
  -- Concatenation
  SIGNAL BinOpOut_28 : unsigned(31 DOWNTO 0);
  -- Test for unsigned less than
  SIGNAL BinOpOut_29 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_8 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_5 : std_logic;
  -- Constant value
  CONSTANT ConstOut_25 : unsigned(8 DOWNTO 0) := "000000101";
  -- Take LSBs
  SIGNAL BinOpOut_30 : unsigned(11 DOWNTO 0);
  -- Plus
  SIGNAL BinOpOut_31 : unsigned(11 DOWNTO 0);
  -- Take LSBs
  SIGNAL BinOpOut_32 : unsigned(12 DOWNTO 0);
  -- Minus
  SIGNAL BinOpOut_33 : unsigned(12 DOWNTO 0);
  -- Bitwise AND
  SIGNAL BinOpOut_34 : unsigned(31 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_26 : unsigned(8 DOWNTO 0) := "000000110";
  -- Bitwise AND
  SIGNAL BinOpOut_35 : unsigned(31 DOWNTO 0);
  -- Conditional true branch
  SIGNAL WireTrue_6 : std_logic;
  -- Plus
  SIGNAL BinOpOut_36 : unsigned(7 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_27 : unsigned(8 DOWNTO 0) := "000000111";
  -- Test for equality
  SIGNAL BinOpOut_37 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_9 : std_logic;
  -- Constant value
  CONSTANT ConstOut_28 : unsigned(8 DOWNTO 0) := "000001000";
  -- Concatenation
  SIGNAL BinOpOut_38 : unsigned(31 DOWNTO 0);
  -- Plus
  SIGNAL BinOpOut_39 : unsigned(31 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL Z_Dones_3_1 : std_logic;
  -- Clock cycle delay
  SIGNAL SeqChain_10 : std_logic;
  -- Clock cycle delay
  SIGNAL SeqChain_11 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_40 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_29 : unsigned(4 DOWNTO 0) := "01000";
  -- Clock cycle delay
  SIGNAL SeqChain_12 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_41 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_30 : unsigned(4 DOWNTO 0) := "01001";
  -- Clock cycle delay
  SIGNAL SeqChain_13 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_42 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_31 : unsigned(4 DOWNTO 0) := "01010";
  -- Clock cycle delay
  SIGNAL SeqChain_14 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_43 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_32 : unsigned(4 DOWNTO 0) := "01011";
  -- Clock cycle delay
  SIGNAL SeqChain_15 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_44 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_33 : unsigned(4 DOWNTO 0) := "01100";
  -- Clock cycle delay
  SIGNAL SeqChain_16 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_45 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_34 : unsigned(4 DOWNTO 0) := "01101";
  -- Clock cycle delay
  SIGNAL SeqChain_17 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_46 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_35 : unsigned(4 DOWNTO 0) := "01110";
  -- Bit range selection
  SIGNAL BinOpOut_47 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_36 : unsigned(4 DOWNTO 0) := "01111";
  -- Clock cycle delay
  SIGNAL SeqChain_18 : std_logic;
  -- Clock cycle delay
  SIGNAL SeqChain_19 : std_logic;
  -- Constant value
  CONSTANT ConstOut_37 : unsigned(3 DOWNTO 0) := "0000";
  -- Concatenation
  SIGNAL BinOpOut_48 : unsigned(15 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_49 : unsigned(3 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL SeqChain_20 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_50 : unsigned(3 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL SeqChain_21 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_51 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_38 : unsigned(4 DOWNTO 0) := "00010";
  -- Bit range selection
  SIGNAL BinOpOut_52 : unsigned(3 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_39 : unsigned(4 DOWNTO 0) := "00011";
  -- Conditional true branch
  SIGNAL WireTrue_7 : std_logic;
  -- Constant value
  CONSTANT ConstOut_40 : unsigned(8 DOWNTO 0) := "000001001";
  -- Test for equality
  SIGNAL BinOpOut_53 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_10 : std_logic;
  -- Bitwise AND
  SIGNAL BinOpOut_54 : unsigned(15 DOWNTO 0);
  -- Plus
  SIGNAL BinOpOut_55 : unsigned(7 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_41 : unsigned(8 DOWNTO 0) := "000001010";
  -- Constant value
  CONSTANT ConstOut_42 : unsigned(8 DOWNTO 0) := "000001011";
  -- Constant value
  CONSTANT ConstOut_43 : unsigned(8 DOWNTO 0) := "000001100";
  -- Control path join
  SIGNAL CForkIn_4 : std_logic;
  -- Test for equality
  SIGNAL BinOpOut_56 : std_logic;
  -- Constant value
  CONSTANT ConstOut_44 : unsigned(7 DOWNTO 0) := "00000001";
  -- Bitwise OR
  SIGNAL BinOpOut_57 : unsigned(7 DOWNTO 0);
  -- Test for equality
  SIGNAL BinOpOut_58 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_11 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_8 : std_logic;
  -- Constant value
  CONSTANT ConstOut_45 : unsigned(2 DOWNTO 0) := "001";
  -- Plus
  SIGNAL BinOpOut_59 : unsigned(2 DOWNTO 0);
  -- Test for equality
  SIGNAL BinOpOut_60 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_12 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_9 : std_logic;
  -- Minus
  SIGNAL BinOpOut_61 : unsigned(2 DOWNTO 0);
  -- Register 'length'
  SIGNAL length : unsigned(12 DOWNTO 0);
  -- Control path join
  SIGNAL CForkIn_5 : std_logic;
  -- Constant value
  CONSTANT ConstOut_46 : unsigned(2 DOWNTO 0) := "000";
  -- Test for inequality
  SIGNAL BinOpOut_62 : std_logic;
  -- Concatenation
  SIGNAL BinOpOut_63 : unsigned(15 DOWNTO 0);
  -- Concatenation
  SIGNAL BinOpOut_64 : unsigned(31 DOWNTO 0);
  -- Bitwise AND
  SIGNAL BinOpOut_65 : unsigned(31 DOWNTO 0);
  -- Test for equality
  SIGNAL BinOpOut_66 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_13 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_10 : std_logic;
  -- Plus
  SIGNAL BinOpOut_67 : unsigned(31 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL LoopZ_3 : std_logic;
  -- Control path join
  SIGNAL CForkIn_6 : std_logic;
  -- Concatenation
  SIGNAL BinOpOut_68 : unsigned(1 DOWNTO 0);
  -- Register 'int_timeout'
  SIGNAL int_timeout : unsigned(31 DOWNTO 0);
  -- Control path join
  SIGNAL CForkIn_7 : std_logic;
  -- Constant value
  CONSTANT ConstOut_47 : unsigned(31 DOWNTO 0) := "11111111111111111111111111111100";
  -- Conditional true branch
  SIGNAL WireTrue_11 : std_logic;
  -- Bitwise OR
  SIGNAL BinOpOut_69 : unsigned(0 DOWNTO 0);
  -- Conditional false branch
  SIGNAL WireFalse_14 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_12 : std_logic;
  -- Constant value
  CONSTANT ConstOut_48 : unsigned(31 DOWNTO 0) := (OTHERS => '0');
  -- Bitwise AND
  SIGNAL BinOpOut_70 : unsigned(0 DOWNTO 0);
  -- Conditional false branch
  SIGNAL WireFalse_15 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_13 : std_logic;
  -- Constant value
  CONSTANT ConstOut_49 : unsigned(31 DOWNTO 0) := "00000000000000000000000000000001";
  -- Plus
  SIGNAL BinOpOut_71 : unsigned(31 DOWNTO 0);
  -- Control path join
  SIGNAL CForkIn_8 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_14 : std_logic;
  -- Bitwise AND
  SIGNAL BinOpOut_72 : unsigned(15 DOWNTO 0);
  -- Control path join
  SIGNAL CForkIn_9 : std_logic;
  -- Clock cycle delay
  SIGNAL Z_Dones_0 : std_logic;
  -- Control path join
  SIGNAL CForkIn_10 : std_logic;
  -- Clock cycle delay
  SIGNAL SeqChain_22 : std_logic;
  -- Control path join
  SIGNAL CJoinOut : std_logic;
  -- Test for equality
  SIGNAL BinOpOut_73 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_16 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_15 : std_logic;
  -- Clock cycle delay
  SIGNAL SeqChain_23 : std_logic;
  -- Clock cycle delay
  SIGNAL SeqChain_24 : std_logic;
  -- Bit selection
  SIGNAL DefaultWire : std_logic;
  -- Bit selection
  SIGNAL LinkWire_2 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_3 : std_logic;
  -- Clock cycle delay
  SIGNAL LoopZ_4 : std_logic;
  -- Control path join
  SIGNAL CForkIn_11 : std_logic;
  -- One-Hot Multiplexer
  SIGNAL ConstOut_50 : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL LoopZ_5 : unsigned(0 DOWNTO 0);
  -- Control path join
  SIGNAL CForkIn_12 : std_logic;
  -- Bitwise OR
  SIGNAL BinOpOut_74 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL Z_Dones_1_3 : std_logic;
  -- Test for equality
  SIGNAL BinOpOut_75 : std_logic;
  -- Conditional false branch
  SIGNAL WireFalse_17 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_16 : std_logic;
  -- Bit range selection
  SIGNAL BinOpOut_76 : unsigned(5 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_77 : unsigned(2 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_78 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_79 : unsigned(0 DOWNTO 0);
  -- Bit selection
  SIGNAL LinkWire_0 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_1 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_2_1 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_3_1 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_4 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_5 : std_logic;
  -- Test for equality
  SIGNAL BinOpOut_80 : std_logic;
  -- Conditional true branch
  SIGNAL WireTrue_17 : std_logic;
  -- Constant value
  CONSTANT ConstOut_51 : unsigned(28 DOWNTO 0) := (OTHERS => '0');
  -- Concatenation
  SIGNAL BinOpOut_81 : unsigned(31 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_52 : unsigned(27 DOWNTO 0) := (OTHERS => '0');
  -- Concatenation
  SIGNAL BinOpOut_82 : unsigned(31 DOWNTO 0);
  -- Concatenation
  SIGNAL BinOpOut_83 : unsigned(31 DOWNTO 0);
  -- Concatenation
  SIGNAL BinOpOut_84 : unsigned(31 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_53 : unsigned(30 DOWNTO 0) := (OTHERS => '0');
  -- Concatenation
  SIGNAL BinOpOut_85 : unsigned(31 DOWNTO 0);
  -- Concatenation
  SIGNAL BinOpOut_86 : unsigned(31 DOWNTO 0);
  -- Concatenation
  SIGNAL BinOpOut_87 : unsigned(31 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_54 : unsigned(6 DOWNTO 0) := "0000000";
  -- Concatenation
  SIGNAL BinOpOut_88 : unsigned(31 DOWNTO 0);
  -- Concatenation
  SIGNAL BinOpOut_89 : unsigned(31 DOWNTO 0);
  -- Constant value
  CONSTANT ConstOut_55 : unsigned(22 DOWNTO 0) := (OTHERS => '0');
  -- Concatenation
  SIGNAL BinOpOut_90 : unsigned(31 DOWNTO 0);
  -- Bit selection
  SIGNAL DefaultWire_1 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_0_1 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_1_1 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_2_2 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_3_2 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_4_1 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_5_1 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_6 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_7 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_8 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_9 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_10 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_11 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_12 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_13 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_14 : std_logic;
  -- Bit selection
  SIGNAL LinkWire_15 : std_logic;
  -- Conditional false branch
  SIGNAL False_fork_input : std_logic;
  -- Conditional true branch
  SIGNAL S_1 : std_logic;
  -- Bitwise OR
  SIGNAL S_2 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_3 : std_logic;
  -- Clock cycle delay
  SIGNAL S_4 : std_logic;
  -- Conditional false branch
  SIGNAL False_fork_input_1 : std_logic;
  -- Bitwise OR
  SIGNAL S_5 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_6 : std_logic;
  -- Clock cycle delay
  SIGNAL LoopZ_6 : std_logic;
  -- Control path join
  SIGNAL S_7 : std_logic;
  -- Clock cycle delay
  SIGNAL CForkIn_13 : std_logic;
  -- Control path join
  SIGNAL S_8 : std_logic;
  -- Clock cycle delay
  SIGNAL CForkIn_14 : std_logic;
  -- Control path join
  SIGNAL S_9 : std_logic;
  -- Clock cycle delay
  SIGNAL LoopZ_7 : std_logic;
  -- Control path join
  SIGNAL S_10 : std_logic;
  -- Clock cycle delay
  SIGNAL Z_Dones_0_1 : std_logic;
  -- Control path join
  SIGNAL S_11 : std_logic;
  -- Clock cycle delay
  SIGNAL Z_Dones_1_4 : std_logic;
  -- Control path join
  SIGNAL S_12 : std_logic;
  -- Clock cycle delay
  SIGNAL LoopZ_8 : std_logic;
  -- Control path join
  SIGNAL S_13 : std_logic;
  -- Clock cycle delay
  SIGNAL SeqChain_25 : std_logic;
  -- Control path join
  SIGNAL S_14 : std_logic;
  -- Concatenation
  SIGNAL BinOpOut_91 : unsigned(15 DOWNTO 0);
  -- Control path OR
  SIGNAL S_15 : std_logic;
  -- Control path OR
  SIGNAL S_16 : std_logic;
  -- Bitwise XOR
  SIGNAL S_17 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_18 : std_logic;
  -- Bitwise XOR
  SIGNAL S_19 : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL int_timeout_MuxOut : unsigned(31 DOWNTO 0);
  -- Control path OR
  SIGNAL int_timeout_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL need_new_desc_MuxOut : unsigned(0 DOWNTO 0);
  -- Control path OR
  SIGNAL need_new_desc_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL page_free_space_MuxOut : unsigned(12 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL page_offset_MuxOut : unsigned(11 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL data_length_MuxOut : unsigned(31 DOWNTO 0);
  -- Control path OR
  SIGNAL data_length_CE : std_logic;
  -- Bitwise XOR
  SIGNAL S_20 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_21 : std_logic;
  -- Bitwise XOR
  SIGNAL S_22 : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL parts_MuxOut : unsigned(4 DOWNTO 0);
  -- Control path OR
  SIGNAL parts_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL BinOpOut_92 : unsigned(4 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL S_23 : unsigned(3 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_24 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_25 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_26 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_27 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_28 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_0 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_1_1 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_2_1 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_3_1 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL BinOpOut_4_1 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_29 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_30 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_31 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_32 : unsigned(0 DOWNTO 0);
  -- MPRAM 'dma_mem'
  SIGNAL S_33 : std_logic;
  -- MPRAM 'dma_mem'
  SIGNAL S_34 : std_logic;
  -- MPRAM 'dma_mem'
  SIGNAL S_35 : std_logic;
  -- MPRAM 'dma_mem'
  SIGNAL S_36 : std_logic;
  -- MPRAM 'dma_mem'
  SIGNAL S_37 : std_logic;
  -- MPRAM 'dma_mem'
  SIGNAL S_38 : std_logic;
  -- MPRAM 'dma_mem'
  SIGNAL S_39 : std_logic;
  -- MPRAM 'dma_mem'
  SIGNAL S_40 : std_logic;
  -- One-Hot Multiplexer
  SIGNAL newDescReady_MuxOut : unsigned(0 DOWNTO 0);
  -- Control path OR
  SIGNAL newDescReady_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL getNextDesc_MuxOut : unsigned(0 DOWNTO 0);
  -- Control path OR
  SIGNAL getNextDesc_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL timeout_enable_MuxOut : unsigned(0 DOWNTO 0);
  -- Control path OR
  SIGNAL timeout_enable_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL interrupt_enable_MuxOut : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL interrupt_reset_MuxOut : unsigned(0 DOWNTO 0);
  -- Control path OR
  SIGNAL interrupt_reset_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL interrupt_mon_MuxOut : unsigned(31 DOWNTO 0);
  -- Control path OR
  SIGNAL interrupt_mon_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL status_reg_MuxOut : unsigned(3 DOWNTO 0);
  -- Control path OR
  SIGNAL status_reg_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL sw_last_end_ptr_MuxOut : unsigned(31 DOWNTO 0);
  -- Control path OR
  SIGNAL sw_last_end_ptr_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL sw_str_ptr_MuxOut : unsigned(31 DOWNTO 0);
  -- Control path OR
  SIGNAL sw_str_ptr_CE : std_logic;
  -- One-Hot Multiplexer
  SIGNAL dma_done_cnt_MuxOut : unsigned(2 DOWNTO 0);
  -- Control path OR
  SIGNAL dma_done_cnt_CE : std_logic;
  -- Control path inverter
  SIGNAL S_41 : std_logic;
  -- Bitwise AND
  SIGNAL AckOut : unsigned(0 DOWNTO 0);
  -- Register 'IdReg0'
  SIGNAL S_42 : unsigned(1 DOWNTO 0);
  -- Constant value
  CONSTANT C_0 : unsigned(1 DOWNTO 0) := "01";
  -- Plus
  SIGNAL S_43 : unsigned(1 DOWNTO 0);
  -- Register 'IdReg0'
  SIGNAL S_44 : unsigned(1 DOWNTO 0);
  -- Plus
  SIGNAL S_45 : unsigned(1 DOWNTO 0);
  -- Concatenation
  SIGNAL S_46 : unsigned(12 DOWNTO 0);
  -- Test for equality
  SIGNAL S_47 : std_logic;
  -- Bitwise XOR
  SIGNAL S_48 : unsigned(0 DOWNTO 0);
  -- One-Hot Multiplexer
  SIGNAL S_49 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_50 : std_logic;
  -- Bitwise not
  SIGNAL S_51 : unsigned(0 DOWNTO 0);
  -- Bitwise AND
  SIGNAL S_52 : unsigned(0 DOWNTO 0);
  -- Bitwise not
  SIGNAL S_53 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_54 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_55 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_56 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL S_57 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_0 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_1 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_2 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_3 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_4 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_5 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_6 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_7 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_8 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_9 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_10 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_11 : unsigned(0 DOWNTO 0);
  -- Bit range selection
  SIGNAL DataIntoFIFO_12 : unsigned(0 DOWNTO 0);
  -- MPRAM 'FIFORam'
  SIGNAL S_58 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_59 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_60 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_61 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_62 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_63 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_64 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_65 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_66 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_67 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_68 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_69 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_70 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_71 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_72 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_73 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_74 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_75 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_76 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_77 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_78 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_79 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_80 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_81 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_82 : std_logic;
  -- MPRAM 'FIFORam'
  SIGNAL S_83 : std_logic;
  -- One-Hot Multiplexer
  SIGNAL ifc_sw_drd_MuxOut : unsigned(31 DOWNTO 0);
  -- Control path OR
  SIGNAL ifc_sw_drd_CE : std_logic;
  -- Constant value
  CONSTANT ifc_interrupt_1 : unsigned(1 DOWNTO 0) := "00";
  -- One-Hot Multiplexer
  SIGNAL debug_status_MuxOut : unsigned(8 DOWNTO 0);
  -- Control path OR
  SIGNAL debug_status_CE : std_logic;
  -- Bitwise AND
  SIGNAL S_84 : unsigned(0 DOWNTO 0);
  -- Bitwise AND
  SIGNAL S_85 : unsigned(0 DOWNTO 0);
  -- Bitwise AND
  SIGNAL S_86 : unsigned(0 DOWNTO 0);
  -- Bitwise OR
  SIGNAL S_87 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL Z_Dones_2_1 : std_logic;
  -- Control path join
  SIGNAL S_88 : std_logic;
  -- Clock cycle delay
  SIGNAL S_89 : std_logic;
  -- Bitwise OR
  SIGNAL S_90 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_91 : std_logic;
  -- Clock cycle delay
  SIGNAL S_92 : std_logic;
  -- Bitwise OR
  SIGNAL S_93 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_94 : std_logic;
  -- Bitwise OR
  SIGNAL S_95 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_96 : std_logic;
  -- Clock cycle delay
  SIGNAL S_97 : std_logic;
  -- Clock cycle delay
  SIGNAL S_98 : std_logic;
  -- Clock cycle delay
  SIGNAL S_99 : std_logic;
  -- Bitwise OR
  SIGNAL S_100 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_101 : std_logic;
  -- Clock cycle delay
  SIGNAL S_102 : std_logic;
  -- Clock cycle delay
  SIGNAL S_103 : std_logic;
  -- Clock cycle delay
  SIGNAL S_104 : std_logic;
  -- Clock cycle delay
  SIGNAL S_105 : std_logic;
  -- Bitwise OR
  SIGNAL S_106 : unsigned(0 DOWNTO 0);
  -- Clock cycle delay
  SIGNAL S_107 : std_logic;
  -- Clock cycle delay
  SIGNAL S_108 : std_logic;
  -- Bitwise OR
  SIGNAL S_109 : unsigned(0 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables : std_logic_vector(11 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_1 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_2 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_3 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_4 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_5 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_6 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_7 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_8 : std_logic_vector(16 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_9 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_10 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_11 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_12 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_13 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_14 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_15 : std_logic_vector(2 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_16 : std_logic_vector(4 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_17 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_18 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_19 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_20 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_21 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_22 : std_logic_vector(2 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_23 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_24 : std_logic_vector(1 DOWNTO 0);
  -- Switch Decoder
  SIGNAL SwitchOut : std_logic_vector(16 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast : unsigned(31 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast_1 : unsigned(31 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast_2 : unsigned(31 DOWNTO 0);
  -- Switch Decoder
  SIGNAL SwitchOut_1 : std_logic_vector(6 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast_3 : unsigned(31 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_25 : std_logic_vector(1 DOWNTO 0);
  -- Switch Decoder
  SIGNAL SwitchOut_2 : std_logic_vector(4 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_26 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_27 : std_logic_vector(2 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_28 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_29 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_30 : std_logic_vector(1 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast_4 : unsigned(15 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_31 : std_logic_vector(1 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_32 : std_logic_vector(1 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast_5 : unsigned(4 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast_6 : unsigned(4 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast_7 : unsigned(4 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast_8 : unsigned(4 DOWNTO 0);
  -- Range cast
  SIGNAL RangeCast_9 : unsigned(4 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_33 : std_logic_vector(19 DOWNTO 0);
  -- Concatenation
  SIGNAL MuxEnables_34 : std_logic_vector(19 DOWNTO 0);
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_12 : std_logic;
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I0_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_11 : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I1_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_10 : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I2_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_9 : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I3_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_8 : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I4_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_7 : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I5_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_6 : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I6_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_5 : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I7_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_4 : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I8_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_3 : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I9_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_2 : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I10_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_1 : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I11_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_A0 : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_A1 : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_A2_GND : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_A3_GND : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_0 : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND : std_logic;
  -- Component Connector
  SIGNAL I12_FIFORam_tx_dma_ctrl_opt_253_WE : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_D : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_DPRA2 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_DPRA3 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_DPRA4 : std_logic;
  -- Component Connector
  SIGNAL I0_dma_mem_tx_dma_ctrl_opt_299_WE : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_D : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_DPRA2 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_DPRA3 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_DPRA4 : std_logic;
  -- Component Connector
  SIGNAL I1_dma_mem_tx_dma_ctrl_opt_299_WE : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_D : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_DPRA2 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_DPRA3 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_DPRA4 : std_logic;
  -- Component Connector
  SIGNAL I2_dma_mem_tx_dma_ctrl_opt_299_WE : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_D : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_DPRA0 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_DPRA1 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_DPRA2 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_DPRA3 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_DPRA4 : std_logic;
  -- Component Connector
  SIGNAL I3_dma_mem_tx_dma_ctrl_opt_299_WE : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_693_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_674_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_646_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_628_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_617_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_590_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_584_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_556_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_544_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_345_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_335_aclr_GND : std_logic;
  -- Component Connector
  SIGNAL I0_start_tx_dma_ctrl_opt_305_aclr_GND : std_logic;

BEGIN

  -- Processes:

  PROCESS( PIN_CLK ) BEGIN
    IF rising_edge( PIN_CLK ) THEN
      IF ( PIN_RESET='1' ) THEN
        debug_status <= (OTHERS => '0');
        S_50 <= '0';
        S_44 <= "00";
        S_42 <= "00";
        dma_done_cnt <= "000";
        sw_str_ptr <= (OTHERS => '0');
        sw_last_end_ptr <= (OTHERS => '0');
        status_reg <= "0001";
        interrupt_mon <= (OTHERS => '0');
        interrupt_reset <= "0";
        interrupt_enable <= "0";
        timeout_enable <= "0";
        getNextDesc <= "0";
        newDescReady <= "0";
        Z_Dones_1_3 <= '0';
        S_18 <= '0';
        Z_Dones_2_1 <= '0';
        LoopZ_4 <= '0';
        SeqChain_22 <= '0';
        SeqChain_23 <= '0';
        SeqChain_24 <= '0';
        SeqChain_25 <= '0';
        Z_Dones_0 <= '0';
        LoopZ_8 <= '0';
        Z_Dones_1_4 <= '0';
        LoopZ_3 <= '0';
        LoopZ_7 <= '0';
        S_4 <= '0';
        S_3 <= '0';
        Z_Dones_0_1 <= '0';
        LoopZ_6 <= '0';
        SeqChain_7 <= '0';
        SeqChain_8 <= '0';
        S_6 <= '0';
        CForkIn_14 <= '0';
        SeqChain_18 <= '0';
        SeqChain_21 <= '0';
        SeqChain_20 <= '0';
        SeqChain_19 <= '0';
        SeqChain_10 <= '0';
        SeqChain_17 <= '0';
        SeqChain_16 <= '0';
        SeqChain_15 <= '0';
        SeqChain_14 <= '0';
        SeqChain_13 <= '0';
        SeqChain_12 <= '0';
        SeqChain_11 <= '0';
        Z_Dones_3_1 <= '0';
        CForkIn_13 <= '0';
        Z_Dones_1_2 <= '0';
      ELSE
        -- Update of register 'debug_status'
        IF ( debug_status_CE='1' ) THEN
          debug_status <= debug_status_MuxOut;
        END IF;

        S_50 <= to_stdlogic(S_49);

        -- Update of register 'IdReg0'
        IF ( to_stdlogic(AckOut)='1' ) THEN
          S_44 <= S_45;
        END IF;

        -- Update of register 'IdReg0'
        IF ( to_stdlogic(S_52)='1' ) THEN
          S_42 <= S_43;
        END IF;

        -- Update of register 'dma_done_cnt'
        IF ( dma_done_cnt_CE='1' ) THEN
          dma_done_cnt <= dma_done_cnt_MuxOut;
        END IF;

        -- Update of register 'sw_str_ptr'
        IF ( sw_str_ptr_CE='1' ) THEN
          sw_str_ptr <= sw_str_ptr_MuxOut;
        END IF;

        -- Update of register 'sw_last_end_ptr'
        IF ( sw_last_end_ptr_CE='1' ) THEN
          sw_last_end_ptr <= sw_last_end_ptr_MuxOut;
        END IF;

        -- Update of register 'status_reg'
        IF ( status_reg_CE='1' ) THEN
          status_reg <= status_reg_MuxOut;
        END IF;

        -- Update of register 'interrupt_mon'
        IF ( interrupt_mon_CE='1' ) THEN
          interrupt_mon <= interrupt_mon_MuxOut;
        END IF;

        -- Update of register 'interrupt_reset'
        IF ( interrupt_reset_CE='1' ) THEN
          interrupt_reset <= interrupt_reset_MuxOut;
        END IF;

        -- Update of register 'interrupt_enable'
        IF ( timeout_enable_CE='1' ) THEN
          interrupt_enable <= interrupt_enable_MuxOut;
        END IF;

        -- Update of register 'timeout_enable'
        IF ( timeout_enable_CE='1' ) THEN
          timeout_enable <= timeout_enable_MuxOut;
        END IF;

        -- Update of register 'getNextDesc'
        IF ( getNextDesc_CE='1' ) THEN
          getNextDesc <= getNextDesc_MuxOut;
        END IF;

        -- Update of register 'newDescReady'
        IF ( newDescReady_CE='1' ) THEN
          newDescReady <= newDescReady_MuxOut;
        END IF;

        Z_Dones_1_3 <= CForkIn_12;
        S_18 <= to_stdlogic(S_17);
        Z_Dones_2_1 <= S_88;
        LoopZ_4 <= CForkIn_11;
        SeqChain_22 <= CJoinOut;
        SeqChain_23 <= LinkWire_3;
        SeqChain_24 <= DefaultWire;
        SeqChain_25 <= S_14;
        Z_Dones_0 <= CForkIn_9;
        LoopZ_8 <= S_13;
        Z_Dones_1_4 <= S_12;
        LoopZ_3 <= CForkIn_6;
        LoopZ_7 <= S_10;
        S_4 <= S_1;
        S_3 <= False_fork_input;
        Z_Dones_0_1 <= S_11;
        LoopZ_6 <= S_7;
        SeqChain_7 <= SeqChain_5;
        SeqChain_8 <= WireFalse_7;
        S_6 <= False_fork_input_1;
        CForkIn_14 <= S_9;
        SeqChain_18 <= SeqChain_21;
        SeqChain_21 <= SeqChain_20;
        SeqChain_20 <= SeqChain_19;
        SeqChain_19 <= SeqChain_10;
        SeqChain_10 <= SeqChain_17;
        SeqChain_17 <= SeqChain_16;
        SeqChain_16 <= SeqChain_15;
        SeqChain_15 <= SeqChain_14;
        SeqChain_14 <= SeqChain_13;
        SeqChain_13 <= SeqChain_12;
        SeqChain_12 <= SeqChain_11;
        SeqChain_11 <= Z_Dones_3_1;
        Z_Dones_3_1 <= WireFalse_9;
        CForkIn_13 <= S_8;
        Z_Dones_1_2 <= WireTrue_4;
      END IF;
    END IF;
  END PROCESS;

  PROCESS( MuxEnables ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables IS
      WHEN "100000000000" => debug_status_MuxOut <= ConstOut_8;
      WHEN "010000000000" => debug_status_MuxOut <= ConstOut_18;
      WHEN "001000000000" => debug_status_MuxOut <= ConstOut_22;
      WHEN "000100000000" => debug_status_MuxOut <= ConstOut_23;
      WHEN "000010000000" => debug_status_MuxOut <= ConstOut_25;
      WHEN "000001000000" => debug_status_MuxOut <= ConstOut_26;
      WHEN "000000100000" => debug_status_MuxOut <= ConstOut_27;
      WHEN "000000010000" => debug_status_MuxOut <= ConstOut_28;
      WHEN "000000001000" => debug_status_MuxOut <= ConstOut_40;
      WHEN "000000000100" => debug_status_MuxOut <= ConstOut_41;
      WHEN "000000000010" => debug_status_MuxOut <= ConstOut_42;
      WHEN "000000000001" => debug_status_MuxOut <= ConstOut_43;
      WHEN OTHERS => debug_status_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_68, MuxEnables_1 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_1 IS
      WHEN "10" => ifc_interrupt <= BinOpOut_68;
      WHEN "01" => ifc_interrupt <= ifc_interrupt_1;
      WHEN OTHERS => ifc_interrupt <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_2 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_2 IS
      WHEN "10" => ifc_interrupt0 <= ConstOut_2;
      WHEN "01" => ifc_interrupt0 <= ConstOut;
      WHEN OTHERS => ifc_interrupt0 <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_3 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_3 IS
      WHEN "10" => ifc_interrupt1 <= ConstOut_2;
      WHEN "01" => ifc_interrupt1 <= ConstOut;
      WHEN OTHERS => ifc_interrupt1 <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( ConstOut_50, MuxEnables_4 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_4 IS
      WHEN "10" => ifc_enable <= ConstOut_50;
      WHEN "01" => ifc_enable <= ConstOut;
      WHEN OTHERS => ifc_enable <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_63, MuxEnables_5 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_5 IS
      WHEN "10" => ifc_buf_newlen <= BinOpOut_63;
      WHEN "01" => ifc_buf_newlen <= ConstOut_21;
      WHEN OTHERS => ifc_buf_newlen <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_6 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_6 IS
      WHEN "10" => ifc_desc_read <= ConstOut_2;
      WHEN "01" => ifc_desc_read <= ConstOut;
      WHEN OTHERS => ifc_desc_read <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_74, MuxEnables_7 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_7 IS
      WHEN "10" => ifc_sw_ardy <= BinOpOut_74;
      WHEN "01" => ifc_sw_ardy <= ConstOut;
      WHEN OTHERS => ifc_sw_ardy <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( PIN_CLK ) BEGIN
    IF rising_edge( PIN_CLK ) THEN
      -- Update of register 'ifc_sw_drd'
      IF ( ifc_sw_drd_CE='1' ) THEN
        ifc_sw_drd <= ifc_sw_drd_MuxOut;
      END IF;

      -- Update of register 'int_timeout'
      IF ( int_timeout_CE='1' ) THEN
        int_timeout <= int_timeout_MuxOut;
      END IF;

      -- Update of register 'length'
      IF ( S_1='1' ) THEN
        length <= S_46;
      END IF;

      -- Update of register 'data_length'
      IF ( data_length_CE='1' ) THEN
        data_length <= data_length_MuxOut;
      END IF;

      -- Update of register 'page_offset'
      IF ( need_new_desc_CE='1' ) THEN
        page_offset <= page_offset_MuxOut;
      END IF;

      -- Update of register 'page_free_space'
      IF ( need_new_desc_CE='1' ) THEN
        page_free_space <= page_free_space_MuxOut;
      END IF;

      -- Update of register 'need_new_desc'
      IF ( need_new_desc_CE='1' ) THEN
        need_new_desc <= need_new_desc_MuxOut;
      END IF;

      -- Update of register 'mem_length'
      IF ( WireFalse_9='1' ) THEN
        mem_length <= BinOpOut_30;
      END IF;

      -- Update of register 'mem_l_addr'
      IF ( WireFalse_9='1' ) THEN
        mem_l_addr <= BinOpOut_39;
      END IF;

      -- Update of register 'parts'
      IF ( parts_CE='1' ) THEN
        parts <= parts_MuxOut;
      END IF;

      -- Update of register 'hw_buffer_free_space'
      IF ( CForkIn_1='1' ) THEN
        hw_buffer_free_space <= BinOpOut_7;
      END IF;
    END IF;
  END PROCESS;

  PROCESS( sw_str_ptr, sw_end_ptr, interrupt_reg, timeout_reg, sw_buffer_mask, BinOpOut_26, BinOpOut_81, 
    BinOpOut_82, BinOpOut_83, BinOpOut_84, BinOpOut_85, BinOpOut_86, BinOpOut_87, BinOpOut_88, BinOpOut_89, 
    BinOpOut_90, MuxEnables_8 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_8 IS
      WHEN "10000000000000000" => ifc_sw_drd_MuxOut <= BinOpOut_81;
      WHEN "01000000000000000" => ifc_sw_drd_MuxOut <= BinOpOut_82;
      WHEN "00100000000000000" => ifc_sw_drd_MuxOut <= sw_str_ptr;
      WHEN "00010000000000000" => ifc_sw_drd_MuxOut <= sw_end_ptr;
      WHEN "00001000000000000" => ifc_sw_drd_MuxOut <= sw_buffer_mask;
      WHEN "00000100000000000" => ifc_sw_drd_MuxOut <= interrupt_reg;
      WHEN "00000010000000000" => ifc_sw_drd_MuxOut <= timeout_reg;
      WHEN "00000001000000000" => ifc_sw_drd_MuxOut <= BinOpOut_26;
      WHEN "00000000100000000" => ifc_sw_drd_MuxOut <= BinOpOut_83;
      WHEN "00000000010000000" => ifc_sw_drd_MuxOut <= BinOpOut_84;
      WHEN "00000000001000000" => ifc_sw_drd_MuxOut <= BinOpOut_85;
      WHEN "00000000000100000" => ifc_sw_drd_MuxOut <= BinOpOut_86;
      WHEN "00000000000010000" => ifc_sw_drd_MuxOut <= BinOpOut_87;
      WHEN "00000000000001000" => ifc_sw_drd_MuxOut <= BinOpOut_88;
      WHEN "00000000000000100" => ifc_sw_drd_MuxOut <= BinOpOut_89;
      WHEN "00000000000000010" => ifc_sw_drd_MuxOut <= BinOpOut_90;
      WHEN "00000000000000001" => ifc_sw_drd_MuxOut <= ConstOut_48;
      WHEN OTHERS => ifc_sw_drd_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( S_0, MuxEnables_9 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_9 IS
      WHEN "10" => ifc_dma_dout <= S_0;
      WHEN "01" => ifc_dma_dout <= ConstOut_37;
      WHEN OTHERS => ifc_dma_dout <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_10 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_10 IS
      WHEN "10" => ifc_dma_req <= ConstOut_2;
      WHEN "01" => ifc_dma_req <= ConstOut;
      WHEN OTHERS => ifc_dma_req <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( S_50, S_52, MuxEnables_11 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_11 IS
      WHEN "10" => S_49 <= to_unsigned(S_50);
      WHEN "01" => S_49 <= S_52;
      WHEN OTHERS => S_49 <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_12 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_12 IS
      WHEN "10" => dma_done_release <= ConstOut_2;
      WHEN "01" => dma_done_release <= ConstOut;
      WHEN OTHERS => dma_done_release <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_59, BinOpOut_61, MuxEnables_13 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_13 IS
      WHEN "10" => dma_done_cnt_MuxOut <= BinOpOut_59;
      WHEN "01" => dma_done_cnt_MuxOut <= BinOpOut_61;
      WHEN OTHERS => dma_done_cnt_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( SW_DWR, BinOpOut_65, MuxEnables_14 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_14 IS
      WHEN "10" => sw_str_ptr_MuxOut <= BinOpOut_65;
      WHEN "01" => sw_str_ptr_MuxOut <= UNSIGNED(SW_DWR);
      WHEN OTHERS => sw_str_ptr_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( sw_str_ptr, BinOpOut_34, BinOpOut_35, MuxEnables_15 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_15 IS
      WHEN "100" => sw_last_end_ptr_MuxOut <= sw_str_ptr;
      WHEN "010" => sw_last_end_ptr_MuxOut <= BinOpOut_34;
      WHEN "001" => sw_last_end_ptr_MuxOut <= BinOpOut_35;
      WHEN OTHERS => sw_last_end_ptr_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_16 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_16 IS
      WHEN "10000" => status_reg_MuxOut <= ConstOut_5;
      WHEN "01000" => status_reg_MuxOut <= ConstOut_17;
      WHEN "00100" => status_reg_MuxOut <= ConstOut_16;
      WHEN "00010" => status_reg_MuxOut <= ConstOut_15;
      WHEN "00001" => status_reg_MuxOut <= ConstOut_37;
      WHEN OTHERS => status_reg_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_64, BinOpOut_67, MuxEnables_17 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_17 IS
      WHEN "10" => interrupt_mon_MuxOut <= BinOpOut_64;
      WHEN "01" => interrupt_mon_MuxOut <= BinOpOut_67;
      WHEN OTHERS => interrupt_mon_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_18 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_18 IS
      WHEN "10" => interrupt_reset_MuxOut <= ConstOut;
      WHEN "01" => interrupt_reset_MuxOut <= ConstOut_2;
      WHEN OTHERS => interrupt_reset_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_78, MuxEnables_19 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_19 IS
      WHEN "10" => interrupt_enable_MuxOut <= ConstOut;
      WHEN "01" => interrupt_enable_MuxOut <= BinOpOut_78;
      WHEN OTHERS => interrupt_enable_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_79, MuxEnables_20 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_20 IS
      WHEN "10" => timeout_enable_MuxOut <= ConstOut;
      WHEN "01" => timeout_enable_MuxOut <= BinOpOut_79;
      WHEN OTHERS => timeout_enable_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_21 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_21 IS
      WHEN "10" => hw_buffer_full <= ConstOut_2;
      WHEN "01" => hw_buffer_full <= ConstOut;
      WHEN OTHERS => hw_buffer_full <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( need_new_desc, MuxEnables_22 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_22 IS
      WHEN "100" => getNextDesc_MuxOut <= ConstOut;
      WHEN "010" => getNextDesc_MuxOut <= ConstOut_2;
      WHEN "001" => getNextDesc_MuxOut <= need_new_desc;
      WHEN OTHERS => getNextDesc_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_23 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_23 IS
      WHEN "10" => newDescReady_MuxOut <= ConstOut;
      WHEN "01" => newDescReady_MuxOut <= ConstOut_2;
      WHEN OTHERS => newDescReady_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( Z_Dones_1_3, S_18, MuxEnables_24 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_24 IS
      WHEN "10" => LoopZ_5 <= to_unsigned(S_18);
      WHEN "01" => LoopZ_5 <= to_unsigned(Z_Dones_1_3);
      WHEN OTHERS => LoopZ_5 <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_76, WireTrue_17 ) BEGIN
    -- Switch Decoder
    CASE BinOpOut_76 IS
      WHEN "000000" => SwitchOut <= WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "000100" => SwitchOut <= '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "001000" => SwitchOut <= '0' & '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "001100" => SwitchOut <= '0' & '0' & '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "010000" => SwitchOut <= '0' & '0' & '0' & '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "010100" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "011000" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "011100" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "100000" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "100100" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "101000" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & WireTrue_17 & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "101100" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & 
        WireTrue_17 & '0' & '0' & '0' & '0' & '0';
      WHEN "110000" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & 
        WireTrue_17 & '0' & '0' & '0' & '0';
      WHEN "110100" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & 
        WireTrue_17 & '0' & '0' & '0';
      WHEN "111000" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & 
        WireTrue_17 & '0' & '0';
      WHEN "111100" => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & 
        WireTrue_17 & '0';
      WHEN OTHERS => SwitchOut <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & 
        WireTrue_17;
    END CASE;
  END PROCESS;

  PROCESS( WireTrue_16, BinOpOut_76 ) BEGIN
    -- Switch Decoder
    CASE BinOpOut_76 IS
      WHEN "000000" => SwitchOut_1 <= WireTrue_16 & '0' & '0' & '0' & '0' & '0' & '0';
      WHEN "001000" => SwitchOut_1 <= '0' & WireTrue_16 & '0' & '0' & '0' & '0' & '0';
      WHEN "001100" => SwitchOut_1 <= '0' & '0' & WireTrue_16 & '0' & '0' & '0' & '0';
      WHEN "010000" => SwitchOut_1 <= '0' & '0' & '0' & WireTrue_16 & '0' & '0' & '0';
      WHEN "010100" => SwitchOut_1 <= '0' & '0' & '0' & '0' & WireTrue_16 & '0' & '0';
      WHEN "011000" => SwitchOut_1 <= '0' & '0' & '0' & '0' & '0' & WireTrue_16 & '0';
      WHEN OTHERS => SwitchOut_1 <= '0' & '0' & '0' & '0' & '0' & '0' & WireTrue_16;
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_25 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_25 IS
      WHEN "10" => ConstOut_50 <= ConstOut;
      WHEN "01" => ConstOut_50 <= ConstOut_2;
      WHEN OTHERS => ConstOut_50 <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( control_reg, CForkIn_10 ) BEGIN
    -- Switch Decoder
    CASE control_reg IS
      WHEN "000" => SwitchOut_2 <= CForkIn_10 & '0' & '0' & '0' & '0';
      WHEN "100" => SwitchOut_2 <= '0' & CForkIn_10 & '0' & '0' & '0';
      WHEN "001" => SwitchOut_2 <= '0' & '0' & CForkIn_10 & '0' & '0';
      WHEN "010" => SwitchOut_2 <= '0' & '0' & '0' & CForkIn_10 & '0';
      WHEN OTHERS => SwitchOut_2 <= '0' & '0' & '0' & '0' & CForkIn_10;
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_71, MuxEnables_26 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_26 IS
      WHEN "10" => int_timeout_MuxOut <= ConstOut_48;
      WHEN "01" => int_timeout_MuxOut <= BinOpOut_71;
      WHEN OTHERS => int_timeout_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_19, BinOpOut_26, BinOpOut_28, MuxEnables_27 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_27 IS
      WHEN "100" => data_length_MuxOut <= BinOpOut_19;
      WHEN "010" => data_length_MuxOut <= BinOpOut_26;
      WHEN "001" => data_length_MuxOut <= BinOpOut_28;
      WHEN OTHERS => data_length_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_31, MuxEnables_28 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_28 IS
      WHEN "10" => page_offset_MuxOut <= ConstOut_7;
      WHEN "01" => page_offset_MuxOut <= BinOpOut_31;
      WHEN OTHERS => page_offset_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_33, MuxEnables_29 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_29 IS
      WHEN "10" => page_free_space_MuxOut <= ConstOut_6;
      WHEN "01" => page_free_space_MuxOut <= BinOpOut_33;
      WHEN OTHERS => page_free_space_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( MuxEnables_30 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_30 IS
      WHEN "10" => need_new_desc_MuxOut <= ConstOut_2;
      WHEN "01" => need_new_desc_MuxOut <= ConstOut;
      WHEN OTHERS => need_new_desc_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( PIN_CLK ) BEGIN
    IF rising_edge( PIN_CLK ) THEN
      IF ( PIN_RESET='1' ) THEN
        Z_Dones_2 <= '0';
        SeqChain_5 <= '0';
        SeqChain_6 <= '0';
        Z_Dones_1_1 <= '0';
        LoopZ_2 <= '0';
        SeqChain_4 <= '0';
        SeqChain_3 <= '0';
        SeqChain_2 <= '0';
        Z_Dones_6 <= '0';
        LoopZ_1 <= '0';
        SeqChain_1 <= '0';
        LoopZ <= '0';
        Z_Dones_3 <= '0';
        Z_Dones_1 <= '0';
        S_21 <= '0';
        BodyEnd_1 <= '0';
        BodyEnd <= '0';
        S_108 <= '0';
        S_107 <= '0';
        S_105 <= '0';
        S_104 <= '0';
        S_103 <= '0';
        S_102 <= '0';
        S_101 <= '0';
        S_99 <= '0';
        S_98 <= '0';
        S_97 <= '0';
        S_96 <= '0';
        S_94 <= '0';
        S_92 <= '0';
        S_91 <= '0';
        S_89 <= '0';
        sw_buffer_mask <= (OTHERS => '0');
        timeout_reg <= "00000000000000000000000000001010";
        interrupt_reg <= (OTHERS => '0');
        control_reg <= "100";
        hw_str_ptr <= (OTHERS => '0');
        hw_end_ptr <= (OTHERS => '0');
        hw_buffer_mask <= (OTHERS => '0');
        sw_end_ptr <= (OTHERS => '0');
        ifc_sw_drdy <= "0";
        cnt_desc_empty <= "00000000";
        cnt_down_descs <= "00000000";
        cnt_no_space <= "00000000";
        cnt_space_available <= "00000000";
        cnt_not_buf_rellen <= "00000000";
        cnt_dma_ack <= "00000000";
      ELSE
        Z_Dones_2 <= BodyStart_2;
        SeqChain_5 <= SeqChain_6;
        SeqChain_6 <= Z_Dones_1_1;
        Z_Dones_1_1 <= WireFalse_6;
        LoopZ_2 <= WireTrue_3;
        SeqChain_4 <= SeqChain_3;
        SeqChain_3 <= SeqChain_2;
        SeqChain_2 <= Z_Dones_6;
        Z_Dones_6 <= WireTrue_1;
        LoopZ_1 <= CForkIn_1;
        SeqChain_1 <= WireFalse_1;
        LoopZ <= SeqChain_1;
        Z_Dones_3 <= WireTrue;
        Z_Dones_1 <= WireFalse;
        S_21 <= to_stdlogic(S_20);
        BodyEnd_1 <= BodyStart_1;
        BodyEnd <= BodyStart;
        S_108 <= to_stdlogic(S_109);
        S_107 <= S_108;
        S_105 <= to_stdlogic(S_106);
        S_104 <= S_105;
        S_103 <= S_104;
        S_102 <= S_103;
        S_101 <= S_102;
        S_99 <= to_stdlogic(S_100);
        S_98 <= S_99;
        S_97 <= S_98;
        S_96 <= S_97;
        S_94 <= to_stdlogic(S_95);
        S_92 <= to_stdlogic(S_93);
        S_91 <= S_92;
        S_89 <= to_stdlogic(S_90);

        -- Update of register 'sw_buffer_mask'
        IF ( LinkWire_3_1='1' ) THEN
          sw_buffer_mask <= UNSIGNED(SW_DWR);
        END IF;

        -- Update of register 'timeout_reg'
        IF ( LinkWire_5='1' ) THEN
          timeout_reg <= UNSIGNED(SW_DWR);
        END IF;

        -- Update of register 'interrupt_reg'
        IF ( LinkWire_4='1' ) THEN
          interrupt_reg <= UNSIGNED(SW_DWR);
        END IF;

        -- Update of register 'control_reg'
        IF ( LinkWire_0='1' ) THEN
          control_reg <= BinOpOut_77;
        END IF;

        -- Update of register 'hw_str_ptr'
        IF ( WireTrue_14='1' ) THEN
          hw_str_ptr <= BinOpOut_72;
        END IF;

        -- Update of register 'hw_end_ptr'
        IF ( WireFalse_10='1' ) THEN
          hw_end_ptr <= BinOpOut_54;
        END IF;

        -- Update of register 'hw_buffer_mask'
        IF ( WireTrue_1='1' ) THEN
          hw_buffer_mask <= BinOpOut_9;
        END IF;

        -- Update of register 'sw_end_ptr'
        IF ( LinkWire_2_1='1' ) THEN
          sw_end_ptr <= UNSIGNED(SW_DWR);
        END IF;

        -- Update of register 'ifc_sw_drdy'
        IF ( CForkIn_12='1' ) THEN
          ifc_sw_drdy <= to_unsigned(SW_RD);
        END IF;

        -- Update of register 'cnt_desc_empty'
        IF ( BodyStart_1='1' ) THEN
          cnt_desc_empty <= BinOpOut_2;
        END IF;

        -- Update of register 'cnt_down_descs'
        IF ( WireTrue='1' ) THEN
          cnt_down_descs <= BinOpOut_5;
        END IF;

        -- Update of register 'cnt_no_space'
        IF ( BodyStart_2='1' ) THEN
          cnt_no_space <= BinOpOut_24;
        END IF;

        -- Update of register 'cnt_space_available'
        IF ( WireFalse_7='1' ) THEN
          cnt_space_available <= BinOpOut_25;
        END IF;

        -- Update of register 'cnt_not_buf_rellen'
        IF ( WireTrue_6='1' ) THEN
          cnt_not_buf_rellen <= BinOpOut_36;
        END IF;

        -- Update of register 'cnt_dma_ack'
        IF ( WireFalse_10='1' ) THEN
          cnt_dma_ack <= BinOpOut_55;
        END IF;
      END IF;
    END IF;
  END PROCESS;

  PROCESS( BinOpOut_4, MuxEnables_31 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_31 IS
      WHEN "10" => parts_MuxOut <= ConstOut_1;
      WHEN "01" => parts_MuxOut <= BinOpOut_4;
      WHEN OTHERS => parts_MuxOut <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( Z_Dones_1, S_21, MuxEnables_32 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_32 IS
      WHEN "10" => SeqChain <= to_unsigned(S_21);
      WHEN "01" => SeqChain <= to_unsigned(Z_Dones_1);
      WHEN OTHERS => SeqChain <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( DESC_DO, BinOpOut_11, BinOpOut_12, BinOpOut_13, BinOpOut_14, BinOpOut_20, BinOpOut_21, BinOpOut_22, 
    BinOpOut_40, BinOpOut_41, BinOpOut_42, BinOpOut_43, BinOpOut_44, BinOpOut_45, BinOpOut_46, BinOpOut_47, 
    BinOpOut_49, BinOpOut_50, BinOpOut_51, BinOpOut_52, MuxEnables_33 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_33 IS
      WHEN "10000000000000000000" => S_23 <= UNSIGNED(DESC_DO);
      WHEN "01000000000000000000" => S_23 <= BinOpOut_11;
      WHEN "00100000000000000000" => S_23 <= BinOpOut_12;
      WHEN "00010000000000000000" => S_23 <= BinOpOut_13;
      WHEN "00001000000000000000" => S_23 <= BinOpOut_14;
      WHEN "00000100000000000000" => S_23 <= BinOpOut_20;
      WHEN "00000010000000000000" => S_23 <= BinOpOut_21;
      WHEN "00000001000000000000" => S_23 <= BinOpOut_22;
      WHEN "00000000100000000000" => S_23 <= BinOpOut_40;
      WHEN "00000000010000000000" => S_23 <= BinOpOut_41;
      WHEN "00000000001000000000" => S_23 <= BinOpOut_42;
      WHEN "00000000000100000000" => S_23 <= BinOpOut_43;
      WHEN "00000000000010000000" => S_23 <= BinOpOut_44;
      WHEN "00000000000001000000" => S_23 <= BinOpOut_45;
      WHEN "00000000000000100000" => S_23 <= BinOpOut_46;
      WHEN "00000000000000010000" => S_23 <= BinOpOut_47;
      WHEN "00000000000000001000" => S_23 <= BinOpOut_49;
      WHEN "00000000000000000100" => S_23 <= BinOpOut_50;
      WHEN "00000000000000000010" => S_23 <= BinOpOut_51;
      WHEN "00000000000000000001" => S_23 <= BinOpOut_52;
      WHEN OTHERS => S_23 <= (OTHERS => 'X');
    END CASE;
  END PROCESS;

  PROCESS( BinOpOut_3, MuxEnables_34 ) BEGIN
    -- One-Hot Multiplexer
    CASE MuxEnables_34 IS
      WHEN "10000000000000000000" => BinOpOut_92 <= BinOpOut_3;
      WHEN "01000000000000000000" => BinOpOut_92 <= ConstOut_11;
      WHEN "00100000000000000000" => BinOpOut_92 <= ConstOut_12;
      WHEN "00010000000000000000" => BinOpOut_92 <= ConstOut_13;
      WHEN "00001000000000000000" => BinOpOut_92 <= ConstOut_14;
      WHEN "00000100000000000000" => BinOpOut_92 <= ConstOut_4;
      WHEN "00000010000000000000" => BinOpOut_92 <= ConstOut_19;
      WHEN "00000001000000000000" => BinOpOut_92 <= ConstOut_20;
      WHEN "00000000100000000000" => BinOpOut_92 <= ConstOut_29;
      WHEN "00000000010000000000" => BinOpOut_92 <= ConstOut_30;
      WHEN "00000000001000000000" => BinOpOut_92 <= ConstOut_31;
      WHEN "00000000000100000000" => BinOpOut_92 <= ConstOut_32;
      WHEN "00000000000010000000" => BinOpOut_92 <= ConstOut_33;
      WHEN "00000000000001000000" => BinOpOut_92 <= ConstOut_34;
      WHEN "00000000000000100000" => BinOpOut_92 <= ConstOut_35;
      WHEN "00000000000000010000" => BinOpOut_92 <= ConstOut_36;
      WHEN "00000000000000001000" => BinOpOut_92 <= ConstOut_1;
      WHEN "00000000000000000100" => BinOpOut_92 <= ConstOut_3;
      WHEN "00000000000000000010" => BinOpOut_92 <= ConstOut_38;
      WHEN "00000000000000000001" => BinOpOut_92 <= ConstOut_39;
      WHEN OTHERS => BinOpOut_92 <= (OTHERS => 'X');
    END CASE;
  END PROCESS;


  -- Combinational expressions:

  debug_status_CE <= WireTrue_1 or WireFalse_6 or BodyStart_2 or WireTrue_4 or WireTrue_5 or WireFalse_8 or 
    WireTrue_6 or WireFalse_9 or WireTrue_7 or WireFalse_10 or WireFalse_5 or WireFalse_4;
  MuxEnables <= WireTrue_1 & WireFalse_6 & BodyStart_2 & WireTrue_4 & WireTrue_5 & WireFalse_8 & WireTrue_6 & 
    WireFalse_9 & WireTrue_7 & WireFalse_10 & WireFalse_5 & WireFalse_4;
  MuxEnables_1 <= CForkIn_6 & not(CForkIn_6);
  MuxEnables_2 <= WireTrue_11 & not(WireTrue_11);
  MuxEnables_3 <= WireTrue_13 & not(WireTrue_13);
  MuxEnables_4 <= CForkIn_11 & not(CForkIn_11);
  MuxEnables_5 <= S_4 & S_41;
  MuxEnables_6 <= WireTrue & not(WireTrue);
  MuxEnables_7 <= CForkIn_12 & not(CForkIn_12);
  ifc_sw_drd_CE <= LinkWire_0_1 or LinkWire_1_1 or LinkWire_2_2 or LinkWire_3_2 or LinkWire_4_1 or LinkWire_5_1 or 
    LinkWire_6 or LinkWire_7 or LinkWire_8 or LinkWire_9 or LinkWire_10 or LinkWire_11 or LinkWire_12 or 
    LinkWire_13 or LinkWire_14 or LinkWire_15 or DefaultWire_1;
  MuxEnables_8 <= LinkWire_0_1 & LinkWire_1_1 & LinkWire_2_2 & LinkWire_3_2 & LinkWire_4_1 & LinkWire_5_1 & 
    LinkWire_6 & LinkWire_7 & LinkWire_8 & LinkWire_9 & LinkWire_10 & LinkWire_11 & LinkWire_12 & LinkWire_13 & 
    LinkWire_14 & LinkWire_15 & DefaultWire_1;
  MuxEnables_9 <= CForkIn_9 & not(CForkIn_9);
  MuxEnables_10 <= SeqChain_18 & not(SeqChain_18);
  DataIntoFIFO_0 <= BinOpOut_32(0 DOWNTO 0);
  DataIntoFIFO_1 <= BinOpOut_32(1 DOWNTO 1);
  DataIntoFIFO_2 <= BinOpOut_32(2 DOWNTO 2);
  DataIntoFIFO_3 <= BinOpOut_32(3 DOWNTO 3);
  DataIntoFIFO_4 <= BinOpOut_32(4 DOWNTO 4);
  DataIntoFIFO_5 <= BinOpOut_32(5 DOWNTO 5);
  DataIntoFIFO_6 <= BinOpOut_32(6 DOWNTO 6);
  DataIntoFIFO_7 <= BinOpOut_32(7 DOWNTO 7);
  DataIntoFIFO_8 <= BinOpOut_32(8 DOWNTO 8);
  DataIntoFIFO_9 <= BinOpOut_32(9 DOWNTO 9);
  DataIntoFIFO_10 <= BinOpOut_32(10 DOWNTO 10);
  DataIntoFIFO_11 <= BinOpOut_32(11 DOWNTO 11);
  DataIntoFIFO_12 <= BinOpOut_32(12 DOWNTO 12);
  S_56 <= S_42(0 DOWNTO 0);
  S_57 <= S_42(1 DOWNTO 1);
  S_46 <= to_unsigned(S_70) & to_unsigned(S_69) & to_unsigned(S_68) & to_unsigned(S_67) & to_unsigned(S_66) & 
    to_unsigned(S_65) & to_unsigned(S_64) & to_unsigned(S_63) & to_unsigned(S_62) & to_unsigned(S_61) & 
    to_unsigned(S_60) & to_unsigned(S_59) & to_unsigned(S_58);
  S_54 <= S_44(0 DOWNTO 0);
  S_55 <= S_44(1 DOWNTO 1);
  S_53 <= not((to_unsigned(S_47) and not(to_unsigned(S_50))));
  S_52 <= S_51 and S_5;
  S_51 <= not((to_unsigned(S_47) and to_unsigned(S_50)));
  MuxEnables_11 <= to_stdlogic(not(S_48)) & to_stdlogic(S_48);
  S_48 <= S_52 xor AckOut;
  S_47 <= to_stdlogic(S_42 = S_44);
  S_45 <= S_44 + C_0;
  S_43 <= S_42 + C_0;
  AckOut <= S_2 and S_53;
  MuxEnables_12 <= S_4 & S_41;
  S_41 <= not(S_4);
  dma_done_cnt_CE <= WireTrue_8 or WireTrue_9;
  MuxEnables_13 <= WireTrue_8 & WireTrue_9;
  sw_str_ptr_CE <= S_4 or LinkWire_1;
  MuxEnables_14 <= S_4 & LinkWire_1;
  sw_last_end_ptr_CE <= WireTrue_1 or WireTrue_5 or WireFalse_8;
  MuxEnables_15 <= WireTrue_1 & WireTrue_5 & WireFalse_8;
  status_reg_CE <= CJoinOut or WireTrue_15 or WireFalse_16 or LinkWire_3 or DefaultWire;
  MuxEnables_16 <= CJoinOut & WireTrue_15 & WireFalse_16 & LinkWire_3 & DefaultWire;
  interrupt_mon_CE <= WireTrue_10 or WireFalse_13;
  MuxEnables_17 <= WireTrue_10 & WireFalse_13;
  interrupt_reset_CE <= WireTrue_10 or LinkWire_4;
  MuxEnables_18 <= WireTrue_10 & LinkWire_4;
  MuxEnables_19 <= S_16 & LinkWire_4;
  timeout_enable_CE <= S_16 or LinkWire_4;
  MuxEnables_20 <= S_16 & LinkWire_4;
  MuxEnables_21 <= BodyStart_2 & not(BodyStart_2);
  getNextDesc_CE <= SeqChain_1 or WireTrue_1 or WireFalse_10;
  MuxEnables_22 <= SeqChain_1 & WireTrue_1 & WireFalse_10;
  newDescReady_CE <= WireFalse or WireFalse_1 or WireFalse_8;
  MuxEnables_23 <= to_stdlogic(to_unsigned(WireFalse) or to_unsigned(WireFalse_8)) & WireFalse_1;
  S_17 <= to_unsigned(S_18) xor S_19;
  MuxEnables_24 <= to_stdlogic(S_19) & to_stdlogic(not(S_19));
  S_19 <= to_unsigned(Z_Dones_1_3) xor to_unsigned(Z_Dones_2_1);
  BinOpOut_90 <= ConstOut_55 & debug_status;
  BinOpOut_89 <= ConstOut_10 & cnt_no_space & cnt_down_descs & cnt_desc_empty;
  BinOpOut_88 <= ConstOut_54 & to_unsigned(DMA_DONE) & cnt_dma_ack & cnt_not_buf_rellen & cnt_space_available;
  BinOpOut_87 <= ConstOut_53 & dma_done_release;
  BinOpOut_86 <= ConstOut_21 & ifc_buf_newlen;
  BinOpOut_85 <= ConstOut_53 & to_unsigned(DESC_EMPTY);
  BinOpOut_84 <= ConstOut_52 & UNSIGNED(DESC_DO);
  BinOpOut_83 <= hw_end_ptr & hw_str_ptr;
  BinOpOut_82 <= ConstOut_52 & status_reg;
  BinOpOut_81 <= ConstOut_51 & control_reg;
  LinkWire_0_1 <= SwitchOut(16);
  LinkWire_1_1 <= SwitchOut(15);
  LinkWire_2_2 <= SwitchOut(14);
  LinkWire_3_2 <= SwitchOut(13);
  LinkWire_4_1 <= SwitchOut(12);
  LinkWire_5_1 <= SwitchOut(11);
  LinkWire_6 <= SwitchOut(10);
  LinkWire_7 <= SwitchOut(9);
  LinkWire_8 <= SwitchOut(8);
  LinkWire_9 <= SwitchOut(7);
  LinkWire_10 <= SwitchOut(6);
  LinkWire_11 <= SwitchOut(5);
  LinkWire_12 <= SwitchOut(4);
  LinkWire_13 <= SwitchOut(3);
  LinkWire_14 <= SwitchOut(2);
  LinkWire_15 <= SwitchOut(1);
  DefaultWire_1 <= SwitchOut(0);
  WireTrue_17 <= WireFalse_17 and BinOpOut_80;
  BinOpOut_80 <= to_stdlogic(to_unsigned(SW_RD) = ConstOut_2);
  RangeCast <= UNSIGNED(SW_DWR);
  BinOpOut_79 <= RangeCast(0 DOWNTO 0);
  RangeCast_1 <= UNSIGNED(SW_DWR);
  BinOpOut_78 <= RangeCast_1(1 DOWNTO 1);
  RangeCast_2 <= UNSIGNED(SW_DWR);
  BinOpOut_77 <= RangeCast_2(2 DOWNTO 0);
  LinkWire_0 <= SwitchOut_1(6);
  LinkWire_1 <= SwitchOut_1(5);
  LinkWire_2_1 <= SwitchOut_1(4);
  LinkWire_3_1 <= SwitchOut_1(3);
  LinkWire_4 <= SwitchOut_1(2);
  LinkWire_5 <= SwitchOut_1(1);
  RangeCast_3 <= UNSIGNED(SW_ADDR);
  BinOpOut_76 <= RangeCast_3(5 DOWNTO 0);
  S_88 <= LinkWire_15 or LinkWire_14 or LinkWire_13 or LinkWire_12 or LinkWire_11 or LinkWire_10 or LinkWire_9 or 
    LinkWire_8 or LinkWire_7 or LinkWire_6 or LinkWire_5_1 or LinkWire_4_1 or LinkWire_3_2 or LinkWire_2_2 or 
    LinkWire_1_1 or LinkWire_0_1 or DefaultWire_1 or (WireFalse_17 and not(BinOpOut_80)) or LinkWire_5 or 
    LinkWire_4 or LinkWire_3_1 or LinkWire_2_1 or LinkWire_1 or LinkWire_0 or SwitchOut_1(0);
  WireTrue_16 <= CForkIn_12 and BinOpOut_75;
  WireFalse_17 <= CForkIn_12 and not(BinOpOut_75);
  BinOpOut_75 <= to_stdlogic(to_unsigned(SW_WR) = ConstOut_2);
  BinOpOut_74 <= to_unsigned(SW_WR) or to_unsigned(SW_RD);
  CForkIn_12 <= StartOut_11 or to_stdlogic(LoopZ_5);
  MuxEnables_25 <= BinOpOut_8 & not(BinOpOut_8);
  CForkIn_11 <= StartOut_10 or LoopZ_4;
  S_14 <= WireTrue_15 or WireFalse_16;
  WireTrue_15 <= LinkWire_2 and BinOpOut_73;
  WireFalse_16 <= LinkWire_2 and not(BinOpOut_73);
  BinOpOut_73 <= to_stdlogic(hw_buffer_full = ConstOut_2);
  CJoinOut <= SwitchOut_2(4) or SwitchOut_2(3);
  LinkWire_2 <= SwitchOut_2(2);
  LinkWire_3 <= SwitchOut_2(1);
  DefaultWire <= SwitchOut_2(0);
  CForkIn_10 <= SeqChain_25 or SeqChain_24 or SeqChain_23 or SeqChain_22 or StartOut_9;
  CForkIn_9 <= StartOut_8 or Z_Dones_0;
  BinOpOut_72 <= hw_buffer_mask and (hw_str_ptr + UNSIGNED(BUF_RELLEN));
  S_13 <= WireTrue_14 or (CForkIn_8 and not(BinOpOut_37));
  WireTrue_14 <= CForkIn_8 and BinOpOut_37;
  CForkIn_8 <= StartOut_7 or LoopZ_8;
  int_timeout_CE <= WireTrue_12 or WireFalse_15;
  MuxEnables_26 <= WireTrue_12 & WireFalse_15;
  BinOpOut_71 <= int_timeout + ConstOut_49;
  WireTrue_13 <= WireFalse_14 and to_stdlogic(BinOpOut_70);
  WireFalse_15 <= WireFalse_14 and not(to_stdlogic(BinOpOut_70));
  BinOpOut_70 <= to_unsigned(to_stdlogic(timeout_enable = ConstOut_2)) and to_unsigned(to_stdlogic(int_timeout >= 
    timeout_reg));
  S_12 <= WireTrue_13 or WireFalse_15 or WireTrue_12;
  WireTrue_12 <= CForkIn_7 and to_stdlogic(BinOpOut_69);
  WireFalse_14 <= CForkIn_7 and not(to_stdlogic(BinOpOut_69));
  BinOpOut_69 <= to_unsigned(BinOpOut_60) or to_unsigned(BinOpOut_66);
  S_84 <= to_unsigned(to_stdlogic(interrupt_reset = ConstOut)) and to_unsigned(to_stdlogic(interrupt_mon >= 
    (interrupt_reg and ConstOut_47))) and to_unsigned(to_stdlogic(interrupt_enable = ConstOut_2));
  WireTrue_11 <= CForkIn_7 and to_stdlogic(S_84);
  CForkIn_7 <= StartOut_6 or Z_Dones_1_4;
  BinOpOut_68 <= ifc_interrupt1 & ifc_interrupt0;
  CForkIn_6 <= StartOut_5 or LoopZ_3;
  BinOpOut_67 <= interrupt_mon + BinOpOut_64;
  WireTrue_10 <= S_4 and BinOpOut_66;
  WireFalse_13 <= S_4 and not(BinOpOut_66);
  BinOpOut_66 <= to_stdlogic(interrupt_reset = ConstOut_2);
  BinOpOut_65 <= (sw_str_ptr + BinOpOut_64) and sw_buffer_mask;
  BinOpOut_64 <= ConstOut_24 & length;
  BinOpOut_63 <= ConstOut_46 & length;
  S_1 <= to_stdlogic(S_2) and to_stdlogic(S_53);
  False_fork_input <= to_stdlogic(S_2) and not(to_stdlogic(S_53));
  S_2 <= to_unsigned(CForkIn_5 and BinOpOut_62) or to_unsigned(S_3);
  S_10 <= WireTrue_10 or WireFalse_13 or (CForkIn_5 and not(BinOpOut_62));
  BinOpOut_62 <= to_stdlogic(dma_done_cnt /= ConstOut_46);
  CForkIn_5 <= StartOut_4 or LoopZ_7;
  BinOpOut_61 <= dma_done_cnt - ConstOut_45;
  WireTrue_9 <= WireFalse_12 and BinOpOut_60;
  S_85 <= to_unsigned(BinOpOut_60) and to_unsigned(BinOpOut_58) and to_unsigned(BinOpOut_56);
  WireFalse_12 <= WireFalse_11 and not(to_stdlogic(S_85));
  BinOpOut_60 <= to_stdlogic(dma_done_release = ConstOut_2);
  BinOpOut_58 <= to_stdlogic(RESIZE(UNSIGNED(DMA_TAG), 8) = BinOpOut_57);
  BinOpOut_57 <= UNSIGNED(DMA_TAG_ID) or ConstOut_44;
  S_86 <= to_unsigned(BinOpOut_58) and to_unsigned(to_stdlogic(dma_done_release = ConstOut)) and to_unsigned(BinOpOut_56);
  S_11 <= WireTrue_9 or (WireFalse_12 and not(BinOpOut_60)) or (WireFalse_11 and to_stdlogic(S_85)) or 
    WireTrue_8;
  BinOpOut_59 <= dma_done_cnt + ConstOut_45;
  WireTrue_8 <= CForkIn_4 and to_stdlogic(S_86);
  WireFalse_11 <= CForkIn_4 and not(to_stdlogic(S_86));
  BinOpOut_56 <= to_stdlogic(to_unsigned(DMA_DONE) = ConstOut_2);
  CForkIn_4 <= StartOut_3 or Z_Dones_0_1;
  data_length_CE <= WireFalse_6 or WireTrue_4 or WireFalse_8;
  MuxEnables_27 <= WireFalse_6 & WireTrue_4 & WireFalse_8;
  MuxEnables_28 <= S_15 & WireTrue_5;
  MuxEnables_29 <= S_15 & WireTrue_5;
  need_new_desc_CE <= S_15 or WireTrue_5;
  MuxEnables_30 <= S_15 & WireTrue_5;
  False_fork_input_1 <= to_stdlogic(S_5) and not(to_stdlogic(S_51));
  S_5 <= to_unsigned(WireFalse_10) or to_unsigned(S_6);
  BinOpOut_55 <= cnt_dma_ack + ConstOut_44;
  BinOpOut_54 <= hw_buffer_mask and (hw_end_ptr + RESIZE(data_length, 16));
  S_9 <= SeqChain_18 or WireTrue_7;
  WireTrue_7 <= CForkIn_14 and BinOpOut_53;
  WireFalse_10 <= CForkIn_14 and not(BinOpOut_53);
  BinOpOut_53 <= to_stdlogic(to_unsigned(DMA_ACK) = ConstOut);
  BinOpOut_52 <= BinOpOut_48(15 DOWNTO 12);
  BinOpOut_51 <= BinOpOut_48(11 DOWNTO 8);
  BinOpOut_50 <= BinOpOut_48(7 DOWNTO 4);
  BinOpOut_49 <= BinOpOut_48(3 DOWNTO 0);
  BinOpOut_48 <= mem_length & ConstOut_37;
  BinOpOut_47 <= mem_l_addr(31 DOWNTO 28);
  BinOpOut_46 <= mem_l_addr(27 DOWNTO 24);
  BinOpOut_45 <= mem_l_addr(23 DOWNTO 20);
  BinOpOut_44 <= mem_l_addr(19 DOWNTO 16);
  BinOpOut_43 <= mem_l_addr(15 DOWNTO 12);
  BinOpOut_42 <= mem_l_addr(11 DOWNTO 8);
  BinOpOut_41 <= mem_l_addr(7 DOWNTO 4);
  BinOpOut_40 <= mem_l_addr(3 DOWNTO 0);
  BinOpOut_39 <= BinOpOut_38 + UNSIGNED(BUFFER_ADDR);
  BinOpOut_38 <= ConstOut_21 & hw_end_ptr;
  BinOpOut_36 <= cnt_not_buf_rellen + ConstOut_44;
  S_8 <= WireTrue_6 or WireTrue_5 or WireFalse_8;
  WireTrue_6 <= CForkIn_13 and BinOpOut_37;
  WireFalse_9 <= CForkIn_13 and not(BinOpOut_37);
  BinOpOut_37 <= to_stdlogic(to_unsigned(BUF_RELLEN_DV) = ConstOut_2);
  BinOpOut_35 <= sw_buffer_mask and (sw_last_end_ptr + BinOpOut_28);
  BinOpOut_34 <= (sw_last_end_ptr + data_length) and sw_buffer_mask;
  BinOpOut_33 <= page_free_space - BinOpOut_32;
  BinOpOut_32 <= RESIZE(data_length, 13);
  BinOpOut_31 <= page_offset + BinOpOut_30;
  BinOpOut_30 <= RESIZE(data_length, 12);
  WireTrue_5 <= SeqChain_9 and BinOpOut_29;
  WireFalse_8 <= SeqChain_9 and not(BinOpOut_29);
  BinOpOut_29 <= to_stdlogic(data_length < BinOpOut_28);
  BinOpOut_28 <= ConstOut_24 & page_free_space;
  SeqChain_9 <= Z_Dones_1_2 or (SeqChain_8 and not(BinOpOut_27));
  WireTrue_4 <= SeqChain_8 and BinOpOut_27;
  BinOpOut_27 <= to_stdlogic(data_length > BinOpOut_26);
  BinOpOut_26 <= ConstOut_21 & hw_buffer_free_space;
  BinOpOut_24 <= cnt_no_space + ConstOut_44;
  BodyStart_2 <= SeqChain_7 or (Z_Dones_2 and BinOpOut_23);
  WireFalse_7 <= Z_Dones_2 and not(BinOpOut_23);
  BinOpOut_23 <= to_stdlogic(hw_buffer_free_space = ConstOut_21);
  BinOpOut_21 <= page_offset(7 DOWNTO 4);
  BinOpOut_20 <= page_offset(3 DOWNTO 0);
  BinOpOut_19 <= (sw_end_ptr - sw_last_end_ptr) and sw_buffer_mask;
  WireTrue_3 <= CForkIn_3 and BinOpOut_18;
  WireFalse_6 <= CForkIn_3 and not(BinOpOut_18);
  BinOpOut_18 <= to_stdlogic(newDescReady = ConstOut);
  CForkIn_3 <= (WireTrue_2 and BinOpOut_17) or LoopZ_2;
  BinOpOut_25 <= cnt_space_available + ConstOut_44;
  BinOpOut_22 <= page_offset(11 DOWNTO 8);
  WireFalse_5 <= WireTrue_2 and not(BinOpOut_17);
  BinOpOut_17 <= to_stdlogic(sw_end_ptr /= sw_last_end_ptr);
  WireTrue_2 <= WireFalse_3 and to_stdlogic(BinOpOut_16);
  WireFalse_4 <= WireFalse_3 and not(to_stdlogic(BinOpOut_16));
  BinOpOut_16 <= to_unsigned(to_stdlogic(status_reg = ConstOut_16)) or to_unsigned(to_stdlogic(status_reg = 
    ConstOut_17));
  WireFalse_3 <= WireFalse_2 and not(BinOpOut_15);
  BinOpOut_15 <= to_stdlogic(status_reg = ConstOut_15);
  BinOpOut_14 <= BinOpOut_10(15 DOWNTO 12);
  BinOpOut_13 <= BinOpOut_10(11 DOWNTO 8);
  BinOpOut_12 <= BinOpOut_10(7 DOWNTO 4);
  BinOpOut_11 <= BinOpOut_10(3 DOWNTO 0);
  BinOpOut_10 <= ConstOut_10 & BinOpOut_57;
  BinOpOut_91 <= RangeCast_4(14 DOWNTO 0) & ConstOut;
  RangeCast_4 <= UNSIGNED(BUFFER_SIZE);
  BinOpOut_9 <= BinOpOut_91 - ConstOut_9;
  S_7 <= (to_stdlogic(S_5) and to_stdlogic(S_51)) or WireFalse_5 or WireFalse_4 or (WireFalse_2 and BinOpOut_15) or 
    SeqChain_4;
  WireTrue_1 <= CForkIn_2 and BinOpOut_8;
  WireFalse_2 <= CForkIn_2 and not(BinOpOut_8);
  BinOpOut_8 <= to_stdlogic(status_reg = ConstOut_5);
  CForkIn_2 <= StartOut_2 or LoopZ_6;
  S_15 <= WireTrue_1 or WireFalse_8;
  BinOpOut_7 <= hw_buffer_mask and ((hw_str_ptr + UNSIGNED(BUFFER_SIZE)) - hw_end_ptr);
  CForkIn_1 <= StartOut_1 or LoopZ_1;
  parts_CE <= WireFalse or WireTrue;
  MuxEnables_31 <= WireFalse & WireTrue;
  BinOpOut_5 <= cnt_down_descs + ConstOut_44;
  BinOpOut_4 <= parts + ConstOut_3;
  BinOpOut_3 <= ConstOut_4 + parts;
  WireTrue <= CForkIn and BinOpOut_6;
  WireFalse_1 <= CForkIn and not(BinOpOut_6);
  BinOpOut_6 <= to_stdlogic(parts < ConstOut_4);
  CForkIn <= to_stdlogic(SeqChain) or Z_Dones_3;
  S_20 <= to_unsigned(S_21) xor S_22;
  MuxEnables_32 <= to_stdlogic(S_22) & to_stdlogic(not(S_22));
  S_22 <= to_unsigned(Z_Dones_1) xor to_unsigned(BodyEnd_1 and not(BinOpOut_1));
  BinOpOut_2 <= cnt_desc_empty + ConstOut_44;
  BodyStart_1 <= WireFalse or (BodyEnd_1 and BinOpOut_1);
  BinOpOut_1 <= to_stdlogic(to_unsigned(DESC_EMPTY) = ConstOut_2);
  BodyStart <= (BodyEnd and BinOpOut) or LoopZ or StartOut;
  WireFalse <= BodyEnd and not(BinOpOut);
  BinOpOut <= to_stdlogic(getNextDesc = ConstOut);
  S_109 <= to_unsigned(Z_Dones_6) or to_unsigned(WireTrue_1);
  S_106 <= to_unsigned(S_96) or to_unsigned(S_91) or to_unsigned(Z_Dones_3_1) or to_unsigned(WireFalse_9);
  S_100 <= to_unsigned(S_91) or to_unsigned(Z_Dones_3_1) or to_unsigned(WireFalse_9);
  S_95 <= to_unsigned(S_91) or to_unsigned(S_89) or to_unsigned(Z_Dones_3_1) or to_unsigned(WireFalse_9) or 
    to_unsigned(WireFalse_6) or to_unsigned(SeqChain_3);
  S_93 <= to_unsigned(Z_Dones_3_1) or to_unsigned(WireFalse_9);
  S_90 <= to_unsigned(Z_Dones_1_1) or to_unsigned(WireFalse_6);
  S_87 <= to_unsigned(S_107) or to_unsigned(S_101) or to_unsigned(S_94) or to_unsigned(Z_Dones_6) or 
    to_unsigned(WireTrue);
  S_29 <= S_23(0 DOWNTO 0);
  S_30 <= S_23(1 DOWNTO 1);
  S_31 <= S_23(2 DOWNTO 2);
  S_32 <= S_23(3 DOWNTO 3);
  BinOpOut_0 <= BinOpOut_92(0 DOWNTO 0);
  BinOpOut_1_1 <= BinOpOut_92(1 DOWNTO 1);
  BinOpOut_2_1 <= BinOpOut_92(2 DOWNTO 2);
  BinOpOut_3_1 <= BinOpOut_92(3 DOWNTO 3);
  BinOpOut_4_1 <= BinOpOut_92(4 DOWNTO 4);
  S_0 <= to_unsigned(S_36) & to_unsigned(S_35) & to_unsigned(S_34) & to_unsigned(S_33);
  RangeCast_5 <= UNSIGNED(DMA_ADDR);
  S_24 <= RangeCast_5(0 DOWNTO 0);
  RangeCast_6 <= UNSIGNED(DMA_ADDR);
  S_25 <= RangeCast_6(1 DOWNTO 1);
  RangeCast_7 <= UNSIGNED(DMA_ADDR);
  S_26 <= RangeCast_7(2 DOWNTO 2);
  RangeCast_8 <= UNSIGNED(DMA_ADDR);
  S_27 <= RangeCast_8(3 DOWNTO 3);
  RangeCast_9 <= UNSIGNED(DMA_ADDR);
  S_28 <= RangeCast_9(4 DOWNTO 4);
  MuxEnables_33 <= WireTrue & Z_Dones_6 & SeqChain_2 & SeqChain_3 & SeqChain_4 & Z_Dones_1_1 & SeqChain_6 & 
    SeqChain_5 & Z_Dones_3_1 & SeqChain_11 & SeqChain_12 & SeqChain_13 & SeqChain_14 & SeqChain_15 & 
    SeqChain_16 & SeqChain_17 & SeqChain_10 & SeqChain_19 & SeqChain_20 & SeqChain_21;
  MuxEnables_34 <= WireTrue & Z_Dones_6 & SeqChain_2 & SeqChain_3 & SeqChain_4 & Z_Dones_1_1 & SeqChain_6 & 
    SeqChain_5 & Z_Dones_3_1 & SeqChain_11 & SeqChain_12 & SeqChain_13 & SeqChain_14 & SeqChain_15 & 
    SeqChain_16 & SeqChain_17 & SeqChain_10 & SeqChain_19 & SeqChain_20 & SeqChain_21;
  S_16 <= WireTrue_11 or WireTrue_13;
  I0_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I0_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I0_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I0_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I0_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_12 <= to_stdlogic(DataIntoFIFO_12);
  I0_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I0_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I0_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I0_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I0_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I1_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I1_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I1_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I1_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I1_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_11 <= to_stdlogic(DataIntoFIFO_11);
  I1_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I1_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I1_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I1_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I1_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I2_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I2_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I2_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I2_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I2_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_10 <= to_stdlogic(DataIntoFIFO_10);
  I2_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I2_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I2_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I2_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I2_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I3_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I3_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I3_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I3_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I3_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_9 <= to_stdlogic(DataIntoFIFO_9);
  I3_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I3_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I3_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I3_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I3_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I4_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I4_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I4_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I4_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I4_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_8 <= to_stdlogic(DataIntoFIFO_8);
  I4_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I4_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I4_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I4_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I4_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I5_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I5_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I5_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I5_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I5_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_7 <= to_stdlogic(DataIntoFIFO_7);
  I5_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I5_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I5_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I5_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I5_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I6_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I6_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I6_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I6_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I6_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_6 <= to_stdlogic(DataIntoFIFO_6);
  I6_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I6_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I6_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I6_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I6_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I7_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I7_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I7_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I7_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I7_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_5 <= to_stdlogic(DataIntoFIFO_5);
  I7_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I7_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I7_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I7_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I7_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I8_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I8_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I8_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I8_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I8_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_4 <= to_stdlogic(DataIntoFIFO_4);
  I8_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I8_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I8_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I8_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I8_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I9_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I9_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I9_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I9_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I9_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_3 <= to_stdlogic(DataIntoFIFO_3);
  I9_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I9_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I9_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I9_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I9_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I10_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I10_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I10_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I10_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I10_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_2 <= to_stdlogic(DataIntoFIFO_2);
  I10_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I10_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I10_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I10_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I10_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I11_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I11_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I11_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I11_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I11_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_1 <= to_stdlogic(DataIntoFIFO_1);
  I11_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I11_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I11_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I11_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I11_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I12_FIFORam_tx_dma_ctrl_opt_253_A0 <= to_stdlogic(S_56);
  I12_FIFORam_tx_dma_ctrl_opt_253_A1 <= to_stdlogic(S_57);
  I12_FIFORam_tx_dma_ctrl_opt_253_A2_GND <= GND;
  I12_FIFORam_tx_dma_ctrl_opt_253_A3_GND <= GND;
  I12_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_0 <= to_stdlogic(DataIntoFIFO_0);
  I12_FIFORam_tx_dma_ctrl_opt_253_DPRA0 <= to_stdlogic(S_54);
  I12_FIFORam_tx_dma_ctrl_opt_253_DPRA1 <= to_stdlogic(S_55);
  I12_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND <= GND;
  I12_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND <= GND;
  I12_FIFORam_tx_dma_ctrl_opt_253_WE <= to_stdlogic(S_52);
  I0_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0 <= to_stdlogic(BinOpOut_0);
  I0_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1 <= to_stdlogic(BinOpOut_1_1);
  I0_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2 <= to_stdlogic(BinOpOut_2_1);
  I0_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3 <= to_stdlogic(BinOpOut_3_1);
  I0_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4 <= to_stdlogic(BinOpOut_4_1);
  I0_dma_mem_tx_dma_ctrl_opt_299_D <= to_stdlogic(S_32);
  I0_dma_mem_tx_dma_ctrl_opt_299_DPRA0 <= to_stdlogic(S_24);
  I0_dma_mem_tx_dma_ctrl_opt_299_DPRA1 <= to_stdlogic(S_25);
  I0_dma_mem_tx_dma_ctrl_opt_299_DPRA2 <= to_stdlogic(S_26);
  I0_dma_mem_tx_dma_ctrl_opt_299_DPRA3 <= to_stdlogic(S_27);
  I0_dma_mem_tx_dma_ctrl_opt_299_DPRA4 <= to_stdlogic(S_28);
  I0_dma_mem_tx_dma_ctrl_opt_299_WE <= to_stdlogic(S_87);
  I1_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0 <= to_stdlogic(BinOpOut_0);
  I1_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1 <= to_stdlogic(BinOpOut_1_1);
  I1_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2 <= to_stdlogic(BinOpOut_2_1);
  I1_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3 <= to_stdlogic(BinOpOut_3_1);
  I1_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4 <= to_stdlogic(BinOpOut_4_1);
  I1_dma_mem_tx_dma_ctrl_opt_299_D <= to_stdlogic(S_31);
  I1_dma_mem_tx_dma_ctrl_opt_299_DPRA0 <= to_stdlogic(S_24);
  I1_dma_mem_tx_dma_ctrl_opt_299_DPRA1 <= to_stdlogic(S_25);
  I1_dma_mem_tx_dma_ctrl_opt_299_DPRA2 <= to_stdlogic(S_26);
  I1_dma_mem_tx_dma_ctrl_opt_299_DPRA3 <= to_stdlogic(S_27);
  I1_dma_mem_tx_dma_ctrl_opt_299_DPRA4 <= to_stdlogic(S_28);
  I1_dma_mem_tx_dma_ctrl_opt_299_WE <= to_stdlogic(S_87);
  I2_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0 <= to_stdlogic(BinOpOut_0);
  I2_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1 <= to_stdlogic(BinOpOut_1_1);
  I2_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2 <= to_stdlogic(BinOpOut_2_1);
  I2_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3 <= to_stdlogic(BinOpOut_3_1);
  I2_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4 <= to_stdlogic(BinOpOut_4_1);
  I2_dma_mem_tx_dma_ctrl_opt_299_D <= to_stdlogic(S_30);
  I2_dma_mem_tx_dma_ctrl_opt_299_DPRA0 <= to_stdlogic(S_24);
  I2_dma_mem_tx_dma_ctrl_opt_299_DPRA1 <= to_stdlogic(S_25);
  I2_dma_mem_tx_dma_ctrl_opt_299_DPRA2 <= to_stdlogic(S_26);
  I2_dma_mem_tx_dma_ctrl_opt_299_DPRA3 <= to_stdlogic(S_27);
  I2_dma_mem_tx_dma_ctrl_opt_299_DPRA4 <= to_stdlogic(S_28);
  I2_dma_mem_tx_dma_ctrl_opt_299_WE <= to_stdlogic(S_87);
  I3_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0 <= to_stdlogic(BinOpOut_0);
  I3_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1 <= to_stdlogic(BinOpOut_1_1);
  I3_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2 <= to_stdlogic(BinOpOut_2_1);
  I3_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3 <= to_stdlogic(BinOpOut_3_1);
  I3_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4 <= to_stdlogic(BinOpOut_4_1);
  I3_dma_mem_tx_dma_ctrl_opt_299_D <= to_stdlogic(S_29);
  I3_dma_mem_tx_dma_ctrl_opt_299_DPRA0 <= to_stdlogic(S_24);
  I3_dma_mem_tx_dma_ctrl_opt_299_DPRA1 <= to_stdlogic(S_25);
  I3_dma_mem_tx_dma_ctrl_opt_299_DPRA2 <= to_stdlogic(S_26);
  I3_dma_mem_tx_dma_ctrl_opt_299_DPRA3 <= to_stdlogic(S_27);
  I3_dma_mem_tx_dma_ctrl_opt_299_DPRA4 <= to_stdlogic(S_28);
  I3_dma_mem_tx_dma_ctrl_opt_299_WE <= to_stdlogic(S_87);
  I0_start_tx_dma_ctrl_opt_693_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_674_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_646_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_628_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_617_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_590_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_584_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_556_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_544_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_345_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_335_aclr_GND <= GND;
  I0_start_tx_dma_ctrl_opt_305_aclr_GND <= GND;


  -- Port connections:

  INTERRUPT <= STD_LOGIC_VECTOR(ifc_interrupt);
  ENABLE <= to_stdlogic(ifc_enable);
  BUF_NEWLEN <= STD_LOGIC_VECTOR(ifc_buf_newlen);
  BUF_NEWLEN_DV <= to_stdlogic(dma_done_release);
  DESC_READ <= to_stdlogic(ifc_desc_read);
  SW_DRD <= STD_LOGIC_VECTOR(ifc_sw_drd);
  SW_ARDY <= to_stdlogic(ifc_sw_ardy);
  SW_DRDY <= to_stdlogic(ifc_sw_drdy);
  DMA_DOUT <= STD_LOGIC_VECTOR(ifc_dma_dout);
  DMA_REQ <= to_stdlogic(ifc_dma_req);


  -- Component instances:

  -- MPRAM component instance 'FIFORam'
  I0_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I0_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I0_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I0_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I0_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I0_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_12,
      DPO => S_70,
      DPRA0 => I0_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I0_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I0_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I0_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_83,
      WCLK => PIN_CLK,
      WE => I0_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I1_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I1_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I1_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I1_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I1_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I1_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_11,
      DPO => S_69,
      DPRA0 => I1_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I1_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I1_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I1_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_82,
      WCLK => PIN_CLK,
      WE => I1_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I2_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I2_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I2_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I2_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I2_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I2_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_10,
      DPO => S_68,
      DPRA0 => I2_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I2_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I2_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I2_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_81,
      WCLK => PIN_CLK,
      WE => I2_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I3_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I3_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I3_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I3_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I3_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I3_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_9,
      DPO => S_67,
      DPRA0 => I3_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I3_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I3_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I3_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_80,
      WCLK => PIN_CLK,
      WE => I3_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I4_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I4_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I4_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I4_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I4_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I4_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_8,
      DPO => S_66,
      DPRA0 => I4_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I4_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I4_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I4_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_79,
      WCLK => PIN_CLK,
      WE => I4_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I5_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I5_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I5_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I5_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I5_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I5_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_7,
      DPO => S_65,
      DPRA0 => I5_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I5_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I5_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I5_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_78,
      WCLK => PIN_CLK,
      WE => I5_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I6_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I6_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I6_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I6_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I6_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I6_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_6,
      DPO => S_64,
      DPRA0 => I6_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I6_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I6_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I6_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_77,
      WCLK => PIN_CLK,
      WE => I6_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I7_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I7_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I7_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I7_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I7_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I7_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_5,
      DPO => S_63,
      DPRA0 => I7_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I7_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I7_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I7_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_76,
      WCLK => PIN_CLK,
      WE => I7_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I8_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I8_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I8_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I8_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I8_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I8_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_4,
      DPO => S_62,
      DPRA0 => I8_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I8_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I8_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I8_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_75,
      WCLK => PIN_CLK,
      WE => I8_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I9_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I9_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I9_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I9_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I9_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I9_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_3,
      DPO => S_61,
      DPRA0 => I9_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I9_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I9_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I9_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_74,
      WCLK => PIN_CLK,
      WE => I9_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I10_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I10_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I10_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I10_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I10_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I10_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_2,
      DPO => S_60,
      DPRA0 => I10_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I10_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I10_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I10_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_73,
      WCLK => PIN_CLK,
      WE => I10_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I11_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I11_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I11_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I11_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I11_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I11_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_1,
      DPO => S_59,
      DPRA0 => I11_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I11_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I11_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I11_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_72,
      WCLK => PIN_CLK,
      WE => I11_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'FIFORam'
  I12_FIFORam_tx_dma_ctrl_opt_253 : RAM16X1D
    GENERIC MAP (
      INIT => X"0000"
    )
    PORT MAP (
      A0 => I12_FIFORam_tx_dma_ctrl_opt_253_A0,
      A1 => I12_FIFORam_tx_dma_ctrl_opt_253_A1,
      A2 => I12_FIFORam_tx_dma_ctrl_opt_253_A2_GND,
      A3 => I12_FIFORam_tx_dma_ctrl_opt_253_A3_GND,
      D => I12_FIFORam_tx_dma_ctrl_opt_253_D_DataIntoFIFO_0,
      DPO => S_58,
      DPRA0 => I12_FIFORam_tx_dma_ctrl_opt_253_DPRA0,
      DPRA1 => I12_FIFORam_tx_dma_ctrl_opt_253_DPRA1,
      DPRA2 => I12_FIFORam_tx_dma_ctrl_opt_253_DPRA2_GND,
      DPRA3 => I12_FIFORam_tx_dma_ctrl_opt_253_DPRA3_GND,
      SPO => S_71,
      WCLK => PIN_CLK,
      WE => I12_FIFORam_tx_dma_ctrl_opt_253_WE
    );

  -- MPRAM component instance 'dma_mem'
  I0_dma_mem_tx_dma_ctrl_opt_299 : RAM32X1D
    GENERIC MAP (
      INIT => X"00000000"
    )
    PORT MAP (
      A0 => I0_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0,
      A1 => I0_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1,
      A2 => I0_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2,
      A3 => I0_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3,
      A4 => I0_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4,
      D => I0_dma_mem_tx_dma_ctrl_opt_299_D,
      DPO => S_36,
      DPRA0 => I0_dma_mem_tx_dma_ctrl_opt_299_DPRA0,
      DPRA1 => I0_dma_mem_tx_dma_ctrl_opt_299_DPRA1,
      DPRA2 => I0_dma_mem_tx_dma_ctrl_opt_299_DPRA2,
      DPRA3 => I0_dma_mem_tx_dma_ctrl_opt_299_DPRA3,
      DPRA4 => I0_dma_mem_tx_dma_ctrl_opt_299_DPRA4,
      SPO => S_40,
      WCLK => PIN_CLK,
      WE => I0_dma_mem_tx_dma_ctrl_opt_299_WE
    );

  -- MPRAM component instance 'dma_mem'
  I1_dma_mem_tx_dma_ctrl_opt_299 : RAM32X1D
    GENERIC MAP (
      INIT => X"00000000"
    )
    PORT MAP (
      A0 => I1_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0,
      A1 => I1_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1,
      A2 => I1_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2,
      A3 => I1_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3,
      A4 => I1_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4,
      D => I1_dma_mem_tx_dma_ctrl_opt_299_D,
      DPO => S_35,
      DPRA0 => I1_dma_mem_tx_dma_ctrl_opt_299_DPRA0,
      DPRA1 => I1_dma_mem_tx_dma_ctrl_opt_299_DPRA1,
      DPRA2 => I1_dma_mem_tx_dma_ctrl_opt_299_DPRA2,
      DPRA3 => I1_dma_mem_tx_dma_ctrl_opt_299_DPRA3,
      DPRA4 => I1_dma_mem_tx_dma_ctrl_opt_299_DPRA4,
      SPO => S_39,
      WCLK => PIN_CLK,
      WE => I1_dma_mem_tx_dma_ctrl_opt_299_WE
    );

  -- MPRAM component instance 'dma_mem'
  I2_dma_mem_tx_dma_ctrl_opt_299 : RAM32X1D
    GENERIC MAP (
      INIT => X"00000000"
    )
    PORT MAP (
      A0 => I2_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0,
      A1 => I2_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1,
      A2 => I2_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2,
      A3 => I2_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3,
      A4 => I2_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4,
      D => I2_dma_mem_tx_dma_ctrl_opt_299_D,
      DPO => S_34,
      DPRA0 => I2_dma_mem_tx_dma_ctrl_opt_299_DPRA0,
      DPRA1 => I2_dma_mem_tx_dma_ctrl_opt_299_DPRA1,
      DPRA2 => I2_dma_mem_tx_dma_ctrl_opt_299_DPRA2,
      DPRA3 => I2_dma_mem_tx_dma_ctrl_opt_299_DPRA3,
      DPRA4 => I2_dma_mem_tx_dma_ctrl_opt_299_DPRA4,
      SPO => S_38,
      WCLK => PIN_CLK,
      WE => I2_dma_mem_tx_dma_ctrl_opt_299_WE
    );

  -- MPRAM component instance 'dma_mem'
  I3_dma_mem_tx_dma_ctrl_opt_299 : RAM32X1D
    GENERIC MAP (
      INIT => X"00000000"
    )
    PORT MAP (
      A0 => I3_dma_mem_tx_dma_ctrl_opt_299_A0_BinOpOut_0,
      A1 => I3_dma_mem_tx_dma_ctrl_opt_299_A1_BinOpOut_1,
      A2 => I3_dma_mem_tx_dma_ctrl_opt_299_A2_BinOpOut_2,
      A3 => I3_dma_mem_tx_dma_ctrl_opt_299_A3_BinOpOut_3,
      A4 => I3_dma_mem_tx_dma_ctrl_opt_299_A4_BinOpOut_4,
      D => I3_dma_mem_tx_dma_ctrl_opt_299_D,
      DPO => S_33,
      DPRA0 => I3_dma_mem_tx_dma_ctrl_opt_299_DPRA0,
      DPRA1 => I3_dma_mem_tx_dma_ctrl_opt_299_DPRA1,
      DPRA2 => I3_dma_mem_tx_dma_ctrl_opt_299_DPRA2,
      DPRA3 => I3_dma_mem_tx_dma_ctrl_opt_299_DPRA3,
      DPRA4 => I3_dma_mem_tx_dma_ctrl_opt_299_DPRA4,
      SPO => S_37,
      WCLK => PIN_CLK,
      WE => I3_dma_mem_tx_dma_ctrl_opt_299_WE
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_693 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_693_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_11
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_674 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_674_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_10
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_646 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_646_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_9
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_628 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_628_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_8
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_617 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_617_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_7
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_590 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_590_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_6
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_584 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_584_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_5
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_556 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_556_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_4
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_544 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_544_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_3
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_345 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_345_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_2
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_335 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_335_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut_1
    );

  -- Startup block
  I0_start_tx_dma_ctrl_opt_305 : CelStart
    GENERIC MAP (
      inpipelength => 11,
      outpipelength => 3
    )
    PORT MAP (
      aclr => I0_start_tx_dma_ctrl_opt_305_aclr_GND,
      clk => PIN_CLK,
      sclr => PIN_RESET,
      start => StartOut
    );

END;

