$date
	Tue Sep 09 22:11:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX2to1_XOR3_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module MUX2to1_XOR3_ins $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! f $end
$var wire 2 % d [0:1] $end
$scope module stage0a $end
$var wire 1 # s $end
$var wire 2 & w [1:0] $end
$var reg 1 ' f $end
$upscope $end
$scope module stage0b $end
$var wire 1 # s $end
$var wire 2 ( w [1:0] $end
$var reg 1 ) f $end
$upscope $end
$scope module stage1 $end
$var wire 1 " s $end
$var wire 2 * w [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 *
0)
b10 (
1'
b1 &
b10 %
0$
0#
0"
0!
$end
#10
0'
1!
b1 %
b1 *
1)
b10 &
b1 (
1$
#20
1!
b1 %
b1 *
1)
b1 &
b10 (
0$
1#
#30
0!
0)
b10 %
b10 *
1'
b10 &
b1 (
1$
#40
b10 %
b10 *
1'
1!
b1 &
b10 (
0$
0#
1"
#50
0!
0'
b1 %
b1 *
1)
b10 &
b1 (
1$
#60
b1 %
b1 *
1)
b1 &
b10 (
0$
1#
#70
0)
1!
b10 %
b10 *
1'
b10 &
b1 (
1$
#80
