<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='716' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildCast(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='715'>/// Build and insert an appropriate cast between two registers of equal size.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1928' u='c' c='_ZN4llvm14CombinerHelper37applyCombineUnmergeMergeToPlainValuesERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1996' u='c' c='_ZN4llvm14CombinerHelper39applyCombineUnmergeWithDeadLanesToTruncERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2002' u='c' c='_ZN4llvm14CombinerHelper39applyCombineUnmergeWithDeadLanesToTruncERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2546' u='c' c='_ZN4llvm12IRTranslator19translateLandingPadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5779' u='c' c='_ZN4llvm15LegalizerHelper18lowerDynStackAllocERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5792' u='c' c='_ZN4llvm15LegalizerHelper18lowerDynStackAllocERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5859' u='c' c='_ZN4llvm15LegalizerHelper11lowerInsertERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5880' u='c' c='_ZN4llvm15LegalizerHelper11lowerInsertERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='477' ll='495' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildCast(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='512' u='c' c='_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='686' u='c' c='_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='1116' u='c' c='_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='333' u='c' c='_ZN12_GLOBAL__N_141AArch64GISelMITest_MatchSpecificType_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='343' u='c' c='_ZN12_GLOBAL__N_141AArch64GISelMITest_MatchSpecificType_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='344' u='c' c='_ZN12_GLOBAL__N_141AArch64GISelMITest_MatchSpecificType_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='398' u='c' c='_ZN12_GLOBAL__N_142AArch64GISelMITest_MatchMiscellaneous_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='410' u='c' c='_ZN12_GLOBAL__N_142AArch64GISelMITest_MatchMiscellaneous_Test8TestBodyEv'/>
