LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY SUBTRATOR IS 
PORT (
	A1, A2 : IN STD_LOGIC_VECTOR(0 TO 3);
	S1 : OUT STD_LOGIC_VECTOR(0 TO 3);
	OVERFLOW : OUT STD_LOGIC
);
END SUBTRATOR;

ARCHITECTURE Aula10Exercicio1 of SUBTRATOR is

COMPONENT SOMADOR4BITS

BEGIN	

END Aula10Exercicio1;




