`timescale 1ns / 1ns
module test_bench();
	reg [31:0]d;
	reg clk;
	reg rest;
	wire [31:0]q;
	latch lat(d,q,clk,rest);
	
	
	
	always
	begin	
	#2 clk=~clk;
	end


	

	
	

	
	initial
	begin
	#1000 $stop;
	end
	
	
	
	
endmodule
