library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity multiplicador is

	generic
	(
		X : natural := 16
	);

	port 
	(
		entrada	   : in std_logic_vector (X-1 downto 0);
		entrada2	   : in std_logic_vector (X-1 downto 0);
		resultado  : out std_logic_vector (X-1 downto 0)
	);

end entity;

architecture comportamento of multiplicador is
signal converte :  std_logic_vector((2*X-1) downto 0);
begin
	
	converte <= std_logic_vector(unsigned(entrada) * unsigned(entrada2));
	resultado <= converte (15 downto 0);

end comportamento;





