
*** Running vivado
    with args -log dim_leds.vdi -applog -m64 -messageDb vivado.pb -mode batch -source dim_leds.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source dim_leds.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/ECE_3700/3700-supreme-fiesta/2_1_PWM_test/2_1_PWM_test.runs/pwm_0_synth_1/pwm_0.dcp' for cell 'MOD1'
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/ECE_3700/Basys3_Master-1.xdc]
Finished Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/ECE_3700/Basys3_Master-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -414 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1298.512 ; gain = 65.031 ; free physical = 5766 ; free virtual = 25358
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 141cd9fea

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19db75268

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1724.941 ; gain = 0.000 ; free physical = 5430 ; free virtual = 25021

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 11 cells.
Phase 2 Constant Propagation | Checksum: 16d469166

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1724.941 ; gain = 0.000 ; free physical = 5430 ; free virtual = 25021

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 44 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1a80f532e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1724.941 ; gain = 0.000 ; free physical = 5430 ; free virtual = 25021

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.941 ; gain = 0.000 ; free physical = 5430 ; free virtual = 25021
Ending Logic Optimization Task | Checksum: 1a80f532e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1724.941 ; gain = 0.000 ; free physical = 5430 ; free virtual = 25021

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a80f532e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1724.941 ; gain = 0.000 ; free physical = 5430 ; free virtual = 25021
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1724.941 ; gain = 499.465 ; free physical = 5430 ; free virtual = 25021
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1756.957 ; gain = 0.000 ; free physical = 5429 ; free virtual = 25021
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/taylor/ECE_3700/3700-supreme-fiesta/2_1_PWM_test/2_1_PWM_test.runs/impl_1/dim_leds_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -414 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.973 ; gain = 0.000 ; free physical = 5418 ; free virtual = 25010
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.973 ; gain = 0.000 ; free physical = 5418 ; free virtual = 25010

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 5dc6ba54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1788.973 ; gain = 0.000 ; free physical = 5418 ; free virtual = 25010
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 5dc6ba54

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5418 ; free virtual = 25009

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 5dc6ba54

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5418 ; free virtual = 25009

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 527a80b6

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5418 ; free virtual = 25009
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a96a4b74

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5418 ; free virtual = 25009

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 11e4f3ade

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5418 ; free virtual = 25009
Phase 1.2.1 Place Init Design | Checksum: 16136bede

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5410 ; free virtual = 25001
Phase 1.2 Build Placer Netlist Model | Checksum: 16136bede

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5410 ; free virtual = 25001

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 16136bede

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5410 ; free virtual = 25001
Phase 1.3 Constrain Clocks/Macros | Checksum: 16136bede

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5410 ; free virtual = 25001
Phase 1 Placer Initialization | Checksum: 16136bede

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1804.980 ; gain = 16.008 ; free physical = 5410 ; free virtual = 25001

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b12b8353

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5403 ; free virtual = 24995

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b12b8353

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5403 ; free virtual = 24995

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9c24248f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5403 ; free virtual = 24995

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13217bfd6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5403 ; free virtual = 24995

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 13217bfd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5403 ; free virtual = 24995

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d678ef3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5403 ; free virtual = 24995

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: d678ef3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5403 ; free virtual = 24995

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1403da2c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1403da2c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1403da2c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1403da2c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Phase 3.7 Small Shape Detail Placement | Checksum: 1403da2c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a51f190b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Phase 3 Detail Placement | Checksum: 1a51f190b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: d35f6fc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: d35f6fc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: d35f6fc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: d5e2da05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: d5e2da05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Phase 4.1.3.1 PCOPT Shape updates | Checksum: d5e2da05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.649. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: d0c459a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Phase 4.1.3 Post Placement Optimization | Checksum: d0c459a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Phase 4.1 Post Commit Optimization | Checksum: d0c459a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: d0c459a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: d0c459a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: d0c459a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Phase 4.4 Placer Reporting | Checksum: d0c459a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 18fef6185

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18fef6185

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
Ending Placer Task | Checksum: 14036c65a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1858.000 ; gain = 69.027 ; free physical = 5401 ; free virtual = 24993
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1858.000 ; gain = 0.000 ; free physical = 5400 ; free virtual = 24993
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1858.000 ; gain = 0.000 ; free physical = 5399 ; free virtual = 24991
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1858.000 ; gain = 0.000 ; free physical = 5399 ; free virtual = 24991
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1858.000 ; gain = 0.000 ; free physical = 5399 ; free virtual = 24991
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -414 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 68a68a7f ConstDB: 0 ShapeSum: d7903bdb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 112aa0dc6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1858.000 ; gain = 0.000 ; free physical = 5307 ; free virtual = 24899

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 112aa0dc6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1858.000 ; gain = 0.000 ; free physical = 5307 ; free virtual = 24899

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 112aa0dc6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1858.000 ; gain = 0.000 ; free physical = 5277 ; free virtual = 24870
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 162299ea5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5268 ; free virtual = 24860
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.643  | TNS=0.000  | WHS=-0.075 | THS=-0.370 |

Phase 2 Router Initialization | Checksum: 12d55b62f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5268 ; free virtual = 24860

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 156edc2ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5268 ; free virtual = 24860

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c48ff239

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.800  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 709d3dd8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860
Phase 4 Rip-up And Reroute | Checksum: 709d3dd8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 6436b131

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.894  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 6436b131

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 6436b131

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860
Phase 5 Delay and Skew Optimization | Checksum: 6436b131

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 150832f03

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.894  | TNS=0.000  | WHS=0.205  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 150832f03

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0155465 %
  Global Horizontal Routing Utilization  = 0.0140552 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: af7ec83a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5267 ; free virtual = 24860

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: af7ec83a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5266 ; free virtual = 24858

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16039a901

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5266 ; free virtual = 24858

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.894  | TNS=0.000  | WHS=0.205  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16039a901

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5266 ; free virtual = 24858
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5266 ; free virtual = 24858

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.633 ; gain = 8.633 ; free physical = 5266 ; free virtual = 24858
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1868.633 ; gain = 0.000 ; free physical = 5265 ; free virtual = 24858
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/taylor/ECE_3700/3700-supreme-fiesta/2_1_PWM_test/2_1_PWM_test.runs/impl_1/dim_leds_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -414 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dim_leds.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2168.094 ; gain = 203.383 ; free physical = 4944 ; free virtual = 24543
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file dim_leds.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 16:08:02 2018...

*** Running vivado
    with args -log dim_leds.vdi -applog -m64 -messageDb vivado.pb -mode batch -source dim_leds.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source dim_leds.tcl -notrace
Command: open_checkpoint dim_leds_routed.dcp
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_1_PWM_test/2_1_PWM_test.runs/impl_1/.Xil/Vivado-4657-taylor-XPS-15-9530/dcp/dim_leds.xdc]
Finished Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_1_PWM_test/2_1_PWM_test.runs/impl_1/.Xil/Vivado-4657-taylor-XPS-15-9530/dcp/dim_leds.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1159.914 ; gain = 0.000 ; free physical = 5195 ; free virtual = 24800
Restored from archive | CPU: 0.020000 secs | Memory: 0.130478 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1159.914 ; gain = 0.000 ; free physical = 5195 ; free virtual = 24800
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -414 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dim_leds.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1540.027 ; gain = 380.113 ; free physical = 4846 ; free virtual = 24452
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file dim_leds.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 16:08:41 2018...
