
---------- Begin Simulation Statistics ----------
final_tick                               224851601250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 895376                       # Simulator instruction rate (inst/s)
host_mem_usage                                8584272                       # Number of bytes of host memory used
host_op_rate                                  1383677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   558.42                       # Real time elapsed on the host
host_tick_rate                              402653522                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000002                       # Number of instructions simulated
sim_ops                                     772678914                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.224852                       # Number of seconds simulated
sim_ticks                                224851601250                       # Number of ticks simulated
system.cpu.BranchMispred                       223630                       # Number of branch mispredictions
system.cpu.Branches                          52264553                       # Number of branches fetched
system.cpu.committedInsts                   500000002                       # Number of instructions committed
system.cpu.committedOps                     772678914                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        899353930                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  899353930                       # Number of busy cycles
system.cpu.num_cc_register_reads            406628164                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           416081458                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     31578418                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               32979389                       # Number of float alu accesses
system.cpu.num_fp_insts                      32979389                       # number of float instructions
system.cpu.num_fp_register_reads             35228668                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            28344236                       # number of times the floating registers were written
system.cpu.num_func_calls                    19559946                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             743254253                       # Number of integer alu accesses
system.cpu.num_int_insts                    743254253                       # number of integer instructions
system.cpu.num_int_register_reads          1686891305                       # number of times the integer registers were read
system.cpu.num_int_register_writes          615148780                       # number of times the integer registers were written
system.cpu.num_load_insts                   149443836                       # Number of load instructions
system.cpu.num_mem_refs                     216655656                       # number of memory refs
system.cpu.num_store_insts                   67211820                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               9799615      1.27%      1.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 520034525     67.30%     68.57% # Class of executed instruction
system.cpu.op_class::IntMult                       34      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::IntDiv                     40119      0.01%     68.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                 8682409      1.12%     69.70% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1200      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                     7552      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                    36423      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                    15528      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                17371017      2.25%     71.96% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShift                   1687      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               22656      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11328      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::MemRead                149400659     19.34%     91.30% # Class of executed instruction
system.cpu.op_class::MemWrite                62597173      8.10%     99.40% # Class of executed instruction
system.cpu.op_class::FloatMemRead               43177      0.01%     99.40% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4614647      0.60%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  772679761                       # Class of executed instruction
system.cpu.predictedBranches                 36514117                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests        77507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         1179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests       156038                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          1179                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        122839                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                52264553                       # Number of BP lookups
system.cpu.branchPred.condPredicted          31578770                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            223630                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26727867                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26726649                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.995443                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 9779971                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               7497                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1202                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1371                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     23788788                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      7789982                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     18235043                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        24497                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          961                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      3057955                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       196572                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        16538                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          412                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         2786                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        81861                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        10458                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       505662                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      3198243                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      4188893                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      2079815                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      1392163                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2996998                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      1826891                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8       960912                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       813318                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       221377                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        88467                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       199911                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      3249201                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      2093746                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      3334596                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      3734179                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      1959386                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      1029845                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6       940021                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      1405901                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8       402655                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       111496                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        76136                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       135488                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   149443886                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    67211829                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1540                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1425                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   673775164                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           345                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       216604116                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           216604116                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      216604116                       # number of overall hits
system.cpu.l1d.overall_hits::total          216604116                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data         50817                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total             50817                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data        50817                       # number of overall misses
system.cpu.l1d.overall_misses::total            50817                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data   2155981250                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total   2155981250                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data   2155981250                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total   2155981250                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    216654933                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       216654933                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    216654933                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      216654933                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.000235                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.000235                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.000235                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.000235                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 42426.377984                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 42426.377984                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 42426.377984                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 42426.377984                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                  266                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks          61833                       # number of writebacks
system.cpu.l1d.writebacks::total                61833                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data         6297                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total           6297                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data         6297                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total          6297                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data        44520                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total        44520                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data        44520                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher        32305                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total        76825                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data   1973461250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total   1973461250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data   1973461250                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher   3181015713                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total   5154476963                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.000205                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.000205                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.000355                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 44327.521339                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 44327.521339                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 44327.521339                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 98468.215849                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 67093.745044                       # average overall mshr miss latency
system.cpu.l1d.replacements                     76313                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      149421304                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          149421304                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data        22353                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total            22353                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data    536053500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total    536053500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    149443657                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      149443657                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.000150                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.000150                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 23981.277681                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 23981.277681                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total             4                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data        22349                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total        22349                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data    530446750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total    530446750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 23734.697302                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 23734.697302                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      67182812                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          67182812                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data        28464                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total           28464                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data   1619927750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total   1619927750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     67211276                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      67211276                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.000424                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.000424                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 56911.458333                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 56911.458333                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data         6293                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total         6293                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data        22171                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total        22171                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data   1443014500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total   1443014500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.000330                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.000330                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 65085.674981                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 65085.674981                       # average WriteReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher        32305                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total        32305                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher   3181015713                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total   3181015713                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 98468.215849                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 98468.215849                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued              49623                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified          49623                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage             2697                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.933847                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs                8429899                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs                76313                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs               110.464783                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   311.452650                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher   200.481197                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.608306                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.391565                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999871                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022          207                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          305                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::3          167                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.404297                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.595703                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1733316289                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1733316289                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       673773366                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           673773366                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      673773366                       # number of overall hits
system.cpu.l1i.overall_hits::total          673773366                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          1706                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              1706                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         1706                       # number of overall misses
system.cpu.l1i.overall_misses::total             1706                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst     88206750                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total     88206750                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst     88206750                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total     88206750                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    673775072                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       673775072                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    673775072                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      673775072                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000003                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000003                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 51703.839390                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 51703.839390                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 51703.839390                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 51703.839390                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         1706                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         1706                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         1706                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         1706                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst     87780250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total     87780250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst     87780250                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total     87780250                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 51453.839390                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 51453.839390                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 51453.839390                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 51453.839390                       # average overall mshr miss latency
system.cpu.l1i.replacements                      1194                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      673773366                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          673773366                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         1706                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             1706                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst     88206750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total     88206750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    673775072                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      673775072                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000003                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 51703.839390                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 51703.839390                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         1706                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         1706                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst     87780250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total     87780250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 51453.839390                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 51453.839390                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.903908                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                 739278                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 1194                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               619.160804                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.903908                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999812                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999812                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           5390202282                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          5390202282                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 224851601250                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp            56360                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty       110644                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict          26556                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq           22171                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp          22171                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq        56360                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port       229963                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         4606                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total               234569                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port      8874112                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       109184                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total               8983296                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                          59693                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                  3123904                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples          138224                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.008530                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.091962                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0                137045     99.15%     99.15% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  1179      0.85%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total            138224                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy          55219030                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             0.0                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy         38412500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            0.0                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy           853000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst              52                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           14665                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher           80                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               14797                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             52                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          14665                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher           80                       # number of overall hits
system.l2cache.overall_hits::total              14797                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1654                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         29855                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher        32225                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             63734                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1654                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        29855                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher        32225                       # number of overall misses
system.l2cache.overall_misses::total            63734                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     86779500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   1910836000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher   3165690530                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5163306030                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     86779500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   1910836000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher   3165690530                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5163306030                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1706                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        44520                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher        32305                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           78531                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1706                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        44520                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher        32305                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          78531                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.969519                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.670597                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.997524                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.811578                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.969519                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.670597                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.997524                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.811578                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 52466.444982                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64003.885446                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 98237.099457                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81013.368532                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 52466.444982                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64003.885446                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 98237.099457                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81013.368532                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          48811                       # number of writebacks
system.l2cache.writebacks::total                48811                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1654                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        29855                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher        32225                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        63734                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1654                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        29855                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher        32225                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        63734                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     86366000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1903372250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher   3157634280                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   5147372530                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     86366000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1903372250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher   3157634280                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5147372530                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.969519                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.670597                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.997524                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.811578                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.969519                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.670597                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.997524                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.811578                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 52216.444982                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63753.885446                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 97987.099457                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 80763.368532                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 52216.444982                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63753.885446                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 97987.099457                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 80763.368532                       # average overall mshr miss latency
system.l2cache.replacements                     59693                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        61833                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        61833                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        61833                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        61833                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          591                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          591                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          943                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              943                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        21228                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          21228                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1429335500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1429335500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        22171                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        22171                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.957467                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.957467                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67332.556058                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67332.556058                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        21228                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        21228                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1424028500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1424028500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.957467                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.957467                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67082.556058                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67082.556058                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           52                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        13722                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher           80                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        13854                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1654                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8627                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher        32225                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        42506                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     86779500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    481500500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher   3165690530                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3733970530                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1706                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        22349                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher        32305                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        56360                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.969519                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.386013                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.997524                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.754187                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 52466.444982                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 55813.202736                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 98237.099457                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 87845.728368                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1654                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8627                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher        32225                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        42506                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     86366000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    479343750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher   3157634280                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3723344030                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.969519                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.386013                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.997524                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.754187                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 52216.444982                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55563.202736                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 97987.099457                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87595.728368                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4093.530508                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 147746                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                59693                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.475098                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    10.413776                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    15.216215                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2085.639483                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher  1982.261034                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002542                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.003715                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.509189                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.483950                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999397                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2011                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2085                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          336                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1635                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1630                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.490967                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.509033                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              2560397                       # Number of tag accesses
system.l2cache.tags.data_accesses             2560397                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples     48811.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1654.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     29824.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples     32225.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003839162000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          3017                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          3017                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               212635                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               45900                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        63734                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       48811                       # Number of write requests accepted
system.mem_ctrl.readBursts                      63734                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     48811                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        3.43                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.98                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  63734                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 48811                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    32877                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     8837                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     7871                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     7002                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     5259                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                     1439                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      285                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                      132                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     191                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     191                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     912                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1829                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    2778                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    2926                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    3025                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    3246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    3027                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    3051                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    3101                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    3560                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    3636                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    5219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    3402                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    3152                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    4145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                     258                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples         3017                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       21.114683                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.273003                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      76.425733                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127           2986     98.97%     98.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           28      0.93%     99.90% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           3017                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         3017                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.178654                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.162539                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.781226                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              2821     93.50%     93.50% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 3      0.10%     93.60% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               145      4.81%     98.41% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 9      0.30%     98.71% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 5      0.17%     98.87% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                11      0.36%     99.24% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                21      0.70%     99.93% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           3017                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                     1984                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  4078976                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               3123904                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                      18.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      13.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   224752296500                       # Total gap between requests
system.mem_ctrl.avgGap                     1996999.39                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       105856                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data      1908736                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher      2062400                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks      3123904                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 470781.615125367010                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 8488869.945283522829                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 9172271.794084010646                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 13893181.025323029608                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1654                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        29855                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher        32225                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks        48811                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     44602499                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data   1149837459                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher   2341800188                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 5727275093984                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     26966.44                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     38514.07                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     72670.29                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks 117335745.92                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       105856                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data      1910720                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher      2062400                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        4078976                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       105856                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       105856                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks      3123904                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total      3123904                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1654                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        29855                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher        32225                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           63734                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks        48811                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total          48811                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst        470782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data       8497694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher      9172272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total          18140747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst       470782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total       470782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     13893181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         13893181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     13893181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst       470782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data      8497694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher      9172272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total         32033928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 63703                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                48811                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0          4181                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          4091                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          3844                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3          4009                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4          4070                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5          3835                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6          3727                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7          3719                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8          3926                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9          3941                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10         4113                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11         4045                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12         4105                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13         3854                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14         4290                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15         3953                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0          3064                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1          3070                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2          2953                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3          3098                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4          3031                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5          2841                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6          2874                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7          2995                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8          2816                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9          3083                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10         3010                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11         3035                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12         3231                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13         3043                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14         3414                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15         3253                       # Per bank write bursts
system.mem_ctrl.dram.totQLat               2341808896                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              318515000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat          3536240146                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 36761.36                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            55511.36                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                47937                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits               43904                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             75.25                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            89.95                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples        20673                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   348.323707                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   188.381484                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   367.481675                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127         9434     45.63%     45.63% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255         2047      9.90%     55.54% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383         2989     14.46%     69.99% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511          519      2.51%     72.51% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639          713      3.45%     75.95% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767          436      2.11%     78.06% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895          576      2.79%     80.85% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023          633      3.06%     83.91% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         3326     16.09%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total        20673                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                4076992                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten             3123904                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW                18.131923                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                13.893181                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     0.25                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 0.14                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.11                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                81.63                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         73670520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy         39156810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       224738640                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy      124893720                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 17749573920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy   8401507020                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  79268061600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   105881602230                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    470.895478                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 205969030498                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7508280000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  11374290752                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy         73934700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy         39297225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy       230100780                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy      129899700                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 17749573920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy   8924437560                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  78827699040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   105974942925                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    471.310599                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 204820098249                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7508280000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  12523223001                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              42506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48811                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10294                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21228                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42506                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port       186573                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total       186573                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 186573                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port      7202880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total      7202880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7202880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             63734                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   63734    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               63734                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 224851601250                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            42917191                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           32100854                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
