-makelib xcelium_lib/util_vector_logic_v2_0_1 \
  "../../../../BCD_adder.srcs/sources_1/bd/FullAdder/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FullAdder/ip/FullAdder_util_vector_logic_0_0/sim/FullAdder_util_vector_logic_0_0.v" \
  "../../../bd/FullAdder/ip/FullAdder_HalfAdder_0_2/src/HalfAdder_util_vector_logic_0_0/sim/HalfAdder_util_vector_logic_0_0.v" \
  "../../../bd/FullAdder/ip/FullAdder_HalfAdder_0_2/src/HalfAdder_util_vector_logic_1_0/sim/HalfAdder_util_vector_logic_1_0.v" \
  "../../../bd/FullAdder/ipshared/94de/sim/HalfAdder.v" \
  "../../../bd/FullAdder/ip/FullAdder_HalfAdder_0_2/sim/FullAdder_HalfAdder_0_2.v" \
  "../../../bd/FullAdder/ip/FullAdder_HalfAdder_0_3/sim/FullAdder_HalfAdder_0_3.v" \
  "../../../bd/FullAdder/sim/FullAdder.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

