<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>v1.8.0.02Beta</td>
</tr>
<tr>
<td class="label">Series, Device, Package, Speed, Operating Conditions</td>
<td>GW2AR18, GW2AR-18, LQFP144, 8, COMMERCIAL</td>
</tr>
<tr>
<td class="label">Design Name</td>
<td>top</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.vm</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Report File</td>
<td>G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\pnr\fpga_project_1.tr.html</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jul 02 20:12:06 2018
</td>
</tr>
<tr>
<td class="label">Command Line</td>
<td>C:\Gowin\1.8\Pnr\bin\gowin.exe -do G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\pnr\cmd.do </td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2017 Gowin Semiconductor Corporation.                      All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>423</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1794</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk</td>
<td></td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>2.000</td>
<td>6.000</td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk</td>
<td></td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.000</td>
<td>62.500
<td>0.000</td>
<td>8.000</td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk</td>
<td></td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.000</td>
<td>41.667
<td>0.000</td>
<td>12.000</td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk</td>
<td>327.443(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>233.886(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.724</td>
<td>cnt_fast_Z[4]/Q</td>
<td>txd_Z[6]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>4.041</td>
</tr>
<tr>
<td>2</td>
<td>3.738</td>
<td>cnt_Z[7]/Q</td>
<td>txd_Z[1]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>4.027</td>
</tr>
<tr>
<td>3</td>
<td>3.875</td>
<td>cnt_fast_Z[2]/Q</td>
<td>txd_Z[4]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.890</td>
</tr>
<tr>
<td>4</td>
<td>3.890</td>
<td>cnt_fast_Z[4]/Q</td>
<td>txd_Z[0]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.875</td>
</tr>
<tr>
<td>5</td>
<td>3.890</td>
<td>cnt_fast_Z[4]/Q</td>
<td>txd_Z[2]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.875</td>
</tr>
<tr>
<td>6</td>
<td>4.264</td>
<td>cnt_Z[4]/Q</td>
<td>cnt_Z[6]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.501</td>
</tr>
<tr>
<td>7</td>
<td>4.531</td>
<td>cnt_fast_Z[3]/Q</td>
<td>txd_Z[7]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.234</td>
</tr>
<tr>
<td>8</td>
<td>4.582</td>
<td>cnt_fast_Z[0]/Q</td>
<td>cnt_fast_Z[3]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.183</td>
</tr>
<tr>
<td>9</td>
<td>4.603</td>
<td>cnt_fast_Z[1]/Q</td>
<td>txd_Z[5]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.162</td>
</tr>
<tr>
<td>10</td>
<td>4.608</td>
<td>cnt_fast_Z[0]/Q</td>
<td>cnt_Z[1]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.157</td>
</tr>
<tr>
<td>11</td>
<td>4.617</td>
<td>cnt_fast_Z[4]/Q</td>
<td>txd_Z[3]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.148</td>
</tr>
<tr>
<td>12</td>
<td>4.634</td>
<td>cnt_fast_Z[0]/Q</td>
<td>cnt_3_rep1_Z/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.131</td>
</tr>
<tr>
<td>13</td>
<td>4.728</td>
<td>cnt_Z[4]/Q</td>
<td>cnt_4_rep1_Z/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.037</td>
</tr>
<tr>
<td>14</td>
<td>4.728</td>
<td>cnt_Z[4]/Q</td>
<td>cnt_Z[4]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.037</td>
</tr>
<tr>
<td>15</td>
<td>4.790</td>
<td>cnt_Z[7]/Q</td>
<td>txd_Z[3]/RESET</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.975</td>
</tr>
<tr>
<td>16</td>
<td>4.831</td>
<td>cnt_Z[7]/Q</td>
<td>txd_Z[5]/RESET</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.934</td>
</tr>
<tr>
<td>17</td>
<td>4.831</td>
<td>cnt_Z[7]/Q</td>
<td>txd_Z[7]/RESET</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.934</td>
</tr>
<tr>
<td>18</td>
<td>4.888</td>
<td>cnt_fast_Z[4]/Q</td>
<td>tx_en_0_Z/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.877</td>
</tr>
<tr>
<td>19</td>
<td>4.901</td>
<td>cnt_fast_Z[0]/Q</td>
<td>cnt_fast_Z[1]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>20</td>
<td>4.940</td>
<td>cnt_fast_Z[0]/Q</td>
<td>cnt_0_rep1_Z/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.825</td>
</tr>
<tr>
<td>21</td>
<td>4.975</td>
<td>cnt_fast_Z[0]/Q</td>
<td>cnt_1_rep1_Z/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.790</td>
</tr>
<tr>
<td>22</td>
<td>5.005</td>
<td>cnt_Z[4]/Q</td>
<td>cnt_fast_Z[4]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.760</td>
</tr>
<tr>
<td>23</td>
<td>5.027</td>
<td>cnt_Z[4]/Q</td>
<td>cnt_fast_Z[5]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.738</td>
</tr>
<tr>
<td>24</td>
<td>5.283</td>
<td>cnt_Z[4]/Q</td>
<td>cnt_Z[9]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.482</td>
</tr>
<tr>
<td>25</td>
<td>5.319</td>
<td>cnt_Z[4]/Q</td>
<td>cnt_Z[8]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.446</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.307</td>
<td>txd_Z[2]/Q</td>
<td>u_rgmii2gmii/txd_buf_Z[2]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>2</td>
<td>0.312</td>
<td>tx_en_buf_Z[0]/Q</td>
<td>tx_en_buf_Z[1]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.440</td>
<td>txd_Z[1]/Q</td>
<td>u_rgmii2gmii/txd_buf_Z[1]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>4</td>
<td>0.451</td>
<td>txd_Z[4]/Q</td>
<td>u_rgmii2gmii/txd_buf_Z[4]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>5</td>
<td>0.556</td>
<td>cnt0_Z[18]/Q</td>
<td>cnt0_Z[18]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>6</td>
<td>0.556</td>
<td>cnt0_Z[12]/Q</td>
<td>cnt0_Z[12]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>7</td>
<td>0.556</td>
<td>cnt0_Z[14]/Q</td>
<td>cnt0_Z[14]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>8</td>
<td>0.556</td>
<td>cnt0_Z[8]/Q</td>
<td>cnt0_Z[8]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>9</td>
<td>0.557</td>
<td>rx_cnt_Z[4]/Q</td>
<td>rx_cnt_Z[4]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>10</td>
<td>0.557</td>
<td>rx_cnt_Z[8]/Q</td>
<td>rx_cnt_Z[8]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>11</td>
<td>0.557</td>
<td>rx_cnt_Z[10]/Q</td>
<td>rx_cnt_Z[10]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>12</td>
<td>0.557</td>
<td>tx_cnt_Z[14]/Q</td>
<td>tx_cnt_Z[14]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>13</td>
<td>0.557</td>
<td>tx_cnt_Z[8]/Q</td>
<td>tx_cnt_Z[8]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>14</td>
<td>0.557</td>
<td>cnt0_Z[0]/Q</td>
<td>cnt0_Z[0]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>15</td>
<td>0.557</td>
<td>cnt0_Z[2]/Q</td>
<td>cnt0_Z[2]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>16</td>
<td>0.557</td>
<td>cnt0_Z[6]/Q</td>
<td>cnt0_Z[6]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>17</td>
<td>0.557</td>
<td>rx_cnt_Z[2]/Q</td>
<td>rx_cnt_Z[2]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>18</td>
<td>0.557</td>
<td>tx_cnt_Z[4]/Q</td>
<td>tx_cnt_Z[4]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>19</td>
<td>0.557</td>
<td>cnt_Z[8]/Q</td>
<td>cnt_Z[8]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>20</td>
<td>0.557</td>
<td>tx_cnt_Z[2]/Q</td>
<td>tx_cnt_Z[2]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>21</td>
<td>0.557</td>
<td>tx_cnt_Z[10]/Q</td>
<td>tx_cnt_Z[10]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>22</td>
<td>0.557</td>
<td>rx_cnt_Z[14]/Q</td>
<td>rx_cnt_Z[14]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>23</td>
<td>0.562</td>
<td>txd_Z[3]/Q</td>
<td>u_rgmii2gmii/txd_buf_Z[3]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>24</td>
<td>0.575</td>
<td>txd_Z[0]/Q</td>
<td>u_rgmii2gmii/txd_buf_Z[0]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>25</td>
<td>0.575</td>
<td>txd_Z[7]/Q</td>
<td>u_rgmii2gmii/txd_buf_Z[7]/D</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>txd_Z[2]</td>
</tr>
<tr>
<td>2</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>txd_Z[0]</td>
</tr>
<tr>
<td>3</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>cnt_Z[3]</td>
</tr>
<tr>
<td>4</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td>5</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>txd_Z[3]</td>
</tr>
<tr>
<td>6</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>txd_Z[5]</td>
</tr>
<tr>
<td>7</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td>8</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>tx_en_0_Z</td>
</tr>
<tr>
<td>9</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>txd_Z[7]</td>
</tr>
<tr>
<td>10</td>
<td>2.120</td>
<td>3.120</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
<td>cnt_Z[4]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>cnt_fast_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">cnt_fast_Z[4]/Q</td>
</tr>
<tr>
<td>4.176</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>txd_2_7_0_.m83/I3</td>
</tr>
<tr>
<td>4.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">txd_2_7_0_.m83/F</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>txd_2_7_0_.m85/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">txd_2_7_0_.m85/O</td>
</tr>
<tr>
<td>5.495</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>txd_2_7_0_.m89/I2</td>
</tr>
<tr>
<td>5.948</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td style=" background: #97FFFF;">txd_2_7_0_.m89/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>txd_3_0[6]/I1</td>
</tr>
<tr>
<td>7.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">txd_3_0[6]/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">txd_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>txd_Z[6]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[6]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>txd_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.660, 41.083%; route: 2.149, 53.175%; tC2Q: 0.232, 5.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[7]/Q</td>
</tr>
<tr>
<td>4.263</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>txd_3_i_o3_0_0_sn_cZ[7]/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_sn_cZ[7]/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>txd_3_i_o3_0_0_mb_mb_RNO[7]/I3</td>
</tr>
<tr>
<td>5.354</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_mb_mb_RNO[7]/F</td>
</tr>
<tr>
<td>5.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>txd_3_i_o3_0_0_mb_mb[7]/I0</td>
</tr>
<tr>
<td>5.457</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_mb_mb[7]/O</td>
</tr>
<tr>
<td>5.880</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>txd_3_1_cZ[1]/I3</td>
</tr>
<tr>
<td>6.251</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">txd_3_1_cZ[1]/F</td>
</tr>
<tr>
<td>6.498</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>txd_3_cZ[1]/I3</td>
</tr>
<tr>
<td>7.047</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">txd_3_cZ[1]/F</td>
</tr>
<tr>
<td>7.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" font-weight:bold;">txd_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>txd_Z[1]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[1]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>txd_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 48.122%; route: 1.857, 46.118%; tC2Q: 0.232, 5.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>cnt_fast_Z[2]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[2]/Q</td>
</tr>
<tr>
<td>3.920</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>txd_2_7_0_.m13/I1</td>
</tr>
<tr>
<td>4.291</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">txd_2_7_0_.m13/F</td>
</tr>
<tr>
<td>5.051</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>txd_2_7_0_.m71/I2</td>
</tr>
<tr>
<td>5.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">txd_2_7_0_.m71/F</td>
</tr>
<tr>
<td>5.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td>txd_2_7_0_.m72/I1</td>
</tr>
<tr>
<td>5.671</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td style=" background: #97FFFF;">txd_2_7_0_.m72/O</td>
</tr>
<tr>
<td>6.361</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>txd_3_0[4]/I1</td>
</tr>
<tr>
<td>6.910</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">txd_3_0[4]/F</td>
</tr>
<tr>
<td>6.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" font-weight:bold;">txd_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>txd_Z[4]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[4]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>txd_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 39.584%; route: 2.118, 54.453%; tC2Q: 0.232, 5.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>cnt_fast_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">cnt_fast_Z[4]/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>cnt_fast_RNIT4L1[5]/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">cnt_fast_RNIT4L1[5]/F</td>
</tr>
<tr>
<td>4.852</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>cnt_3_rep1_RNITPC71/S0</td>
</tr>
<tr>
<td>5.103</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">cnt_3_rep1_RNITPC71/O</td>
</tr>
<tr>
<td>5.505</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>cnt_RNIVV973[6]/I3</td>
</tr>
<tr>
<td>6.060</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C31[1][B]</td>
<td style=" background: #97FFFF;">cnt_RNIVV973[6]/F</td>
</tr>
<tr>
<td>6.325</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>txd_3_0[0]/I2</td>
</tr>
<tr>
<td>6.895</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">txd_3_0[0]/F</td>
</tr>
<tr>
<td>6.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">txd_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>txd_Z[0]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[0]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>txd_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.893, 48.852%; route: 1.750, 45.161%; tC2Q: 0.232, 5.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>cnt_fast_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">cnt_fast_Z[4]/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>cnt_fast_RNIT4L1[5]/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">cnt_fast_RNIT4L1[5]/F</td>
</tr>
<tr>
<td>4.852</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>cnt_3_rep1_RNITPC71/S0</td>
</tr>
<tr>
<td>5.103</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">cnt_3_rep1_RNITPC71/O</td>
</tr>
<tr>
<td>5.505</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>cnt_RNIVV973[6]/I3</td>
</tr>
<tr>
<td>6.060</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C31[1][B]</td>
<td style=" background: #97FFFF;">cnt_RNIVV973[6]/F</td>
</tr>
<tr>
<td>6.325</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>txd_3_0[2]/I2</td>
</tr>
<tr>
<td>6.895</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">txd_3_0[2]/F</td>
</tr>
<tr>
<td>6.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" font-weight:bold;">txd_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>txd_Z[2]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[2]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>txd_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.893, 48.852%; route: 1.750, 45.161%; tC2Q: 0.232, 5.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[4]/Q</td>
</tr>
<tr>
<td>4.321</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>cnt_1_cry_4_0/I0</td>
</tr>
<tr>
<td>4.891</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_4_0/COUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>cnt_1_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.926</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>cnt_1_cry_6_0/CIN</td>
</tr>
<tr>
<td>5.396</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_6_0/SUM</td>
</tr>
<tr>
<td>6.521</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>cnt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.075, 30.710%; route: 2.194, 62.663%; tC2Q: 0.232, 6.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>cnt_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[3]/Q</td>
</tr>
<tr>
<td>3.922</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>txd_2_7_0_.m17_bm_1_cZ/I3</td>
</tr>
<tr>
<td>4.471</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">txd_2_7_0_.m17_bm_1_cZ/F</td>
</tr>
<tr>
<td>4.472</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[3][B]</td>
<td>txd_2_7_0_.m17_bm/I3</td>
</tr>
<tr>
<td>5.027</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[3][B]</td>
<td style=" background: #97FFFF;">txd_2_7_0_.m17_bm/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>txd_2_7_0_.m17/I1</td>
</tr>
<tr>
<td>5.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">txd_2_7_0_.m17/O</td>
</tr>
<tr>
<td>5.792</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>txd_RNO[7]/I2</td>
</tr>
<tr>
<td>6.254</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">txd_RNO[7]/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">txd_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>txd_Z[7]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[7]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>txd_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.669, 51.602%; route: 1.333, 41.225%; tC2Q: 0.232, 7.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_fast_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cnt_fast_Z[0]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[0]/Q</td>
</tr>
<tr>
<td>3.683</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>cnt_1_cry_0_0/I0</td>
</tr>
<tr>
<td>4.253</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_0_0/COUT</td>
</tr>
<tr>
<td>4.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>cnt_1_cry_1_0/CIN</td>
</tr>
<tr>
<td>4.288</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_1_0/COUT</td>
</tr>
<tr>
<td>4.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>cnt_1_cry_2_0/CIN</td>
</tr>
<tr>
<td>4.323</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_2_0/COUT</td>
</tr>
<tr>
<td>4.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>cnt_1_cry_3_0/CIN</td>
</tr>
<tr>
<td>4.793</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_3_0/SUM</td>
</tr>
<tr>
<td>6.203</td>
<td>1.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>cnt_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_fast_Z[3]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>cnt_fast_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 34.887%; route: 1.840, 57.824%; tC2Q: 0.232, 7.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>cnt_fast_Z[1]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">cnt_fast_Z[1]/Q</td>
</tr>
<tr>
<td>3.922</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>txd_3_1_N_2L1_cZ/I1</td>
</tr>
<tr>
<td>4.492</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">txd_3_1_N_2L1_cZ/F</td>
</tr>
<tr>
<td>4.494</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>txd_3_1_N_3L3_cZ/I2</td>
</tr>
<tr>
<td>4.865</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">txd_3_1_N_3L3_cZ/F</td>
</tr>
<tr>
<td>4.869</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>txd_3_1[5]/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">txd_3_1[5]/F</td>
</tr>
<tr>
<td>5.611</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>txd_RNO[5]/I2</td>
</tr>
<tr>
<td>6.181</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">txd_RNO[5]/F</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">txd_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>txd_Z[5]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[5]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>txd_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.081, 65.821%; route: 0.849, 26.841%; tC2Q: 0.232, 7.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cnt_fast_Z[0]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[0]/Q</td>
</tr>
<tr>
<td>3.683</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>cnt_1_cry_0_0/I0</td>
</tr>
<tr>
<td>4.253</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_0_0/COUT</td>
</tr>
<tr>
<td>4.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>cnt_1_cry_1_0/CIN</td>
</tr>
<tr>
<td>4.723</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_1_0/SUM</td>
</tr>
<tr>
<td>6.177</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_Z[1]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.040, 32.944%; route: 1.885, 59.706%; tC2Q: 0.232, 7.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>cnt_fast_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">cnt_fast_Z[4]/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>cnt_fast_RNIT4L1[5]/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">cnt_fast_RNIT4L1[5]/F</td>
</tr>
<tr>
<td>4.852</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>cnt_3_rep1_RNITPC71_0/S0</td>
</tr>
<tr>
<td>5.103</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">cnt_3_rep1_RNITPC71_0/O</td>
</tr>
<tr>
<td>5.619</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>txd_RNO[3]/I1</td>
</tr>
<tr>
<td>6.168</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">txd_RNO[3]/F</td>
</tr>
<tr>
<td>6.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">txd_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>txd_Z[3]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[3]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>txd_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.317, 41.837%; route: 1.599, 50.793%; tC2Q: 0.232, 7.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_3_rep1_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cnt_fast_Z[0]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[0]/Q</td>
</tr>
<tr>
<td>3.683</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>cnt_1_cry_0_0/I0</td>
</tr>
<tr>
<td>4.253</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_0_0/COUT</td>
</tr>
<tr>
<td>4.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>cnt_1_cry_1_0/CIN</td>
</tr>
<tr>
<td>4.288</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_1_0/COUT</td>
</tr>
<tr>
<td>4.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>cnt_1_cry_2_0/CIN</td>
</tr>
<tr>
<td>4.323</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_2_0/COUT</td>
</tr>
<tr>
<td>4.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>cnt_1_cry_3_0/CIN</td>
</tr>
<tr>
<td>4.793</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_3_0/SUM</td>
</tr>
<tr>
<td>6.151</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">cnt_3_rep1_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>cnt_3_rep1_Z/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_3_rep1_Z</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>cnt_3_rep1_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 35.465%; route: 1.789, 57.125%; tC2Q: 0.232, 7.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_4_rep1_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[4]/Q</td>
</tr>
<tr>
<td>4.321</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>cnt_1_cry_4_0/I0</td>
</tr>
<tr>
<td>4.876</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_4_0/SUM</td>
</tr>
<tr>
<td>6.056</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">cnt_4_rep1_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>cnt_4_rep1_Z/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_4_rep1_Z</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>cnt_4_rep1_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.276%; route: 2.250, 74.084%; tC2Q: 0.232, 7.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[4]/Q</td>
</tr>
<tr>
<td>4.321</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>cnt_1_cry_4_0/I0</td>
</tr>
<tr>
<td>4.876</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_4_0/SUM</td>
</tr>
<tr>
<td>6.056</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_Z[4]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.276%; route: 2.250, 74.084%; tC2Q: 0.232, 7.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[7]/Q</td>
</tr>
<tr>
<td>4.263</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>txd_3_i_o3_0_0_sn_cZ[7]/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_sn_cZ[7]/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>txd_3_i_o3_0_0_mb_mb_RNO[7]/I3</td>
</tr>
<tr>
<td>5.363</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_mb_mb_RNO[7]/F</td>
</tr>
<tr>
<td>5.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>txd_3_i_o3_0_0_mb_mb[7]/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_mb_mb[7]/O</td>
</tr>
<tr>
<td>5.995</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">txd_Z[3]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>txd_Z[3]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[3]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>txd_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.029, 34.591%; route: 1.714, 57.610%; tC2Q: 0.232, 7.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[7]/Q</td>
</tr>
<tr>
<td>4.263</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>txd_3_i_o3_0_0_sn_cZ[7]/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_sn_cZ[7]/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>txd_3_i_o3_0_0_mb_mb_RNO[7]/I3</td>
</tr>
<tr>
<td>5.363</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_mb_mb_RNO[7]/F</td>
</tr>
<tr>
<td>5.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>txd_3_i_o3_0_0_mb_mb[7]/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_mb_mb[7]/O</td>
</tr>
<tr>
<td>5.954</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">txd_Z[5]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>txd_Z[5]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[5]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>txd_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.029, 35.072%; route: 1.673, 57.021%; tC2Q: 0.232, 7.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[7]/Q</td>
</tr>
<tr>
<td>4.263</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>txd_3_i_o3_0_0_sn_cZ[7]/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_sn_cZ[7]/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>txd_3_i_o3_0_0_mb_mb_RNO[7]/I3</td>
</tr>
<tr>
<td>5.363</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_mb_mb_RNO[7]/F</td>
</tr>
<tr>
<td>5.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>txd_3_i_o3_0_0_mb_mb[7]/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">txd_3_i_o3_0_0_mb_mb[7]/O</td>
</tr>
<tr>
<td>5.954</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">txd_Z[7]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>txd_Z[7]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_Z[7]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>txd_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.029, 35.072%; route: 1.673, 57.021%; tC2Q: 0.232, 7.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_en_0_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>cnt_fast_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">cnt_fast_Z[4]/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>cnt_fast_RNIT4L1[5]/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">cnt_fast_RNIT4L1[5]/F</td>
</tr>
<tr>
<td>4.852</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>cnt_3_rep1_RNITPC71_0/S0</td>
</tr>
<tr>
<td>5.103</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">cnt_3_rep1_RNITPC71_0/O</td>
</tr>
<tr>
<td>5.526</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>tx_en_0_RNO/I0</td>
</tr>
<tr>
<td>5.897</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">tx_en_0_RNO/F</td>
</tr>
<tr>
<td>5.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">tx_en_0_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>tx_en_0_Z/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_en_0_Z</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>tx_en_0_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.139, 39.589%; route: 1.506, 52.347%; tC2Q: 0.232, 8.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_fast_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cnt_fast_Z[0]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[0]/Q</td>
</tr>
<tr>
<td>3.683</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>cnt_1_cry_0_0/I0</td>
</tr>
<tr>
<td>4.253</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_0_0/COUT</td>
</tr>
<tr>
<td>4.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>cnt_1_cry_1_0/CIN</td>
</tr>
<tr>
<td>4.723</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_1_0/SUM</td>
</tr>
<tr>
<td>5.884</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">cnt_fast_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>cnt_fast_Z[1]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_fast_Z[1]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>cnt_fast_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.040, 36.313%; route: 1.592, 55.587%; tC2Q: 0.232, 8.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0_rep1_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cnt_fast_Z[0]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[0]/Q</td>
</tr>
<tr>
<td>3.683</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>cnt_1_cry_0_0/I0</td>
</tr>
<tr>
<td>4.238</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_0_0/SUM</td>
</tr>
<tr>
<td>5.845</td>
<td>1.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">cnt_0_rep1_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>cnt_0_rep1_Z/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0_rep1_Z</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>cnt_0_rep1_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.645%; route: 2.038, 72.143%; tC2Q: 0.232, 8.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_fast_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1_rep1_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cnt_fast_Z[0]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[0]/Q</td>
</tr>
<tr>
<td>3.683</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>cnt_1_cry_0_0/I0</td>
</tr>
<tr>
<td>4.253</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_0_0/COUT</td>
</tr>
<tr>
<td>4.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>cnt_1_cry_1_0/CIN</td>
</tr>
<tr>
<td>4.723</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_1_0/SUM</td>
</tr>
<tr>
<td>5.809</td>
<td>1.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cnt_1_rep1_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cnt_1_rep1_Z/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_1_rep1_Z</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cnt_1_rep1_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.040, 37.280%; route: 1.518, 54.403%; tC2Q: 0.232, 8.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_fast_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[4]/Q</td>
</tr>
<tr>
<td>4.321</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>cnt_1_cry_4_0/I0</td>
</tr>
<tr>
<td>4.876</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_4_0/SUM</td>
</tr>
<tr>
<td>5.780</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">cnt_fast_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>cnt_fast_Z[4]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_fast_Z[4]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>cnt_fast_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.108%; route: 1.973, 71.486%; tC2Q: 0.232, 8.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_fast_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[4]/Q</td>
</tr>
<tr>
<td>4.321</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>cnt_1_cry_4_0/I0</td>
</tr>
<tr>
<td>4.891</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_4_0/COUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>cnt_1_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.361</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_5_0/SUM</td>
</tr>
<tr>
<td>5.757</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">cnt_fast_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>cnt_fast_Z[5]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_fast_Z[5]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>cnt_fast_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.040, 37.988%; route: 1.466, 53.538%; tC2Q: 0.232, 8.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[4]/Q</td>
</tr>
<tr>
<td>4.321</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>cnt_1_cry_4_0/I0</td>
</tr>
<tr>
<td>4.891</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_4_0/COUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>cnt_1_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.926</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>cnt_1_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.961</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>cnt_1_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.996</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_7_0/COUT</td>
</tr>
<tr>
<td>4.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>cnt_1_cry_8_0/CIN</td>
</tr>
<tr>
<td>5.031</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_8_0/COUT</td>
</tr>
<tr>
<td>5.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>cnt_1_s_9_0/CIN</td>
</tr>
<tr>
<td>5.501</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">cnt_1_s_9_0/SUM</td>
</tr>
<tr>
<td>5.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>cnt_Z[9]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_Z[9]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>cnt_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 47.583%; route: 1.069, 43.067%; tC2Q: 0.232, 9.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">cnt_Z[4]/Q</td>
</tr>
<tr>
<td>4.321</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>cnt_1_cry_4_0/I0</td>
</tr>
<tr>
<td>4.891</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_4_0/COUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>cnt_1_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.926</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>cnt_1_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.961</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>cnt_1_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.996</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">cnt_1_cry_7_0/COUT</td>
</tr>
<tr>
<td>4.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>cnt_1_cry_8_0/CIN</td>
</tr>
<tr>
<td>5.466</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_8_0/SUM</td>
</tr>
<tr>
<td>5.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>11.020</td>
<td>3.020</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_Z[8]</td>
</tr>
<tr>
<td>10.785</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>cnt_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.146, 46.829%; route: 1.069, 43.687%; tC2Q: 0.232, 9.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>txd_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgmii2gmii/txd_buf_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>txd_Z[2]/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C29[1][B]</td>
<td style=" font-weight:bold;">txd_Z[2]/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" font-weight:bold;">u_rgmii2gmii/txd_buf_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u_rgmii2gmii/txd_buf_Z[2]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/txd_buf_Z[2]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u_rgmii2gmii/txd_buf_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_en_buf_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_en_buf_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>tx_en_buf_Z[0]/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" font-weight:bold;">tx_en_buf_Z[0]/Q</td>
</tr>
<tr>
<td>2.723</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">tx_en_buf_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>tx_en_buf_Z[1]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_en_buf_Z[1]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>tx_en_buf_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>txd_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgmii2gmii/txd_buf_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>txd_Z[1]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C31[0][B]</td>
<td style=" font-weight:bold;">txd_Z[1]/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td style=" font-weight:bold;">u_rgmii2gmii/txd_buf_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>u_rgmii2gmii/txd_buf_Z[1]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/txd_buf_Z[1]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>u_rgmii2gmii/txd_buf_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>txd_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgmii2gmii/txd_buf_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>txd_Z[4]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C29[1][A]</td>
<td style=" font-weight:bold;">txd_Z[4]/Q</td>
</tr>
<tr>
<td>2.863</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">u_rgmii2gmii/txd_buf_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>u_rgmii2gmii/txd_buf_Z[4]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/txd_buf_Z[4]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>u_rgmii2gmii/txd_buf_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt0_Z[18]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt0_Z[18]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>cnt0_Z[18]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">cnt0_Z[18]/Q</td>
</tr>
<tr>
<td>2.604</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C27[0][B]</td>
<td>cnt0_1_cry_18_0/I0</td>
</tr>
<tr>
<td>2.968</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">cnt0_1_cry_18_0/SUM</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">cnt0_Z[18]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>cnt0_Z[18]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt0_Z[18]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>cnt0_Z[18]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.172%; route: 0.001, 0.215%; tC2Q: 0.202, 35.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt0_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt0_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>cnt0_Z[12]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">cnt0_Z[12]/Q</td>
</tr>
<tr>
<td>2.604</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C26[0][B]</td>
<td>cnt0_1_cry_12_0/I0</td>
</tr>
<tr>
<td>2.968</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">cnt0_1_cry_12_0/SUM</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">cnt0_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>cnt0_Z[12]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt0_Z[12]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>cnt0_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.172%; route: 0.001, 0.215%; tC2Q: 0.202, 35.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt0_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt0_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cnt0_Z[14]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">cnt0_Z[14]/Q</td>
</tr>
<tr>
<td>2.604</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td>cnt0_1_cry_14_0/I0</td>
</tr>
<tr>
<td>2.968</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cnt0_1_cry_14_0/SUM</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">cnt0_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cnt0_Z[14]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt0_Z[14]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cnt0_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.172%; route: 0.001, 0.215%; tC2Q: 0.202, 35.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt0_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt0_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>cnt0_Z[8]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" font-weight:bold;">cnt0_Z[8]/Q</td>
</tr>
<tr>
<td>2.604</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C25[1][B]</td>
<td>cnt0_1_cry_8_0/I0</td>
</tr>
<tr>
<td>2.968</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" background: #97FFFF;">cnt0_1_cry_8_0/SUM</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" font-weight:bold;">cnt0_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>cnt0_Z[8]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt0_Z[8]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>cnt0_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.172%; route: 0.001, 0.215%; tC2Q: 0.202, 35.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>rx_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C31[1][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][B]</td>
<td>rx_cnt_cry_0[4]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">rx_cnt_cry_0[4]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>rx_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rx_cnt_Z[4]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>rx_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>rx_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[8]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C32[0][B]</td>
<td>rx_cnt_cry_0[8]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">rx_cnt_cry_0[8]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>rx_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rx_cnt_Z[8]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>rx_cnt_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>rx_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[10]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][B]</td>
<td>rx_cnt_cry_0[10]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">rx_cnt_cry_0[10]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>rx_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rx_cnt_Z[10]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>rx_cnt_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_cnt_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>tx_cnt_Z[14]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[14]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[0][B]</td>
<td>tx_cnt_cry_0[14]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">tx_cnt_cry_0[14]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>tx_cnt_Z[14]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_cnt_Z[14]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>tx_cnt_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>tx_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[8]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>tx_cnt_cry_0[8]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">tx_cnt_cry_0[8]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>tx_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_cnt_Z[8]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>tx_cnt_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt0_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt0_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td>cnt0_Z[0]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C24[0][B]</td>
<td style=" font-weight:bold;">cnt0_Z[0]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C24[0][B]</td>
<td>cnt0_1_cry_0_0/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td style=" background: #97FFFF;">cnt0_1_cry_0_0/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td style=" font-weight:bold;">cnt0_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td>cnt0_Z[0]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt0_Z[0]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[0][B]</td>
<td>cnt0_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt0_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt0_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>cnt0_Z[2]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C24[1][B]</td>
<td style=" font-weight:bold;">cnt0_Z[2]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C24[1][B]</td>
<td>cnt0_1_cry_2_0/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td style=" background: #97FFFF;">cnt0_1_cry_2_0/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td style=" font-weight:bold;">cnt0_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>cnt0_Z[2]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt0_Z[2]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>cnt0_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt0_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt0_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>cnt0_Z[6]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">cnt0_Z[6]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C25[0][B]</td>
<td>cnt0_1_cry_6_0/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" background: #97FFFF;">cnt0_1_cry_6_0/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">cnt0_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>cnt0_Z[6]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt0_Z[6]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>cnt0_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>rx_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[0][B]</td>
<td>rx_cnt_cry_0[2]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">rx_cnt_cry_0[2]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>rx_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rx_cnt_Z[2]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>rx_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>tx_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[1][B]</td>
<td>tx_cnt_cry_0[4]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">tx_cnt_cry_0[4]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>tx_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_cnt_Z[4]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>tx_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[8]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>cnt_1_cry_8_0/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">cnt_1_cry_8_0/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_Z[8]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>cnt_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>tx_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[0][B]</td>
<td>tx_cnt_cry_0[2]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">tx_cnt_cry_0[2]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>tx_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_cnt_Z[2]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>tx_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>tx_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[10]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][B]</td>
<td>tx_cnt_cry_0[10]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">tx_cnt_cry_0[10]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">tx_cnt_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>tx_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_cnt_Z[10]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>tx_cnt_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_cnt_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_cnt_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>rx_cnt_Z[14]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[14]/Q</td>
</tr>
<tr>
<td>2.605</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C33[0][B]</td>
<td>rx_cnt_cry_0[14]/I0</td>
</tr>
<tr>
<td>2.969</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">rx_cnt_cry_0[14]/SUM</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">rx_cnt_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKIN.default_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOR7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>rx_cnt_Z[14]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rx_cnt_Z[14]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>rx_cnt_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>txd_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgmii2gmii/txd_buf_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>txd_Z[3]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">txd_Z[3]/Q</td>
</tr>
<tr>
<td>2.974</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" font-weight:bold;">u_rgmii2gmii/txd_buf_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_rgmii2gmii/txd_buf_Z[3]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/txd_buf_Z[3]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_rgmii2gmii/txd_buf_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>txd_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgmii2gmii/txd_buf_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>txd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">txd_Z[0]/Q</td>
</tr>
<tr>
<td>2.986</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td style=" font-weight:bold;">u_rgmii2gmii/txd_buf_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>u_rgmii2gmii/txd_buf_Z[0]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/txd_buf_Z[0]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>u_rgmii2gmii/txd_buf_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>txd_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgmii2gmii/txd_buf_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>txd_Z[7]/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">txd_Z[7]/Q</td>
</tr>
<tr>
<td>2.986</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">u_rgmii2gmii/txd_buf_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>PLL_L[1]</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>u_rgmii2gmii/txd_buf_Z[7]/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgmii2gmii/txd_buf_Z[7]</td>
</tr>
<tr>
<td>2.411</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>u_rgmii2gmii/txd_buf_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>txd_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>txd_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>txd_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>txd_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>txd_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>txd_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>txd_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>txd_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_en_0_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>tx_en_0_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>tx_en_0_Z/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>txd_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>txd_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_Z[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.281</td>
<td>3.281</td>
<td>tCL</td>
<td>FF</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_Z[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>u_rgmii2gmii/U_PLL_TX/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_Z[4]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>61</td>
<td>clk_c</td>
<td>36.946</td>
<td>2.593</td>
</tr>
<tr>
<td>46</td>
<td>tx_clk_int</td>
<td>3.724</td>
<td>0.000</td>
</tr>
<tr>
<td>18</td>
<td>cnt_fast[2]</td>
<td>3.875</td>
<td>0.916</td>
</tr>
<tr>
<td>17</td>
<td>cnt_fast[1]</td>
<td>4.016</td>
<td>0.679</td>
</tr>
<tr>
<td>16</td>
<td>un2_rx_cnt</td>
<td>38.094</td>
<td>0.997</td>
</tr>
<tr>
<td>16</td>
<td>un2_tx_cnt</td>
<td>38.327</td>
<td>0.575</td>
</tr>
<tr>
<td>15</td>
<td>cnt[3]</td>
<td>4.576</td>
<td>1.139</td>
</tr>
<tr>
<td>15</td>
<td>cnt_fast[0]</td>
<td>4.080</td>
<td>0.939</td>
</tr>
<tr>
<td>12</td>
<td>cnt_2_rep1</td>
<td>4.483</td>
<td>0.682</td>
</tr>
<tr>
<td>11</td>
<td>cnt_fast[4]</td>
<td>3.724</td>
<td>0.924</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C30</td>
<td>0.611</td>
</tr>
<tr>
<td>R29C29</td>
<td>0.583</td>
</tr>
<tr>
<td>R26C29</td>
<td>0.472</td>
</tr>
<tr>
<td>R29C31</td>
<td>0.389</td>
</tr>
<tr>
<td>R27C29</td>
<td>0.361</td>
</tr>
<tr>
<td>R30C31</td>
<td>0.347</td>
</tr>
<tr>
<td>R30C30</td>
<td>0.347</td>
</tr>
<tr>
<td>R30C29</td>
<td>0.333</td>
</tr>
<tr>
<td>R27C31</td>
<td>0.306</td>
</tr>
<tr>
<td>R26C28</td>
<td>0.278</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
