

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Sep  2 13:46:03 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        matrixmul_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-sfva784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  5.865 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.573 us|  0.573 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrixmul_Pipeline_Row_Col_Product_fu_28  |matrixmul_Pipeline_Row_Col_Product  |       29|       29|  0.387 us|  0.387 us|   29|   29|       no|
        |grp_matrixmul_Pipeline_Row1_Col2_fu_38        |matrixmul_Pipeline_Row1_Col2        |       11|       11|  0.147 us|  0.147 us|   11|   11|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|      55|     436|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|      61|     499|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |grp_matrixmul_Pipeline_Row1_Col2_fu_38        |matrixmul_Pipeline_Row1_Col2        |        0|   1|  15|  139|    0|
    |grp_matrixmul_Pipeline_Row_Col_Product_fu_28  |matrixmul_Pipeline_Row_Col_Product  |        0|   1|  40|  297|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |Total                                         |                                    |        0|   2|  55|  436|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  26|          5|    1|          5|
    |res_address0  |  14|          3|    4|         12|
    |res_ce0       |  14|          3|    1|          3|
    |res_we0       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  63|         13|    7|         22|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |grp_matrixmul_Pipeline_Row1_Col2_fu_38_ap_start_reg        |  1|   0|    1|          0|
    |grp_matrixmul_Pipeline_Row_Col_Product_fu_28_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  6|   0|    6|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0     |  out|    4|   ap_memory|             a|         array|
|a_ce0          |  out|    1|   ap_memory|             a|         array|
|a_q0           |   in|    8|   ap_memory|             a|         array|
|b_address0     |  out|    4|   ap_memory|             b|         array|
|b_ce0          |  out|    1|   ap_memory|             b|         array|
|b_q0           |   in|    8|   ap_memory|             b|         array|
|res_address0   |  out|    4|   ap_memory|           res|         array|
|res_ce0        |  out|    1|   ap_memory|           res|         array|
|res_we0        |  out|    1|   ap_memory|           res|         array|
|res_d0         |  out|   16|   ap_memory|           res|         array|
|res_q0         |   in|   16|   ap_memory|           res|         array|
|res1_address0  |  out|    4|   ap_memory|          res1|         array|
|res1_ce0       |  out|    1|   ap_memory|          res1|         array|
|res1_we0       |  out|    1|   ap_memory|          res1|         array|
|res1_d0        |  out|   16|   ap_memory|          res1|         array|
|res1_address1  |  out|    4|   ap_memory|          res1|         array|
|res1_ce1       |  out|    1|   ap_memory|          res1|         array|
|res1_q1        |   in|   16|   ap_memory|          res1|         array|
+---------------+-----+-----+------------+--------------+--------------+

