#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 15 17:27:53 2019
# Process ID: 3532
# Current directory: i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1
# Command line: vivado.exe -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/top.vds
# Journal file: i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 332.785 ; gain = 125.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:89]
INFO: [Synth 8-3491] module 'packet_rx' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:33' bound to instance 'U1' of component 'packet_rx' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:585]
INFO: [Synth 8-638] synthesizing module 'packet_rx' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'packet_rx' (1#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:45]
INFO: [Synth 8-3491] module 'tx_u' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:19' bound to instance 'U3' of component 'tx_u' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:598]
INFO: [Synth 8-638] synthesizing module 'tx_u' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:73]
WARNING: [Synth 8-614] signal 'RST_ESB' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:407]
WARNING: [Synth 8-614] signal 'length_frame' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:417]
INFO: [Synth 8-3491] module 'sel_clk_Mod' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/sel_clk_Mod.vhd:12' bound to instance 'U1' of component 'sel_clk_Mod' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1476]
INFO: [Synth 8-638] synthesizing module 'sel_clk_Mod' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/sel_clk_Mod.vhd:24]
WARNING: [Synth 8-3848] Net clk_100T in module/entity sel_clk_Mod does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/sel_clk_Mod.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sel_clk_Mod' (2#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/sel_clk_Mod.vhd:24]
INFO: [Synth 8-3491] module 'tx2' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:17' bound to instance 'U2' of component 'TX2' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'tx2' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:30]
WARNING: [Synth 8-614] signal 'start_bit_cal' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:185]
WARNING: [Synth 8-614] signal 'word_len_bits' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:185]
WARNING: [Synth 8-614] signal 'FIX_LEN' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:185]
WARNING: [Synth 8-614] signal 'STOP_BIT_cal' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'tx2' (3#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:30]
INFO: [Synth 8-3491] module 'reset_generator' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_generator.vhd:33' bound to instance 'U3' of component 'reset_generator' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1502]
INFO: [Synth 8-638] synthesizing module 'reset_generator' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_generator.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'reset_generator' (4#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_generator.vhd:39]
INFO: [Synth 8-3491] module 'mac_data_bram' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/mac_data_bram_stub.vhdl:5' bound to instance 'U4' of component 'mac_data_bram' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1510]
INFO: [Synth 8-638] synthesizing module 'mac_data_bram' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/mac_data_bram_stub.vhdl:19]
INFO: [Synth 8-3491] module 'fifo1' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/fifo1_stub.vhdl:5' bound to instance 'U5' of component 'fifo1' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1525]
INFO: [Synth 8-638] synthesizing module 'fifo1' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/fifo1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'pulse_dist' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:33' bound to instance 'U6' of component 'pulse_dist' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1545]
INFO: [Synth 8-638] synthesizing module 'pulse_dist' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:63]
INFO: [Synth 8-3491] module 'ref_p' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:33' bound to instance 'u0' of component 'ref_p' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ref_p' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:38]
WARNING: [Synth 8-614] signal 'PRT' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ref_p' (5#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:38]
INFO: [Synth 8-3491] module 'trp_pulse' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:33' bound to instance 'u1' of component 'trp_pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:113]
INFO: [Synth 8-638] synthesizing module 'trp_pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:40]
WARNING: [Synth 8-614] signal 'start_trp' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:69]
WARNING: [Synth 8-614] signal 'P_W_TRP' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'trp_pulse' (6#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:40]
INFO: [Synth 8-3491] module 'RF1_Pulse' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:33' bound to instance 'u2' of component 'rf1_Pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:114]
INFO: [Synth 8-638] synthesizing module 'RF1_Pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:41]
WARNING: [Synth 8-614] signal 'start_trp' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:70]
WARNING: [Synth 8-614] signal 'P_W_TRP' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'RF1_Pulse' (7#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:41]
INFO: [Synth 8-3491] module 'RF1_Pulse' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:33' bound to instance 'u3' of component 'rf1_Pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:115]
INFO: [Synth 8-3491] module 'RF1_Pulse' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:33' bound to instance 'u4' of component 'rf1_Pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:116]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u5' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:41]
WARNING: [Synth 8-614] signal 'start_trp' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:69]
WARNING: [Synth 8-614] signal 'P_W_TRP' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Trig_Pulse_gen' (8#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:41]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u6' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:118]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u7' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:119]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u8' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:120]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u9' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:121]
WARNING: [Synth 8-614] signal 'beam_ini_gap' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:134]
WARNING: [Synth 8-614] signal 'beam_hop_gap' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'pulse_dist' (9#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:63]
INFO: [Synth 8-3491] module 'DUT_signal_modle' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:32' bound to instance 'u7' of component 'DUT_signal_modle' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1594]
INFO: [Synth 8-638] synthesizing module 'DUT_signal_modle' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:56]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:70]
INFO: [Synth 8-3491] module 'psu_on_off_100ms' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_0ff_100ms.vhd:33' bound to instance 'U_psu_on' of component 'psu_on_off_100ms' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:128]
INFO: [Synth 8-638] synthesizing module 'psu_on_off_100ms' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_0ff_100ms.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'psu_on_off_100ms' (10#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_0ff_100ms.vhd:39]
INFO: [Synth 8-3491] module 'psu_on_off_100ms' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_0ff_100ms.vhd:33' bound to instance 'U_psu_off' of component 'psu_on_off_100ms' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'DUT_signal_modle' (11#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:56]
WARNING: [Synth 8-3848] Net LEN_UMC in module/entity tx_u does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:42]
WARNING: [Synth 8-3848] Net Data_Valid_UMC in module/entity tx_u does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:43]
WARNING: [Synth 8-3848] Net rx_data in module/entity tx_u does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:47]
WARNING: [Synth 8-3848] Net TRIB_PDU_SYNC in module/entity tx_u does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'tx_u' (12#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:73]
INFO: [Synth 8-3491] module 'UART_MAC_BRIDGE_TOP' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:35' bound to instance 'U4' of component 'UART_MAC_BRIDGE_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:651]
INFO: [Synth 8-638] synthesizing module 'UART_MAC_BRIDGE_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:53]
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_MAC_TOP' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:34' bound to instance 'U1_UMC' of component 'uart_MAC_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:175]
INFO: [Synth 8-638] synthesizing module 'UART_MAC_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:59]
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_baud_gen.vhd:63' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:103]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_baud_gen.vhd:74]
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (13#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_baud_gen.vhd:74]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_rx_ctl.vhd:12' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:113]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_rx_ctl.vhd:33]
INFO: [Synth 8-3491] module 'fifo_data' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/fifo_data_stub.vhdl:5' bound to instance 'ce_name' of component 'fifo_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_rx_ctl.vhd:311]
INFO: [Synth 8-638] synthesizing module 'fifo_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/fifo_data_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (14#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_rx_ctl.vhd:33]
INFO: [Synth 8-3491] module 'meta_harden' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/meta_harden.vhd:58' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:145]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/meta_harden.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (15#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/meta_harden.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'UART_MAC_TOP' (16#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:59]
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_MAC_TOP' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:34' bound to instance 'U2_UMC' of component 'uart_MAC_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:198]
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_MAC_TOP' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:34' bound to instance 'U3_UMC' of component 'uart_MAC_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:220]
INFO: [Synth 8-3491] module 'UART_MAC_SCHEDULER' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:35' bound to instance 'Us_UMC' of component 'UART_MAC_SCHEDULER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:253]
INFO: [Synth 8-638] synthesizing module 'UART_MAC_SCHEDULER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:50]
WARNING: [Synth 8-614] signal 'Pld_len_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:149]
INFO: [Synth 8-3491] module 'WR_BUFFER_BANK' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:34' bound to instance 'U0_MSc' of component 'WR_BUFFER_BANK' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:609]
INFO: [Synth 8-638] synthesizing module 'WR_BUFFER_BANK' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:60]
INFO: [Synth 8-3491] module 'WR_BUFFER' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:36' bound to instance 'U0' of component 'WR_BUFFER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:130]
INFO: [Synth 8-638] synthesizing module 'WR_BUFFER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:61]
INFO: [Synth 8-226] default block is never used [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:305]
WARNING: [Synth 8-614] signal 'RST_WRB_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:303]
WARNING: [Synth 8-614] signal 'Rsp_Id_Len_Ld_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:303]
WARNING: [Synth 8-614] signal 'Ed_Cs' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:427]
WARNING: [Synth 8-614] signal 'DIN_RDY_WRB_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:427]
INFO: [Synth 8-3491] module 'fifo_wbb' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/fifo_wbb_stub.vhdl:5' bound to instance 'U0_WRB' of component 'FIFO_WBB' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:467]
INFO: [Synth 8-638] synthesizing module 'fifo_wbb' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/fifo_wbb_stub.vhdl:24]
INFO: [Synth 8-3491] module 'fifo_ll' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/fifo_ll_stub.vhdl:5' bound to instance 'U1_WRB' of component 'fifo_LL' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:487]
INFO: [Synth 8-638] synthesizing module 'fifo_ll' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/fifo_ll_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'WR_BUFFER' (17#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:61]
INFO: [Synth 8-3491] module 'WR_BUFFER' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:36' bound to instance 'U0' of component 'WR_BUFFER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:130]
INFO: [Synth 8-3491] module 'WR_BUFFER' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:36' bound to instance 'U0' of component 'WR_BUFFER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:130]
WARNING: [Synth 8-3848] Net Full_Fifo in module/entity WR_BUFFER_BANK does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:45]
WARNING: [Synth 8-3848] Net Empty_Fifo in module/entity WR_BUFFER_BANK does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:46]
WARNING: [Synth 8-3848] Net Prog_Full in module/entity WR_BUFFER_BANK does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:47]
WARNING: [Synth 8-3848] Net Prog_Empty in module/entity WR_BUFFER_BANK does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'WR_BUFFER_BANK' (18#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'UART_MAC_SCHEDULER' (19#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:50]
WARNING: [Synth 8-614] signal 'rx_data_mac_f' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:324]
WARNING: [Synth 8-614] signal 'word_length' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:324]
WARNING: [Synth 8-614] signal 'rx_data_mac_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:385]
WARNING: [Synth 8-614] signal 'word_length' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:385]
WARNING: [Synth 8-614] signal 'rx_data_mac_fb' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:447]
WARNING: [Synth 8-614] signal 'word_length' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:447]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_data_rdy_s_reg' and it is trimmed from '4' to '3' bits. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'UART_MAC_BRIDGE_TOP' (20#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:53]
INFO: [Synth 8-3491] module 'Packet_TX' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Packet_Tx.vhd:4' bound to instance 'U5' of component 'Packet_TX' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
INFO: [Synth 8-638] synthesizing module 'Packet_TX' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Packet_Tx.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Packet_TX' (21#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Packet_Tx.vhd:24]
INFO: [Synth 8-3491] module 'eth_rgmii' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:14' bound to instance 'mac1' of component 'eth_rgmii' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:687]
INFO: [Synth 8-638] synthesizing module 'eth_rgmii' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:55]
INFO: [Synth 8-3491] module 'mac_ip_example_design_clocks' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:60' bound to instance 'example_clocks' of component 'mac_ip_example_design_clocks' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:395]
INFO: [Synth 8-638] synthesizing module 'mac_ip_example_design_clocks' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:78]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFDS' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:138]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bufg_clkin1' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:145]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'lock_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:148]
INFO: [Synth 8-638] synthesizing module 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:84]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:126]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:138]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_sync_block' (22#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:84]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'mmcm_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:169]
INFO: [Synth 8-638] synthesizing module 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:87]
	Parameter INITIALISE bound to: 1'b1 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync0' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:109]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:121]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:145]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_reset_sync' (23#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:87]
INFO: [Synth 8-3491] module 'mac_ip_clk_wiz' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:71' bound to instance 'clock_generator' of component 'mac_ip_clk_wiz' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:181]
INFO: [Synth 8-638] synthesizing module 'mac_ip_clk_wiz' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:85]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:121]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:190]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:196]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout3_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_clk_wiz' (24#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_example_design_clocks' (25#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:78]
INFO: [Synth 8-3491] module 'mac_ip_example_design_resets' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:57' bound to instance 'example_resets' of component 'mac_ip_example_design_resets' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:426]
INFO: [Synth 8-638] synthesizing module 'mac_ip_example_design_resets' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:84]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'dcm_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:131]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'glbl_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:145]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'axi_lite_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:159]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'gtx_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:187]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'chk_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_example_design_resets' (26#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:84]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'rx_stats_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:478]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'tx_stats_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:520]
INFO: [Synth 8-3491] module 'mac_ip_axi_lite_sm' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/axi_lite_sm/mac_ip_axi_lite_sm.vhd:69' bound to instance 'axi_lite_controller' of component 'mac_ip_axi_lite_sm' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:567]
INFO: [Synth 8-638] synthesizing module 'mac_ip_axi_lite_sm' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/axi_lite_sm/mac_ip_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'update_speed_sync_inst' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/axi_lite_sm/mac_ip_axi_lite_sm.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_axi_lite_sm' (27#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/axi_lite_sm/mac_ip_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'mac_ip_fifo_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:93' bound to instance 'trimac_fifo_block' of component 'mac_ip_fifo_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:604]
INFO: [Synth 8-638] synthesizing module 'mac_ip_fifo_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:200]
INFO: [Synth 8-3491] module 'mac_ip_support' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:68' bound to instance 'trimac_sup_block' of component 'mac_ip_support' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:407]
INFO: [Synth 8-638] synthesizing module 'mac_ip_support' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:167]
INFO: [Synth 8-3491] module 'mac_ip_support_clocking' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:69' bound to instance 'tri_mode_ethernet_mac_support_clocking_i' of component 'mac_ip_support_clocking' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:309]
INFO: [Synth 8-638] synthesizing module 'mac_ip_support_clocking' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:82]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:119]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:184]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_support_clocking' (28#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:82]
INFO: [Synth 8-3491] module 'mac_ip_support_resets' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:63' bound to instance 'tri_mode_ethernet_mac_support_resets_i' of component 'mac_ip_support_resets' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:319]
INFO: [Synth 8-638] synthesizing module 'mac_ip_support_resets' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:77]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'idelayctrl_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:128]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'lock_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:179]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'gtx_mmcm_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_support_resets' (29#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:77]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'tri_mode_ethernet_mac_idelayctrl_common_i' to cell 'IDELAYCTRL' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:334]
INFO: [Synth 8-3491] module 'mac_ip' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/mac_ip_stub.vhdl:5' bound to instance 'tri_mode_ethernet_mac_i' of component 'mac_ip' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:348]
INFO: [Synth 8-638] synthesizing module 'mac_ip' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-3532-aujus-PC/realtime/mac_ip_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_support' (30#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:167]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'rx_mac_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:501]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'tx_mac_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:509]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'mac_ip_ten_100_1g_eth_fifo' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:75' bound to instance 'user_side_FIFO' of component 'mac_ip_ten_100_1g_eth_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:523]
INFO: [Synth 8-638] synthesizing module 'mac_ip_ten_100_1g_eth_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:117]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'mac_ip_tx_client_fifo' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:102' bound to instance 'tx_fifo_i' of component 'mac_ip_tx_client_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:181]
INFO: [Synth 8-638] synthesizing module 'mac_ip_tx_client_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:135]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:277]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:295]
INFO: [Synth 8-226] default block is never used [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:365]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_rd_tran_frame_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:982]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_wr_frame_in_fifo' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1163]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_wr_frames_in_fifo' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1171]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_fif_valid_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1180]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_rd_txfer_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1554]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mac_ip_bram_tdp' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_bram_tdp.vhd:68' bound to instance 'tx_ramgen_i' of component 'mac_ip_bram_tdp' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1707]
INFO: [Synth 8-638] synthesizing module 'mac_ip_bram_tdp' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_bram_tdp.vhd:90]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mac_ip_bram_tdp' (31#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_bram_tdp.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_tx_client_fifo' (32#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:135]
INFO: [Synth 8-3491] module 'mac_ip_rx_client_fifo' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:116' bound to instance 'rx_fifo_i' of component 'mac_ip_rx_client_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:212]
INFO: [Synth 8-638] synthesizing module 'mac_ip_rx_client_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:142]
INFO: [Synth 8-226] default block is never used [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:307]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_wr_store_frame_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:486]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'sync_rd_addr_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:801]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mac_ip_bram_tdp' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_bram_tdp.vhd:68' bound to instance 'rx_ramgen_i' of component 'mac_ip_bram_tdp' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:901]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_rx_client_fifo' (33#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_ten_100_1g_eth_fifo' (34#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_fifo_block' (35#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:200]
WARNING: [Synth 8-3848] Net pause_shift in module/entity eth_rgmii does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:340]
WARNING: [Synth 8-3848] Net mac_speed in module/entity eth_rgmii does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:377]
WARNING: [Synth 8-3848] Net update_speed in module/entity eth_rgmii does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:378]
INFO: [Synth 8-256] done synthesizing module 'eth_rgmii' (36#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:55]
INFO: [Synth 8-3491] module 'psu_status_test' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_status_test.vhd:33' bound to instance 'trm_PSU_ON_dut' of component 'psu_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:923]
INFO: [Synth 8-638] synthesizing module 'psu_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_status_test.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'psu_status_test' (37#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_status_test.vhd:37]
INFO: [Synth 8-3491] module 'psu_status_test' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_status_test.vhd:33' bound to instance 'trm_PSU_OFF_dut' of component 'psu_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:933]
INFO: [Synth 8-3491] module 'signal_status_test' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/signal_status_test.vhd:32' bound to instance 'monitor_enable_dut' of component 'signal_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:945]
INFO: [Synth 8-638] synthesizing module 'signal_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/signal_status_test.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'signal_status_test' (38#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/signal_status_test.vhd:41]
INFO: [Synth 8-3491] module 'signal_status_test' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/signal_status_test.vhd:32' bound to instance 'monitor_txd_dut' of component 'signal_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:954]
INFO: [Synth 8-3491] module 'reset_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_self_gen.vhd:33' bound to instance 'reset_dut' of component 'reset_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:966]
INFO: [Synth 8-638] synthesizing module 'reset_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_self_gen.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'reset_self_gen' (39#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_self_gen.vhd:37]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'pre_select_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:981]
INFO: [Synth 8-638] synthesizing module 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'trp_self_gen' (40#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:37]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'PDU_SYNC_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:994]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'clk_ref_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1004]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'beam_ini_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1013]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'beam_hop_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1025]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'Tx_Pulse_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1035]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'data_win_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1044]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud1_pre_sel' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:42]
WARNING: [Synth 8-614] signal 'default_data' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:64]
WARNING: [Synth 8-614] signal 'pw_select' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'tx_9_6K' (41#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:42]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud2_rf_pul' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1064]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud3_data_win' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1074]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud4_beam_in' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1084]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud5_beam_hop' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1093]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud6_clk_3m' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1102]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud7_pdu_syn' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1112]
INFO: [Synth 8-3491] module 'psu_on_off_self_data' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:17' bound to instance 'ud8_psu_on' of component 'psu_on_off_self_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1121]
INFO: [Synth 8-638] synthesizing module 'psu_on_off_self_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:26]
WARNING: [Synth 8-614] signal 'default_data' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:46]
WARNING: [Synth 8-614] signal 'pw_select' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'psu_on_off_self_data' (42#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:26]
INFO: [Synth 8-3491] module 'psu_on_off_self_data' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:17' bound to instance 'ud9_psu_off' of component 'psu_on_off_self_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1129]
WARNING: [Synth 8-3848] Net clk_20 in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:412]
WARNING: [Synth 8-3848] Net mac_tx_tready in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:404]
WARNING: [Synth 8-3848] Net packet_header_tx in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:408]
WARNING: [Synth 8-3848] Net Monitor_TXD in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:107]
WARNING: [Synth 8-3848] Net self_test_Tx_ut in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:95]
WARNING: [Synth 8-3848] Net self_data_window in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:128]
WARNING: [Synth 8-3848] Net self_tx_pulse in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:127]
WARNING: [Synth 8-3848] Net self_beam_hop in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:130]
WARNING: [Synth 8-3848] Net self_beam_ini in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:129]
WARNING: [Synth 8-3848] Net self_clk_ref3MHz in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:132]
WARNING: [Synth 8-3848] Net Self_PDU_SYNC in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:137]
WARNING: [Synth 8-3848] Net self_preselect in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:126]
WARNING: [Synth 8-3848] Net self_test_reset in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:131]
WARNING: [Synth 8-3848] Net self_monitor_enable in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:134]
WARNING: [Synth 8-3848] Net self_trm_PSU_OFF in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:136]
WARNING: [Synth 8-3848] Net self_trm_PSU_ON in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'top' (43#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:89]
WARNING: [Synth 8-3331] design mac_ip_tx_client_fifo has unconnected port tx_collision
WARNING: [Synth 8-3331] design mac_ip_tx_client_fifo has unconnected port tx_retransmit
WARNING: [Synth 8-3331] design mac_ip_axi_lite_sm has unconnected port s_axi_bresp[1]
WARNING: [Synth 8-3331] design mac_ip_axi_lite_sm has unconnected port s_axi_bresp[0]
WARNING: [Synth 8-3331] design mac_ip_axi_lite_sm has unconnected port s_axi_rresp[1]
WARNING: [Synth 8-3331] design mac_ip_axi_lite_sm has unconnected port s_axi_rresp[0]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port valid_dut
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[0]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[1]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[2]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[3]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[4]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[5]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[6]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[7]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[8]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[9]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[10]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[11]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[12]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[13]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[14]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[15]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[16]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[17]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[18]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[19]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[20]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[21]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[22]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[23]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[24]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[25]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[26]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[27]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[28]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[29]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[30]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[31]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[32]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[33]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[34]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[35]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[36]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[37]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[38]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[39]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[40]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[41]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[42]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[43]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[44]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[45]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[46]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[47]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[64]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[65]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[66]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[67]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[68]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[69]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[70]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[71]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[72]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[73]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[74]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[75]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[76]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[77]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[78]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[79]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[80]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[81]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[82]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[83]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[84]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[85]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[86]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[87]
WARNING: [Synth 8-3331] design WR_BUFFER has unconnected port Rd_Data_Count_Wrb[9]
WARNING: [Synth 8-3331] design WR_BUFFER has unconnected port Rd_Data_Count_Wrb[8]
WARNING: [Synth 8-3331] design WR_BUFFER has unconnected port Rd_Data_Count_Wrb[7]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[31]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[30]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[29]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[28]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[27]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[26]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[25]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[24]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[39]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[38]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[37]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[36]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[35]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[34]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[33]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[32]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[31]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
