;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN <-127, 105
	SUB 0, @10
	DJN -1, @-20
	ADD 210, 30
	SUB 0, @10
	SUB 972, @200
	SUB 297, <-120
	SPL 0, -801
	SUB 0, @10
	SUB @127, @106
	SUB @-127, 0
	SUB 297, <-120
	MOV -17, <-20
	MOV -17, <-20
	SUB 300, 90
	JMN 16, #21
	SUB @-127, 0
	JMZ -0, 900
	SPL @10, 200
	SPL 0, 40
	SPL 0, 40
	SUB @-127, 0
	SUB @-127, 100
	SUB @-127, 0
	SUB -207, <-120
	SUB 297, <-120
	ADD -0, 104
	SUB 0, 90
	SUB 972, @200
	SUB 0, -801
	SUB @-211, -306
	SPL 0, <802
	SUB @-211, -306
	SUB -21, @34
	DAT #30, #9
	SUB @-211, -306
	ADD 30, 9
	SUB <101, 906
	MOV 0, 802
	JMZ -0, 902
	SLT 100, 0
	SPL 0, <802
	MOV -1, <-20
	SPL 0, <802
	CMP -207, <-126
