Some visual simulations of different micro-architectures (pipelined architecture, microcded architecture) for different RISC-like instruction set architectures (such as RISC-V, maybe also DLX.)

