#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 23 12:05:37 2023
# Process ID: 23095
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/getTanh_double_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top getTanh_double -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top getTanh_double -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23109 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.277 ; gain = 234.715 ; free physical = 6534 ; free virtual = 9541
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'getTanh_double' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 19 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:138354' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:1585]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:138354]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:25509]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:25509]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:137913]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:137913]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:138163]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:138163]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:138263]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:138263]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:138354]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (44#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net A_we1 in module/entity getTanh_double does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:28]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity getTanh_double does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:29]
WARNING: [Synth 8-3848] Net addr_we1 in module/entity getTanh_double does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:38]
WARNING: [Synth 8-3848] Net addr_dout1 in module/entity getTanh_double does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity getTanh_double does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:56]
WARNING: [Synth 8-3848] Net MC_addr_pValidArray_2 in module/entity getTanh_double does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:568]
WARNING: [Synth 8-3848] Net MC_addr_dataInArray_2 in module/entity getTanh_double does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:564]
WARNING: [Synth 8-3848] Net MC_addr_pValidArray_3 in module/entity getTanh_double does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:569]
WARNING: [Synth 8-3848] Net MC_addr_dataInArray_3 in module/entity getTanh_double does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'getTanh_double' (45#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/getTanh_double_optimized.vhd:43]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_we1
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[11]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[10]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[9]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[8]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[7]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[6]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[5]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[4]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[3]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[2]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[1]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_dout1[0]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_we1
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[31]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[30]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[29]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[28]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[27]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[26]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[25]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[24]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[23]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[22]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[21]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[20]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[19]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[18]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[17]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[16]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[15]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[14]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[13]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[12]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[11]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[10]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[9]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[8]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[7]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[6]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[5]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[4]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[3]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[2]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[1]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port addr_dout1[0]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port start_in[0]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_din0[31]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_din0[30]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_din0[29]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_din0[28]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_din0[27]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_din0[26]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_din0[25]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_din0[24]
WARNING: [Synth 8-3331] design getTanh_double has unconnected port A_din0[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2967.848 ; gain = 1191.285 ; free physical = 5877 ; free virtual = 8905
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 2967.848 ; gain = 1191.285 ; free physical = 6027 ; free virtual = 9056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 2967.848 ; gain = 1191.285 ; free physical = 6027 ; free virtual = 9056
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2967.848 ; gain = 0.000 ; free physical = 5794 ; free virtual = 8822
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3081.664 ; gain = 0.000 ; free physical = 5504 ; free virtual = 8532
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3081.664 ; gain = 0.000 ; free physical = 5500 ; free virtual = 8528
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 3081.664 ; gain = 1305.102 ; free physical = 5956 ; free virtual = 8993
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 3089.668 ; gain = 1313.105 ; free physical = 5956 ; free virtual = 8994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 3093.586 ; gain = 1317.023 ; free physical = 5956 ; free virtual = 8993
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:138253]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/LSQ_A.v:138344]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:03:53 . Memory (MB): peak = 3097.672 ; gain = 1321.109 ; free physical = 3046 ; free virtual = 6108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB0 |           1|     46820|
|2     |STORE_QUEUE_LSQ_A__GB1 |           1|      9982|
|3     |LOAD_QUEUE_LSQ_A__GB0  |           1|     60964|
|4     |LOAD_QUEUE_LSQ_A__GB1  |           1|     13075|
|5     |LOAD_QUEUE_LSQ_A__GB2  |           1|     49149|
|6     |LOAD_QUEUE_LSQ_A__GB3  |           1|     27872|
|7     |LOAD_QUEUE_LSQ_A__GB4  |           1|     22401|
|8     |LOAD_QUEUE_LSQ_A__GB5  |           1|     32608|
|9     |LOAD_QUEUE_LSQ_A__GB6  |           1|      8526|
|10    |LOAD_QUEUE_LSQ_A__GB7  |           1|     10878|
|11    |LOAD_QUEUE_LSQ_A__GB8  |           1|     19992|
|12    |LOAD_QUEUE_LSQ_A__GB9  |           1|     19894|
|13    |LOAD_QUEUE_LSQ_A__GB10 |           1|     55459|
|14    |LOAD_QUEUE_LSQ_A__GB11 |           1|     26995|
|15    |LOAD_QUEUE_LSQ_A__GB12 |           1|     64512|
|16    |LOAD_QUEUE_LSQ_A__GB13 |           1|     18720|
|17    |LOAD_QUEUE_LSQ_A__GB14 |           1|     14048|
|18    |LSQ_A__GC0             |           1|       399|
|19    |getTanh_double__GC0    |           1|      3294|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 129   
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 190   
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 71    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2670  
+---Multipliers : 
	                32x32  Multipliers := 4     
+---RAMs : 
	              384 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               19 Bit         RAMs := 1     
	               11 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 2293  
	  33 Input     32 Bit        Muxes := 160   
	   2 Input      6 Bit        Muxes := 2     
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1483  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 63    
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 64    
	                5 Bit    Registers := 35    
	                1 Bit    Registers := 192   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	  33 Input     32 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 191   
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 63    
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 96    
	                5 Bit    Registers := 35    
	                1 Bit    Registers := 2400  
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 2210  
	  33 Input     32 Bit        Muxes := 96    
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1248  
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               11 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               19 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mul_8/multiply_unit/a_reg_reg[31:0]' into 'mul_8/multiply_unit/b_reg_reg[31:0]' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_8/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_8/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_8/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_8/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_11/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_11/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_11/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_11/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_13/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_13/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_13/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_13/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_8/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_8/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_8/multiply_unit/q1_reg is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: register mul_8/multiply_unit/q1_reg is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_8/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: register mul_8/multiply_unit/q2_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: register mul_8/multiply_unit/q2_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: register mul_8/multiply_unit/q1_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_11/multiply_unit/q0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_11/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_11/multiply_unit/b_reg_reg is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: register mul_11/multiply_unit/q1_reg is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: register mul_11/multiply_unit/q1_reg is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: register mul_11/multiply_unit/q1_reg is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_10/multiply_unit/b_reg_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_10/multiply_unit/a_reg_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q2_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q2_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_11/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_11/multiply_unit/a_reg_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: register mul_11/multiply_unit/q2_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: register mul_11/multiply_unit/q2_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: register mul_11/multiply_unit/q1_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_13/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_13/multiply_unit/q0_reg is absorbed into DSP mul_13/multiply_unit/q0_reg.
DSP Report: register mul_13/multiply_unit/q0_reg is absorbed into DSP mul_13/multiply_unit/q0_reg.
DSP Report: register mul_13/multiply_unit/q0_reg is absorbed into DSP mul_13/multiply_unit/q0_reg.
DSP Report: operator mul_13/multiply_unit/mul is absorbed into DSP mul_13/multiply_unit/q0_reg.
DSP Report: operator mul_13/multiply_unit/mul is absorbed into DSP mul_13/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_13/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_13/multiply_unit/b_reg_reg is absorbed into DSP mul_13/multiply_unit/q1_reg.
DSP Report: register mul_13/multiply_unit/q1_reg is absorbed into DSP mul_13/multiply_unit/q1_reg.
DSP Report: register mul_13/multiply_unit/q1_reg is absorbed into DSP mul_13/multiply_unit/q1_reg.
DSP Report: register mul_13/multiply_unit/q0_reg is absorbed into DSP mul_13/multiply_unit/q1_reg.
DSP Report: operator mul_13/multiply_unit/mul is absorbed into DSP mul_13/multiply_unit/q1_reg.
DSP Report: operator mul_13/multiply_unit/mul is absorbed into DSP mul_13/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_13/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_13/multiply_unit/a_reg_reg is absorbed into DSP mul_13/multiply_unit/q2_reg.
DSP Report: register mul_13/multiply_unit/q0_reg is absorbed into DSP mul_13/multiply_unit/q2_reg.
DSP Report: register mul_13/multiply_unit/q2_reg is absorbed into DSP mul_13/multiply_unit/q2_reg.
DSP Report: register mul_13/multiply_unit/q0_reg is absorbed into DSP mul_13/multiply_unit/q2_reg.
DSP Report: register mul_13/multiply_unit/q2_reg is absorbed into DSP mul_13/multiply_unit/q2_reg.
DSP Report: register mul_13/multiply_unit/q1_reg is absorbed into DSP mul_13/multiply_unit/q2_reg.
DSP Report: operator mul_13/multiply_unit/mul is absorbed into DSP mul_13/multiply_unit/q2_reg.
DSP Report: operator mul_13/multiply_unit/mul is absorbed into DSP mul_13/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_26_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_25_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_24_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_23_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_22_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_21_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_20_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_19_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_18_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_17_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_16_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_31_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_30_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_29_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_28_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_27_reg)
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_3/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_3/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_3/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_3/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_3/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_3/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_3/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_3/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[4]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\forkC_0/generateBlocks[0].regblock/reg_value_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_16_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_17_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_18_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_19_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_20_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_21_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_22_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_24_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_25_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_26_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_27_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_29_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_30_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_31_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_28_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_23_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:08:25 . Memory (MB): peak = 3109.598 ; gain = 1333.035 ; free physical = 2346 ; free virtual = 5665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------+--------------------------+-----------+----------------------+-------------+
|Module Name    | RTL Object               | Inference | Size (Depth x Width) | Primitives  | 
+---------------+--------------------------+-----------+----------------------+-------------+
|getTanh_double | Buffer_5/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|getTanh_double | Buffer_6/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh_double | Buffer_7/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
+---------------+--------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|getTanh_double | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh_double | (PCIN>>17)+(A2*B)'   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh_double | (PCIN+(A''*B2)')'    | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh_double | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh_double | (A''*B2)'            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh_double | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh_double | (PCIN>>17)+(A2*B2)'  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh_double | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|getTanh_double | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|getTanh_double | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh_double | (PCIN>>17)+(A2*B2)'  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh_double | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+---------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB0 |           1|     11185|
|2     |STORE_QUEUE_LSQ_A__GB1 |           1|      3228|
|3     |LOAD_QUEUE_LSQ_A__GB0  |           1|     60228|
|4     |LOAD_QUEUE_LSQ_A__GB1  |           1|      8147|
|5     |LOAD_QUEUE_LSQ_A__GB2  |           1|     47345|
|6     |LOAD_QUEUE_LSQ_A__GB3  |           1|     22388|
|7     |LOAD_QUEUE_LSQ_A__GB4  |           1|     14541|
|8     |LOAD_QUEUE_LSQ_A__GB5  |           1|     20080|
|9     |LOAD_QUEUE_LSQ_A__GB6  |           1|      5256|
|10    |LOAD_QUEUE_LSQ_A__GB7  |           1|      6600|
|11    |LOAD_QUEUE_LSQ_A__GB8  |           1|     11904|
|12    |LOAD_QUEUE_LSQ_A__GB9  |           1|     11848|
|13    |LOAD_QUEUE_LSQ_A__GB10 |           1|      4087|
|14    |LOAD_QUEUE_LSQ_A__GB11 |           1|     22252|
|15    |LOAD_QUEUE_LSQ_A__GB12 |           1|     65536|
|16    |LOAD_QUEUE_LSQ_A__GB13 |           1|     18720|
|17    |LOAD_QUEUE_LSQ_A__GB14 |           1|     14048|
|18    |LSQ_A__GC0             |           1|       206|
|19    |getTanh_double__GC0    |           1|      1702|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:08:35 . Memory (MB): peak = 3109.598 ; gain = 1333.035 ; free physical = 2077 ; free virtual = 5508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:42 ; elapsed = 00:11:03 . Memory (MB): peak = 3163.676 ; gain = 1387.113 ; free physical = 1846 ; free virtual = 5310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------+--------------------------+-----------+----------------------+-------------+
|Module Name    | RTL Object               | Inference | Size (Depth x Width) | Primitives  | 
+---------------+--------------------------+-----------+----------------------+-------------+
|getTanh_double | Buffer_5/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|getTanh_double | Buffer_6/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh_double | Buffer_7/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
+---------------+--------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB1 |           1|      3196|
|2     |LOAD_QUEUE_LSQ_A__GB0  |           1|     60228|
|3     |LOAD_QUEUE_LSQ_A__GB5  |           1|     20080|
|4     |LOAD_QUEUE_LSQ_A__GB6  |           1|      5256|
|5     |LOAD_QUEUE_LSQ_A__GB7  |           1|      6600|
|6     |LOAD_QUEUE_LSQ_A__GB8  |           1|     11904|
|7     |LOAD_QUEUE_LSQ_A__GB9  |           1|     11848|
|8     |LOAD_QUEUE_LSQ_A__GB12 |           1|     65536|
|9     |LOAD_QUEUE_LSQ_A__GB13 |           1|     18720|
|10    |LOAD_QUEUE_LSQ_A__GB14 |           1|     14048|
|11    |getTanh_double_GT0__1  |           1|     22581|
|12    |getTanh_double_GT3     |           1|     11242|
|13    |getTanh_double_GT0     |           1|     40511|
|14    |getTanh_double_GT1     |           1|     54887|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:54 ; elapsed = 00:13:17 . Memory (MB): peak = 3175.602 ; gain = 1399.039 ; free physical = 880 ; free virtual = 4333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB1 |           1|      1390|
|2     |LOAD_QUEUE_LSQ_A__GB0  |           1|     16417|
|3     |LOAD_QUEUE_LSQ_A__GB5  |           1|      5824|
|4     |LOAD_QUEUE_LSQ_A__GB6  |           1|      1218|
|5     |LOAD_QUEUE_LSQ_A__GB7  |           1|      1554|
|6     |LOAD_QUEUE_LSQ_A__GB8  |           1|      2856|
|7     |LOAD_QUEUE_LSQ_A__GB9  |           1|      2842|
|8     |LOAD_QUEUE_LSQ_A__GB12 |           1|     19456|
|9     |LOAD_QUEUE_LSQ_A__GB13 |           1|      8352|
|10    |LOAD_QUEUE_LSQ_A__GB14 |           1|      5984|
|11    |getTanh_double_GT0__1  |           1|      6830|
|12    |getTanh_double_GT3     |           1|      5240|
|13    |getTanh_double_GT0     |           1|     14333|
|14    |getTanh_double_GT1     |           1|     16643|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:20 ; elapsed = 00:13:54 . Memory (MB): peak = 3175.602 ; gain = 1399.039 ; free physical = 888 ; free virtual = 4418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:20 ; elapsed = 00:13:54 . Memory (MB): peak = 3175.602 ; gain = 1399.039 ; free physical = 889 ; free virtual = 4419
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:26 ; elapsed = 00:14:06 . Memory (MB): peak = 3175.602 ; gain = 1399.039 ; free physical = 851 ; free virtual = 4381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:26 ; elapsed = 00:14:06 . Memory (MB): peak = 3175.602 ; gain = 1399.039 ; free physical = 851 ; free virtual = 4381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:28 ; elapsed = 00:14:11 . Memory (MB): peak = 3175.602 ; gain = 1399.039 ; free physical = 814 ; free virtual = 4344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:28 ; elapsed = 00:14:12 . Memory (MB): peak = 3175.602 ; gain = 1399.039 ; free physical = 814 ; free virtual = 4344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  3328|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     1|
|4     |DSP48E1_4 |     4|
|5     |DSP48E1_5 |     3|
|6     |DSP48E1_6 |     1|
|7     |DSP48E1_7 |     2|
|8     |LUT1      |    78|
|9     |LUT2      |  1724|
|10    |LUT3      |  1779|
|11    |LUT4      | 34461|
|12    |LUT5      | 16226|
|13    |LUT6      | 38860|
|14    |MUXF7     |  4735|
|15    |MUXF8     |    17|
|16    |RAM32M    |    18|
|17    |FDCE      |   245|
|18    |FDPE      |    25|
|19    |FDRE      |  8358|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------------------+-------+
|      |Instance                         |Module                           |Cells  |
+------+---------------------------------+---------------------------------+-------+
|1     |top                              |                                 | 109866|
|2     |  Buffer_1                       |elasticBuffer__parameterized0    |    101|
|3     |    oehb1                        |OEHB__parameterized0             |     35|
|4     |    tehb1                        |TEHB__parameterized0_50          |     66|
|5     |  Buffer_2                       |elasticBuffer__parameterized1    |     10|
|6     |    oehb1                        |OEHB_48                          |      8|
|7     |    tehb1                        |TEHB_49                          |      2|
|8     |  Buffer_3                       |transpFIFO                       |     29|
|9     |    fifo                         |elasticFifoInner                 |     29|
|10    |  Buffer_4                       |transpFIFO__parameterized0       |     37|
|11    |    fifo                         |elasticFifoInner__parameterized0 |     37|
|12    |  Buffer_5                       |transpFIFO__parameterized1       |     40|
|13    |    fifo                         |elasticFifoInner__parameterized1 |     40|
|14    |  Buffer_6                       |transpFIFO__parameterized2       |     45|
|15    |    fifo                         |elasticFifoInner__parameterized2 |     45|
|16    |  Buffer_7                       |transpFIFO__parameterized3       |     53|
|17    |    fifo                         |elasticFifoInner__parameterized3 |     53|
|18    |  MC_addr                        |MemCont                          |    180|
|19    |    read_arbiter                 |read_memory_arbiter              |     66|
|20    |      data                       |read_data_signals                |     66|
|21    |  add_12                         |add_op                           |     10|
|22    |  add_16                         |add_op_0                         |     47|
|23    |  add_9                          |add_op_1                         |     11|
|24    |  c_LSQ_A                        |LSQ_A                            | 108718|
|25    |    LOAD_PORT_LSQ_A              |LOAD_PORT_LSQ_A                  |     20|
|26    |    STORE_ADDR_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A            |     22|
|27    |    STORE_DATA_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A_47         |     17|
|28    |    loadQ                        |LOAD_QUEUE_LSQ_A                 |  58462|
|29    |    storeQ                       |STORE_QUEUE_LSQ_A                |  50197|
|30    |  forkC_3                        |\fork                            |      4|
|31    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_44       |      1|
|32    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_45       |      1|
|33    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_46       |      2|
|34    |  forkC_4                        |fork__parameterized3             |     34|
|35    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_38       |      2|
|36    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_39       |      6|
|37    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_40       |      3|
|38    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_41       |     11|
|39    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_42       |     10|
|40    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_43       |      2|
|41    |  fork_0                         |fork__parameterized1             |     11|
|42    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_36       |      3|
|43    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_37       |      8|
|44    |  fork_1                         |fork__parameterized1_2           |      3|
|45    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_34       |      1|
|46    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_35       |      2|
|47    |  fork_2                         |fork__parameterized2             |      5|
|48    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_31       |      3|
|49    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_32       |      1|
|50    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_33       |      1|
|51    |  fork_5                         |fork__parameterized1_3           |      2|
|52    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_29       |      1|
|53    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_30       |      1|
|54    |  fork_6                         |fork__parameterized1_4           |      4|
|55    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_27       |      3|
|56    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_28       |      1|
|57    |  fork_7                         |fork__parameterized4             |     40|
|58    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock          |     26|
|59    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_23       |      3|
|60    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_24       |      2|
|61    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_25       |      2|
|62    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_26       |      7|
|63    |  load_4                         |mc_load_op                       |    136|
|64    |    Buffer_1                     |TEHB__parameterized0_21          |     65|
|65    |    Buffer_2                     |TEHB__parameterized0_22          |     71|
|66    |  mul_10                         |mul_op                           |     28|
|67    |    buff                         |delay_buffer_18                  |      6|
|68    |    multiply_unit                |mul_4_stage_19                   |     20|
|69    |    oehb                         |OEHB_20                          |      2|
|70    |  mul_11                         |mul_op_5                         |     48|
|71    |    buff                         |delay_buffer_15                  |      6|
|72    |    multiply_unit                |mul_4_stage_16                   |     37|
|73    |    oehb                         |OEHB_17                          |      5|
|74    |  mul_13                         |mul_op_6                         |     48|
|75    |    buff                         |delay_buffer_12                  |      6|
|76    |    multiply_unit                |mul_4_stage_13                   |     37|
|77    |    oehb                         |OEHB_14                          |      5|
|78    |  mul_8                          |mul_op_7                         |     46|
|79    |    buff                         |delay_buffer                     |      6|
|80    |    multiply_unit                |mul_4_stage                      |     37|
|81    |    oehb                         |OEHB_11                          |      3|
|82    |  phiC_0                         |mux__parameterized0              |      3|
|83    |    tehb1                        |TEHB_10                          |      3|
|84    |  phi_1                          |mux                              |     68|
|85    |    tehb1                        |TEHB__parameterized0_9           |     68|
|86    |  phi_n5                         |merge                            |     30|
|87    |    tehb1                        |TEHB__parameterized0_8           |     30|
|88    |  ret_0                          |ret_op                           |     68|
|89    |    tehb                         |TEHB__parameterized0             |     68|
|90    |  start_0                        |start_node                       |      7|
|91    |    startBuff                    |elasticBuffer                    |      3|
|92    |      oehb1                      |OEHB                             |      1|
|93    |      tehb1                      |TEHB                             |      2|
+------+---------------------------------+---------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:28 ; elapsed = 00:14:12 . Memory (MB): peak = 3175.602 ; gain = 1399.039 ; free physical = 814 ; free virtual = 4344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 147 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:19 ; elapsed = 00:13:55 . Memory (MB): peak = 3175.602 ; gain = 1285.223 ; free physical = 5196 ; free virtual = 8726
Synthesis Optimization Complete : Time (s): cpu = 00:05:30 ; elapsed = 00:14:19 . Memory (MB): peak = 3175.602 ; gain = 1399.039 ; free physical = 5208 ; free virtual = 8726
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3175.602 ; gain = 0.000 ; free physical = 5161 ; free virtual = 8680
INFO: [Netlist 29-17] Analyzing 8110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh_double/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3175.602 ; gain = 0.000 ; free physical = 5099 ; free virtual = 8618
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:45 ; elapsed = 00:14:42 . Memory (MB): peak = 3175.602 ; gain = 1674.762 ; free physical = 5382 ; free virtual = 8901
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 12:20:29 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : getTanh_double
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 80754 |     0 |    101400 | 79.64 |
|   LUT as Logic             | 80682 |     0 |    101400 | 79.57 |
|   LUT as Memory            |    72 |     0 |     35000 |  0.21 |
|     LUT as Distributed RAM |    72 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  8628 |     0 |    202800 |  4.25 |
|   Register as Flip Flop    |  8628 |     0 |    202800 |  4.25 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  4735 |     0 |     50700 |  9.34 |
| F8 Muxes                   |    17 |     0 |     25350 |  0.07 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 25    |          Yes |           - |          Set |
| 245   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 8358  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |       600 |  2.00 |
|   DSP48E1 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 38860 |                 LUT |
| LUT4     | 34461 |                 LUT |
| LUT5     | 16226 |                 LUT |
| FDRE     |  8358 |        Flop & Latch |
| MUXF7    |  4735 |               MuxFx |
| CARRY4   |  3328 |          CarryLogic |
| LUT3     |  1779 |                 LUT |
| LUT2     |  1724 |                 LUT |
| FDCE     |   245 |        Flop & Latch |
| RAMD32   |   108 |  Distributed Memory |
| LUT1     |    78 |                 LUT |
| RAMS32   |    36 |  Distributed Memory |
| FDPE     |    25 |        Flop & Latch |
| MUXF8    |    17 |               MuxFx |
| DSP48E1  |    12 |    Block Arithmetic |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 12:20:48 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : getTanh_double
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.344ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/conflictPReg_25_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/dataQ_25_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 1.432ns (20.528%)  route 5.544ns (79.472%))
  Logic Levels:           16  (CARRY4=4 LUT2=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8783, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/conflictPReg_25_20_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_A/loadQ/conflictPReg_25_20_reg/Q
                         net (fo=3, unplaced)         0.550     1.431    c_LSQ_A/loadQ/conflictPReg_25_20
                         LUT4 (Prop_lut4_I1_O)        0.153     1.584 r  c_LSQ_A/loadQ/dataQ_25[31]_i_25/O
                         net (fo=2, unplaced)         0.351     1.935    c_LSQ_A/loadQ/dataQ_25[31]_i_25_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     1.988 f  c_LSQ_A/loadQ/A_address1[31]_INST_0_i_167/O
                         net (fo=9, unplaced)         0.381     2.369    c_LSQ_A/loadQ/A_address1[31]_INST_0_i_167_n_0
                         LUT4 (Prop_lut4_I3_O)        0.053     2.422 f  c_LSQ_A/loadQ/dataQ_25[31]_i_23/O
                         net (fo=3, unplaced)         0.358     2.780    c_LSQ_A/loadQ/dataQ_25[31]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.833 f  c_LSQ_A/loadQ/dataQ_25[31]_i_33/O
                         net (fo=2, unplaced)         0.351     3.184    c_LSQ_A/loadQ/dataQ_25[31]_i_33_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     3.237 r  c_LSQ_A/loadQ/dataQ_25[31]_i_10/O
                         net (fo=37, unplaced)        0.415     3.652    c_LSQ_A/loadQ/dataQ_25[31]_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.053     3.705 r  c_LSQ_A/loadQ/dataQ_25[31]_i_16/O
                         net (fo=5, unplaced)         0.368     4.073    c_LSQ_A/loadQ/dataQ_25[31]_i_16_n_0
                         LUT2 (Prop_lut2_I0_O)        0.053     4.126 r  c_LSQ_A/loadQ/dataQ_25[31]_i_108/O
                         net (fo=6, unplaced)         0.372     4.498    c_LSQ_A/loadQ/dataQ_25[31]_i_108_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.551 r  c_LSQ_A/loadQ/dataQ_25[31]_i_101/O
                         net (fo=1, unplaced)         0.363     4.914    c_LSQ_A/loadQ/dataQ_25[31]_i_101_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     5.221 r  c_LSQ_A/loadQ/dataQ_25_reg[31]_i_89/CO[3]
                         net (fo=1, unplaced)         0.008     5.229    c_LSQ_A/loadQ/dataQ_25_reg[31]_i_89_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.289 r  c_LSQ_A/loadQ/dataQ_25_reg[31]_i_75/CO[3]
                         net (fo=1, unplaced)         0.000     5.289    c_LSQ_A/loadQ/dataQ_25_reg[31]_i_75_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.349 r  c_LSQ_A/loadQ/dataQ_25_reg[31]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     5.349    c_LSQ_A/loadQ/dataQ_25_reg[31]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.409 r  c_LSQ_A/loadQ/dataQ_25_reg[31]_i_48/CO[3]
                         net (fo=1, unplaced)         0.518     5.927    c_LSQ_A/loadQ/_T_410767
                         LUT6 (Prop_lut6_I5_O)        0.053     5.980 f  c_LSQ_A/loadQ/dataQ_25[31]_i_29/O
                         net (fo=1, unplaced)         0.340     6.320    c_LSQ_A/loadQ/dataQ_25[31]_i_29_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     6.373 f  c_LSQ_A/loadQ/dataQ_25[31]_i_9/O
                         net (fo=1, unplaced)         0.340     6.713    c_LSQ_A/loadQ/dataQ_25[31]_i_9_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     6.766 r  c_LSQ_A/loadQ/dataQ_25[31]_i_3/O
                         net (fo=35, unplaced)        0.413     7.179    c_LSQ_A/loadQ/bypassRequest_25
                         LUT2 (Prop_lut2_I1_O)        0.053     7.232 r  c_LSQ_A/loadQ/dataQ_25[31]_i_1/O
                         net (fo=32, unplaced)        0.416     7.648    c_LSQ_A/loadQ/_T_411836
                         FDRE                                         r  c_LSQ_A/loadQ/dataQ_25_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=8783, unset)         0.638     4.638    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/dataQ_25_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_A/loadQ/dataQ_25_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                 -3.344    




report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3175.602 ; gain = 0.000 ; free physical = 4979 ; free virtual = 8490
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3179.684 ; gain = 4.082 ; free physical = 4976 ; free virtual = 8487

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: bc88df87

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4976 ; free virtual = 8487

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e64a6926

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4911 ; free virtual = 8430
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e64a6926

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4911 ; free virtual = 8430
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ad92db34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4907 ; free virtual = 8426
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1ad92db34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4909 ; free virtual = 8428
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ad92db34

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4864 ; free virtual = 8383
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ad92db34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4894 ; free virtual = 8413
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4895 ; free virtual = 8415
Ending Logic Optimization Task | Checksum: c7c1302b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4895 ; free virtual = 8415

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c7c1302b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4895 ; free virtual = 8414

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c7c1302b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4895 ; free virtual = 8414

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4895 ; free virtual = 8414
Ending Netlist Obfuscation Task | Checksum: c7c1302b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4895 ; free virtual = 8414
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3179.684 ; gain = 4.082 ; free physical = 4895 ; free virtual = 8414
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4888 ; free virtual = 8407
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10dffcb9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4888 ; free virtual = 8407
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4888 ; free virtual = 8407

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 31765592

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3179.684 ; gain = 0.000 ; free physical = 4769 ; free virtual = 8288

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 989ccfe4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3227.395 ; gain = 47.711 ; free physical = 4579 ; free virtual = 8084

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 989ccfe4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3227.395 ; gain = 47.711 ; free physical = 4579 ; free virtual = 8084
Phase 1 Placer Initialization | Checksum: 989ccfe4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3227.395 ; gain = 47.711 ; free physical = 4577 ; free virtual = 8082

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 97502de4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3227.395 ; gain = 47.711 ; free physical = 4829 ; free virtual = 8332

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 32 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 2999 nets or cells. Created 2997 new cells, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net c_LSQ_A/storeQ/head_reg[1]_rep__1_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net c_LSQ_A/storeQ/head_reg[0]_rep__1_0. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 15 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3284.363 ; gain = 0.000 ; free physical = 3654 ; free virtual = 7169
INFO: [Physopt 32-457] Pass 1. Identified 9 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell mul_13/multiply_unit/q1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_13/multiply_unit/q2_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_10/multiply_unit/q1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_13/multiply_unit/q0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_8/multiply_unit/q2_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_8/multiply_unit/q1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_10/multiply_unit/q0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_11/multiply_unit/q1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_11/multiply_unit/q0_reg. 17 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 9 nets or cells. Created 143 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3284.363 ; gain = 0.000 ; free physical = 3650 ; free virtual = 7164
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3284.363 ; gain = 0.000 ; free physical = 3647 ; free virtual = 7161
INFO: [Physopt 32-117] Net c_LSQ_A/storeQ/head[1]_rep__1_i_1_n_0 could not be optimized because driver c_LSQ_A/storeQ/head[1]_rep__1_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3284.363 ; gain = 0.000 ; free physical = 3650 ; free virtual = 7157

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         2997  |              2  |                  2999  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           15  |              0  |                     2  |           0  |           1  |  00:00:14  |
|  DSP Register                                     |          143  |              0  |                     9  |           0  |           1  |  00:00:02  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         3155  |              2  |                  3010  |           0  |           8  |  00:00:19  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18b6f9b9b

Time (s): cpu = 00:02:42 ; elapsed = 00:04:28 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 3305 ; free virtual = 6812
Phase 2.2 Global Placement Core | Checksum: 151e4e100

Time (s): cpu = 00:03:03 ; elapsed = 00:05:09 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 4184 ; free virtual = 7691
Phase 2 Global Placement | Checksum: 151e4e100

Time (s): cpu = 00:03:03 ; elapsed = 00:05:10 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 4230 ; free virtual = 7738

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11abf71df

Time (s): cpu = 00:03:14 ; elapsed = 00:05:33 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 3665 ; free virtual = 7172

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a975cd5e

Time (s): cpu = 00:03:34 ; elapsed = 00:06:13 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 3295 ; free virtual = 6806

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ebf1d5d2

Time (s): cpu = 00:03:36 ; elapsed = 00:06:18 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 3282 ; free virtual = 6802

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2280ceb4a

Time (s): cpu = 00:03:36 ; elapsed = 00:06:18 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 3278 ; free virtual = 6797

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2167be23a

Time (s): cpu = 00:04:04 ; elapsed = 00:07:11 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 3563 ; free virtual = 7072

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 193303c16

Time (s): cpu = 00:04:38 ; elapsed = 00:08:20 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 2253 ; free virtual = 5764

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2484c54ec

Time (s): cpu = 00:04:42 ; elapsed = 00:08:30 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 2205 ; free virtual = 5716

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d01d1c8a

Time (s): cpu = 00:04:43 ; elapsed = 00:08:32 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 2201 ; free virtual = 5712

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1324a6506

Time (s): cpu = 00:05:14 ; elapsed = 00:09:27 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 4690 ; free virtual = 8203
Phase 3 Detail Placement | Checksum: 1324a6506

Time (s): cpu = 00:05:14 ; elapsed = 00:09:27 . Memory (MB): peak = 3284.363 ; gain = 104.680 ; free physical = 4691 ; free virtual = 8204

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15dfc37e8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15dfc37e8

Time (s): cpu = 00:05:34 ; elapsed = 00:09:51 . Memory (MB): peak = 3365.145 ; gain = 185.461 ; free physical = 4748 ; free virtual = 8269
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.419. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2096d6fbf

Time (s): cpu = 00:06:34 ; elapsed = 00:10:56 . Memory (MB): peak = 3365.145 ; gain = 185.461 ; free physical = 4790 ; free virtual = 8303
Phase 4.1 Post Commit Optimization | Checksum: 2096d6fbf

Time (s): cpu = 00:06:34 ; elapsed = 00:10:57 . Memory (MB): peak = 3365.145 ; gain = 185.461 ; free physical = 4790 ; free virtual = 8303

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2096d6fbf

Time (s): cpu = 00:06:35 ; elapsed = 00:10:58 . Memory (MB): peak = 3365.145 ; gain = 185.461 ; free physical = 4793 ; free virtual = 8306

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2096d6fbf

Time (s): cpu = 00:06:36 ; elapsed = 00:10:59 . Memory (MB): peak = 3365.145 ; gain = 185.461 ; free physical = 4792 ; free virtual = 8306

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3365.145 ; gain = 0.000 ; free physical = 4793 ; free virtual = 8306
Phase 4.4 Final Placement Cleanup | Checksum: 12deba830

Time (s): cpu = 00:06:37 ; elapsed = 00:11:00 . Memory (MB): peak = 3365.145 ; gain = 185.461 ; free physical = 4793 ; free virtual = 8306
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12deba830

Time (s): cpu = 00:06:37 ; elapsed = 00:11:00 . Memory (MB): peak = 3365.145 ; gain = 185.461 ; free physical = 4793 ; free virtual = 8306
Ending Placer Task | Checksum: 9002777d

Time (s): cpu = 00:06:37 ; elapsed = 00:11:00 . Memory (MB): peak = 3365.145 ; gain = 185.461 ; free physical = 4793 ; free virtual = 8306
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:40 ; elapsed = 00:11:04 . Memory (MB): peak = 3365.145 ; gain = 185.461 ; free physical = 4906 ; free virtual = 8419
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 7d9ceda0 ConstDB: 0 ShapeSum: 126589dd RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 12c63aff7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3365.145 ; gain = 0.000 ; free physical = 4680 ; free virtual = 8193
Post Restoration Checksum: NetGraph: 9ecbe043 NumContArr: 8d97cfb4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12c63aff7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3365.145 ; gain = 0.000 ; free physical = 4652 ; free virtual = 8165

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12c63aff7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3365.145 ; gain = 0.000 ; free physical = 4643 ; free virtual = 8156

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12c63aff7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3365.145 ; gain = 0.000 ; free physical = 4643 ; free virtual = 8156
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 267df6bd2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 3437.145 ; gain = 72.000 ; free physical = 4581 ; free virtual = 8094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.285 | TNS=-40003.615| WHS=-0.222 | THS=-54.858|

Phase 2 Router Initialization | Checksum: 24acc3a2c

Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 3439.145 ; gain = 74.000 ; free physical = 4565 ; free virtual = 8079

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 84176
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 84176
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 11b3e3bc0

Time (s): cpu = 00:01:43 ; elapsed = 00:01:56 . Memory (MB): peak = 3440.148 ; gain = 75.004 ; free physical = 4557 ; free virtual = 8079
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 26c94faf7

Time (s): cpu = 00:02:27 ; elapsed = 00:02:46 . Memory (MB): peak = 3452.148 ; gain = 87.004 ; free physical = 4523 ; free virtual = 8045
Phase 3 Initial Routing | Checksum: 27838ef46

Time (s): cpu = 00:02:35 ; elapsed = 00:02:55 . Memory (MB): peak = 3459.148 ; gain = 94.004 ; free physical = 4522 ; free virtual = 8044
INFO: [Route 35-580] Design has 178 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                          c_LSQ_A/loadQ/checkBits_14_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_A/loadQ/bypassInitiated_19_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_9_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_A/loadQ/checkBits_17_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_5_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 27838ef46

Time (s): cpu = 00:02:37 ; elapsed = 00:02:57 . Memory (MB): peak = 3459.148 ; gain = 94.004 ; free physical = 4505 ; free virtual = 8027

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 108211
 Number of Nodes with overlaps = 37096
 Number of Nodes with overlaps = 15601
 Number of Nodes with overlaps = 7262
 Number of Nodes with overlaps = 4075
 Number of Nodes with overlaps = 2180
 Number of Nodes with overlaps = 1291
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.264 | TNS=-55112.134| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e8127e57

Time (s): cpu = 00:28:39 ; elapsed = 00:39:31 . Memory (MB): peak = 3479.148 ; gain = 114.004 ; free physical = 4447 ; free virtual = 7991

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 13629
 Number of Nodes with overlaps = 29919
 Number of Nodes with overlaps = 9506
 Number of Nodes with overlaps = 2673
 Number of Nodes with overlaps = 786
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.757 | TNS=-56703.564| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b8394f18

Time (s): cpu = 00:37:35 ; elapsed = 00:49:33 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4132 ; free virtual = 7760

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 556
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.247 | TNS=-56238.994| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 295a32262

Time (s): cpu = 00:39:00 ; elapsed = 00:51:15 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4254 ; free virtual = 7874

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 1402
 Number of Nodes with overlaps = 2633
 Number of Nodes with overlaps = 1368
 Number of Nodes with overlaps = 756
 Number of Nodes with overlaps = 468
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.854 | TNS=-55690.532| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 13c34f29e

Time (s): cpu = 00:45:02 ; elapsed = 01:03:29 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4028 ; free virtual = 7716

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 1077
 Number of Nodes with overlaps = 2405
 Number of Nodes with overlaps = 1396
 Number of Nodes with overlaps = 701
 Number of Nodes with overlaps = 444
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.624 | TNS=-55125.925| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: f0ed1246

Time (s): cpu = 00:51:32 ; elapsed = 01:15:55 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 2717 ; free virtual = 6416

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 4152
 Number of Nodes with overlaps = 6739
 Number of Nodes with overlaps = 4272
 Number of Nodes with overlaps = 2463
 Number of Nodes with overlaps = 1395
Phase 4.7 Global Iteration 6 | Checksum: 18fea0069

Time (s): cpu = 01:01:56 ; elapsed = 01:35:53 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4072 ; free virtual = 7802
Phase 4 Rip-up And Reroute | Checksum: 18fea0069

Time (s): cpu = 01:01:56 ; elapsed = 01:35:53 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4072 ; free virtual = 7802

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1106beaa5

Time (s): cpu = 01:02:02 ; elapsed = 01:36:00 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4039 ; free virtual = 7777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.614 | TNS=-54834.025| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d27051a3

Time (s): cpu = 01:02:08 ; elapsed = 01:36:07 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4003 ; free virtual = 7741

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d27051a3

Time (s): cpu = 01:02:08 ; elapsed = 01:36:07 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4004 ; free virtual = 7742
Phase 5 Delay and Skew Optimization | Checksum: 1d27051a3

Time (s): cpu = 01:02:08 ; elapsed = 01:36:08 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4012 ; free virtual = 7742

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a25438dc

Time (s): cpu = 01:02:13 ; elapsed = 01:36:14 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4023 ; free virtual = 7761
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.459 | TNS=-54619.752| WHS=0.071  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a25438dc

Time (s): cpu = 01:02:13 ; elapsed = 01:36:14 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4023 ; free virtual = 7761
Phase 6 Post Hold Fix | Checksum: 1a25438dc

Time (s): cpu = 01:02:14 ; elapsed = 01:36:14 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4023 ; free virtual = 7761

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 38.9467 %
  Global Horizontal Routing Utilization  = 38.5917 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 16x16 Area, Max Cong = 91.716%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y90 -> INT_R_X31Y105
   INT_L_X32Y90 -> INT_R_X47Y105
   INT_L_X16Y74 -> INT_R_X31Y89
   INT_L_X32Y74 -> INT_R_X47Y89
   INT_L_X16Y58 -> INT_R_X31Y73
South Dir 8x8 Area, Max Cong = 87.7252%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y90 -> INT_R_X39Y97
   INT_L_X40Y90 -> INT_R_X47Y97
   INT_L_X32Y82 -> INT_R_X39Y89
   INT_L_X24Y66 -> INT_R_X31Y73
   INT_L_X24Y58 -> INT_R_X31Y65
East Dir 8x8 Area, Max Cong = 86.7188%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y98 -> INT_R_X39Y105
   INT_L_X24Y90 -> INT_R_X31Y97
   INT_L_X32Y90 -> INT_R_X39Y97
   INT_L_X40Y82 -> INT_R_X47Y89
   INT_L_X24Y74 -> INT_R_X31Y81
West Dir 16x16 Area, Max Cong = 88.1721%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y90 -> INT_R_X47Y105
   INT_L_X32Y74 -> INT_R_X47Y89
   INT_L_X32Y58 -> INT_R_X47Y73

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.777778 Sparse Ratio: 2
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.6 Sparse Ratio: 3.5
Direction: West
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1b00fadd5

Time (s): cpu = 01:02:14 ; elapsed = 01:36:15 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4023 ; free virtual = 7761

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b00fadd5

Time (s): cpu = 01:02:15 ; elapsed = 01:36:16 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4029 ; free virtual = 7759

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ae646bc9

Time (s): cpu = 01:02:21 ; elapsed = 01:36:23 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 3989 ; free virtual = 7727

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.459 | TNS=-54619.752| WHS=0.071  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ae646bc9

Time (s): cpu = 01:02:21 ; elapsed = 01:36:23 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 3999 ; free virtual = 7729
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:02:21 ; elapsed = 01:36:23 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4045 ; free virtual = 7776

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:02:27 ; elapsed = 01:36:30 . Memory (MB): peak = 3495.109 ; gain = 129.965 ; free physical = 4045 ; free virtual = 7776
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 14:08:40 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : getTanh_double
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 83506 |     0 |    101400 | 82.35 |
|   LUT as Logic             | 83434 |     0 |    101400 | 82.28 |
|   LUT as Memory            |    72 |     0 |     35000 |  0.21 |
|     LUT as Distributed RAM |    72 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  8786 |     0 |    202800 |  4.33 |
|   Register as Flip Flop    |  8786 |     0 |    202800 |  4.33 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  4735 |     0 |     50700 |  9.34 |
| F8 Muxes                   |    17 |     0 |     25350 |  0.07 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 25    |          Yes |           - |          Set |
| 245   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 8516  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      | 22103 |     0 |     25350 | 87.19 |
|   SLICEL                                   | 14382 |     0 |           |       |
|   SLICEM                                   |  7721 |     0 |           |       |
| LUT as Logic                               | 83434 |     0 |    101400 | 82.28 |
|   using O5 output only                     |     2 |       |           |       |
|   using O6 output only                     | 73754 |       |           |       |
|   using O5 and O6                          |  9678 |       |           |       |
| LUT as Memory                              |    72 |     0 |     35000 |  0.21 |
|   LUT as Distributed RAM                   |    72 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    72 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  8786 |     0 |    202800 |  4.33 |
|   Register driven from within the Slice    |  4955 |       |           |       |
|   Register driven from outside the Slice   |  3831 |       |           |       |
|     LUT in front of the register is unused |  1284 |       |           |       |
|     LUT in front of the register is used   |  2547 |       |           |       |
| Unique Control Sets                        |   249 |       |     25350 |  0.98 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |       600 |  2.00 |
|   DSP48E1 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 38860 |                 LUT |
| LUT4     | 34461 |                 LUT |
| LUT5     | 16226 |                 LUT |
| FDRE     |  8516 |        Flop & Latch |
| MUXF7    |  4735 |               MuxFx |
| CARRY4   |  3328 |          CarryLogic |
| LUT3     |  1779 |                 LUT |
| LUT2     |  1724 |                 LUT |
| FDCE     |   245 |        Flop & Latch |
| RAMD32   |   108 |  Distributed Memory |
| LUT1     |    62 |                 LUT |
| RAMS32   |    36 |  Distributed Memory |
| FDPE     |    25 |        Flop & Latch |
| MUXF8    |    17 |               MuxFx |
| DSP48E1  |    12 |    Block Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 14:08:56 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : getTanh_double
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.460ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/conflictPReg_18_30_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/dataQ_18_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 0.820ns (8.205%)  route 9.174ns (91.795%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 5.277 - 4.000 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8941, unset)         1.781     1.781    c_LSQ_A/loadQ/clk
    SLICE_X28Y27         FDRE                                         r  c_LSQ_A/loadQ/conflictPReg_18_30_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.269     2.050 r  c_LSQ_A/loadQ/conflictPReg_18_30_reg/Q
                         net (fo=8, routed)           0.743     2.793    c_LSQ_A/loadQ/conflictPReg_18_30
    SLICE_X25Y30         LUT4 (Prop_lut4_I1_O)        0.053     2.846 f  c_LSQ_A/loadQ/dataQ_18[31]_i_18/O
                         net (fo=6, routed)           0.759     3.605    c_LSQ_A/loadQ/dataQ_18[31]_i_18_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.053     3.658 r  c_LSQ_A/loadQ/dataQ_18[31]_i_67/O
                         net (fo=1, routed)           0.424     4.082    c_LSQ_A/loadQ/dataQ_18[31]_i_67_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.053     4.135 r  c_LSQ_A/loadQ/dataQ_18[31]_i_33/O
                         net (fo=164, routed)         5.595     9.730    c_LSQ_A/loadQ/dataQ_18[31]_i_33_n_0
    SLICE_X11Y138        MUXF7 (Prop_muxf7_S_O)       0.174     9.904 r  c_LSQ_A/loadQ/dataQ_18_reg[30]_i_5/O
                         net (fo=1, routed)           0.304    10.208    c_LSQ_A/loadQ/dataQ_18_reg[30]_i_5_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I3_O)        0.153    10.361 r  c_LSQ_A/loadQ/dataQ_18[30]_i_2/O
                         net (fo=1, routed)           1.349    11.710    c_LSQ_A/loadQ/dataQ_18[30]_i_2_n_0
    SLICE_X60Y135        LUT3 (Prop_lut3_I0_O)        0.065    11.775 r  c_LSQ_A/loadQ/dataQ_18[30]_i_1/O
                         net (fo=1, routed)           0.000    11.775    c_LSQ_A/loadQ/dataQ_18[30]_i_1_n_0
    SLICE_X60Y135        FDRE                                         r  c_LSQ_A/loadQ/dataQ_18_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=8941, unset)         1.277     5.277    c_LSQ_A/loadQ/clk
    SLICE_X60Y135        FDRE                                         r  c_LSQ_A/loadQ/dataQ_18_reg[30]/C
                         clock pessimism              0.010     5.287    
                         clock uncertainty           -0.035     5.252    
    SLICE_X60Y135        FDRE (Setup_fdre_C_D)        0.063     5.315    c_LSQ_A/loadQ/dataQ_18_reg[30]
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                 -6.460    




report_timing: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3495.109 ; gain = 0.000 ; free physical = 4009 ; free virtual = 7739
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 14:08:57 2023...
