GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/BRAMS/gowin_dpb_program/gowin_dpb_program.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/Buses/bus.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/Buses/bus.v":1)
Back to file '/home/iordana/Documents/RISCY/src/Buses/bus.v'("/home/iordana/Documents/RISCY/src/Buses/bus.v":1)
WARN  (EX3792) : Literal value 'h8B00_00016 truncated to fit in 32 bits("/home/iordana/Documents/RISCY/src/Buses/bus.v":73)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/ALUCPU.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/ALUCPU.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/ALUCPU.v'("/home/iordana/Documents/RISCY/src/CPU/ALUCPU.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/ALUCPU.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/ALUCPU.v'("/home/iordana/Documents/RISCY/src/CPU/ALUCPU.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/RegFile.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/RegFile.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/RegFile.v'("/home/iordana/Documents/RISCY/src/CPU/RegFile.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/RegFile.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/RegFile.v'("/home/iordana/Documents/RISCY/src/CPU/RegFile.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/SignExtendSelector.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/SignExtendSelector.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/SignExtendSelector.v'("/home/iordana/Documents/RISCY/src/CPU/SignExtendSelector.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/SignExtendSelector.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/SignExtendSelector.v'("/home/iordana/Documents/RISCY/src/CPU/SignExtendSelector.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/control_alu.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/control_alu.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_alu.v'("/home/iordana/Documents/RISCY/src/CPU/control_alu.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/control_alu.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_alu.v'("/home/iordana/Documents/RISCY/src/CPU/control_alu.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/control_branch.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/control_branch.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_branch.v'("/home/iordana/Documents/RISCY/src/CPU/control_branch.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/control_branch.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_branch.v'("/home/iordana/Documents/RISCY/src/CPU/control_branch.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/control_bypass_ex.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/control_bypass_ex.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_bypass_ex.v'("/home/iordana/Documents/RISCY/src/CPU/control_bypass_ex.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/control_bypass_ex.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_bypass_ex.v'("/home/iordana/Documents/RISCY/src/CPU/control_bypass_ex.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/control_main.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/control_main.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_main.v'("/home/iordana/Documents/RISCY/src/CPU/control_main.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/control_main.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_main.v'("/home/iordana/Documents/RISCY/src/CPU/control_main.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/control_stall_id.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/control_stall_id.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_stall_id.v'("/home/iordana/Documents/RISCY/src/CPU/control_stall_id.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/control_stall_id.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/control_stall_id.v'("/home/iordana/Documents/RISCY/src/CPU/control_stall_id.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/cpu.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/cpu.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/cpu.v'("/home/iordana/Documents/RISCY/src/CPU/cpu.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/cpu.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/cpu.v'("/home/iordana/Documents/RISCY/src/CPU/cpu.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/mem_read_selector.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/mem_read_selector.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/mem_read_selector.v'("/home/iordana/Documents/RISCY/src/CPU/mem_read_selector.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/mem_read_selector.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/mem_read_selector.v'("/home/iordana/Documents/RISCY/src/CPU/mem_read_selector.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/mem_write_selector.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/mem_write_selector.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/mem_write_selector.v'("/home/iordana/Documents/RISCY/src/CPU/mem_write_selector.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/mem_write_selector.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/mem_write_selector.v'("/home/iordana/Documents/RISCY/src/CPU/mem_write_selector.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/CPU/signExtend.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/RISCY/src/CPU/signExtend.v":1)
Back to file '/home/iordana/Documents/RISCY/src/CPU/signExtend.v'("/home/iordana/Documents/RISCY/src/CPU/signExtend.v":1)
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/CPU/signExtend.v":2)
Back to file '/home/iordana/Documents/RISCY/src/CPU/signExtend.v'("/home/iordana/Documents/RISCY/src/CPU/signExtend.v":2)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/GPIO/buttonModule.v'
WARN  (EX3792) : Literal value 'hFFFFFF truncated to fit in 22 bits("/home/iordana/Documents/RISCY/src/GPIO/buttonModule.v":50)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/GPIO/cpuTimer.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/GPIO/seven_segment.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/Memories/flash.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/Memories/flashController.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/Memories/memory.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/Memories/memory.v":1)
Back to file '/home/iordana/Documents/RISCY/src/Memories/memory.v'("/home/iordana/Documents/RISCY/src/Memories/memory.v":1)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/Memories/programMemory.v'
Undeclared symbol 'dina', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":57)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/config.vh'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/screenI2C/i2c.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/screenI2C/i2capi.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/screenI2C/screen.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/screenI2C/textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/screenI2C/textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("/home/iordana/Documents/RISCY/src/screenI2C/textEngine.v":61)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v'
WARN  (SYS-1203) : Column %u exceeds maximum value %u("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":54)
Undeclared symbol 'douta', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":87)
Undeclared symbol 'dinb', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":104)
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/screenVGA/gowin_dpb/gowin_dpb.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/screenVGA/gowin_osc/gowin_osc.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/screenVGA/gowin_rpll/gowin_rpll.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/screenVGA/gowin_sp/gowin_sp.v'
Analyzing Verilog file '/home/iordana/Documents/RISCY/src/soc.v'
Analyzing included file '/home/iordana/Documents/RISCY/src/config.vh'("/home/iordana/Documents/RISCY/src/soc.v":1)
Back to file '/home/iordana/Documents/RISCY/src/soc.v'("/home/iordana/Documents/RISCY/src/soc.v":1)
Undeclared symbol 'memReady', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/soc.v":63)
WARN  (EX3638) : 'memReady' is already implicitly declared on line 63("/home/iordana/Documents/RISCY/src/soc.v":76)
Undeclared symbol 'btn_out', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/soc.v":90)
Undeclared symbol 'flash_data_out', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/soc.v":91)
Undeclared symbol 'counter27M', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/soc.v":94)
Undeclared symbol 'counter1M', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/soc.v":95)
Undeclared symbol 'flash_ren', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/soc.v":105)
Undeclared symbol 'flash_wen', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/soc.v":106)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("/home/iordana/Documents/RISCY/src/soc.v":107)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 107("/home/iordana/Documents/RISCY/src/soc.v":126)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 90("/home/iordana/Documents/RISCY/src/soc.v":127)
WARN  (EX3638) : 'flash_ren' is already implicitly declared on line 105("/home/iordana/Documents/RISCY/src/soc.v":136)
WARN  (EX3638) : 'flash_wen' is already implicitly declared on line 106("/home/iordana/Documents/RISCY/src/soc.v":137)
WARN  (EX3638) : 'flash_data_out' is already implicitly declared on line 91("/home/iordana/Documents/RISCY/src/soc.v":138)
WARN  (EX3638) : 'counter1M' is already implicitly declared on line 95("/home/iordana/Documents/RISCY/src/soc.v":230)
WARN  (EX3638) : 'counter27M' is already implicitly declared on line 94("/home/iordana/Documents/RISCY/src/soc.v":237)
Compiling module 'top'("/home/iordana/Documents/RISCY/src/soc.v":3)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("/home/iordana/Documents/RISCY/src/soc.v":34)
Compiling module 'cpu'("/home/iordana/Documents/RISCY/src/CPU/cpu.v":9)
Compiling module 'signExtend'("/home/iordana/Documents/RISCY/src/CPU/signExtend.v":4)
Compiling module 'RegFile'("/home/iordana/Documents/RISCY/src/CPU/RegFile.v":7)
Compiling module 'SignExtendSelector'("/home/iordana/Documents/RISCY/src/CPU/SignExtendSelector.v":4)
Compiling module 'control_main'("/home/iordana/Documents/RISCY/src/CPU/control_main.v":5)
Compiling module 'control_stall_id'("/home/iordana/Documents/RISCY/src/CPU/control_stall_id.v":6)
Compiling module 'ALUCPU'("/home/iordana/Documents/RISCY/src/CPU/ALUCPU.v":4)
Compiling module 'control_alu'("/home/iordana/Documents/RISCY/src/CPU/control_alu.v":5)
Compiling module 'control_bypass_ex'("/home/iordana/Documents/RISCY/src/CPU/control_bypass_ex.v":5)
Compiling module 'mem_write_selector'("/home/iordana/Documents/RISCY/src/CPU/mem_write_selector.v":4)
Compiling module 'control_branch'("/home/iordana/Documents/RISCY/src/CPU/control_branch.v":4)
Compiling module 'mem_read_selector'("/home/iordana/Documents/RISCY/src/CPU/mem_read_selector.v":4)
Compiling module 'bus'("/home/iordana/Documents/RISCY/src/Buses/bus.v":3)
Compiling module 'memory'("/home/iordana/Documents/RISCY/src/Memories/memory.v":3)
Extracting RAM for identifier 'data_mem'("/home/iordana/Documents/RISCY/src/Memories/memory.v":17)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/iordana/Documents/RISCY/src/Memories/memory.v":78)
Compiling module 'buttonModule'("/home/iordana/Documents/RISCY/src/GPIO/buttonModule.v":1)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("/home/iordana/Documents/RISCY/src/GPIO/buttonModule.v":44)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'address'("/home/iordana/Documents/RISCY/src/soc.v":133)
Compiling module 'flashController'("/home/iordana/Documents/RISCY/src/Memories/flashController.v":1)
Compiling module 'flashNavigator'("/home/iordana/Documents/RISCY/src/Memories/flash.v":2)
WARN  (EX3780) : Using initial value of 'command' since it is never assigned("/home/iordana/Documents/RISCY/src/Memories/flash.v":20)
Extracting RAM for identifier 'stored_characters'("/home/iordana/Documents/RISCY/src/Memories/flash.v":49)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("/home/iordana/Documents/RISCY/src/Memories/flash.v":93)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/iordana/Documents/RISCY/src/Memories/flash.v":116)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataToWrite'("/home/iordana/Documents/RISCY/src/Memories/flashController.v":129)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'address'("/home/iordana/Documents/RISCY/src/soc.v":149)
Compiling module 'programMemory'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":1)
Compiling module 'Gowin_DPB_program'("/home/iordana/Documents/RISCY/src/BRAMS/gowin_dpb_program/gowin_dpb_program.v":10)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":56)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":57)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":65)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":77)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":78)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":86)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":98)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":99)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":107)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":119)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":120)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":128)
WARN  (EX1998) : Net 'dina' does not have a driver("/home/iordana/Documents/RISCY/src/Memories/programMemory.v":57)
Compiling module 'Gowin_rPLL'("/home/iordana/Documents/RISCY/src/screenVGA/gowin_rpll/gowin_rpll.v":10)
Compiling module 'VGAMod'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":1)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":54)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":65)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":72)
Compiling module 'Gowin_DPB'("/home/iordana/Documents/RISCY/src/screenVGA/gowin_dpb/gowin_dpb.v":10)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":87)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":94)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":97)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":103)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":104)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":109)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":116)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":119)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":125)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":126)
WARN  (EX1998) : Net 'dinb' does not have a driver("/home/iordana/Documents/RISCY/src/screenVGA/VGAMod.v":104)
Compiling module 'cpuTimer'("/home/iordana/Documents/RISCY/src/GPIO/cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/iordana/Documents/RISCY/src/GPIO/cpuTimer.v":17)
Compiling module 'cpuTimer(DIVISION=1)'("/home/iordana/Documents/RISCY/src/GPIO/cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/iordana/Documents/RISCY/src/GPIO/cpuTimer.v":17)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("/home/iordana/Documents/RISCY/src/soc.v":273)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("/home/iordana/Documents/RISCY/src/soc.v":305)
WARN  (EX1998) : Net 'debug' does not have a driver("/home/iordana/Documents/RISCY/src/soc.v":77)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "io_scl" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/RISCY/src/soc.v":8)
[5%] Running netlist conversion ...
WARN  (CV0017) : Inout io_sda is unused("/home/iordana/Documents/RISCY/src/soc.v":7)
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "flash_enable" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/RISCY/src/Memories/flashController.v":119)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_31_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_31_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_31_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_30_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_30_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_30_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_29_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_29_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_29_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_28_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_28_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_28_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_27_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_27_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_27_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_26_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_26_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_26_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_25_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_25_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_25_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_24_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_24_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_24_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_23_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_23_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_23_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_22_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_22_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_22_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_21_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_21_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_21_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_20_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_20_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_20_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_19_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_19_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_19_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_18_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_18_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_18_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_17_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_17_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_17_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_16_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_16_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_16_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_15_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_15_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_15_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_14_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_14_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_14_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_13_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_13_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_13_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_12_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_12_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_12_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_11_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_11_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_11_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_10_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_10_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_10_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_9_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_9_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_9_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_8_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_8_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_8_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_7_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_7_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_7_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_6_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_6_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_6_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_5_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_5_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_5_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_4_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_4_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_4_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_3_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_3_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_3_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_2_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_2_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_2_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_1_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_1_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_1_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_0_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_0_s6"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_0_s3"("/home/iordana/Documents/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("/home/iordana/Documents/RISCY/src/CPU/cpu.v":417)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("/home/iordana/Documents/RISCY/src/CPU/cpu.v":481)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("/home/iordana/Documents/RISCY/src/CPU/cpu.v":310)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("/home/iordana/Documents/RISCY/src/CPU/cpu.v":491)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("/home/iordana/Documents/RISCY/src/CPU/cpu.v":195)
[95%] Generate netlist file "/home/iordana/Documents/RISCY/impl/gwsynthesis/RISCY.vg" completed
[100%] Generate report file "/home/iordana/Documents/RISCY/impl/gwsynthesis/RISCY_syn.rpt.html" completed
GowinSynthesis finish
