
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro
OS: Rocky Linux 8.9 (Green Obsidian)
Hostname: xoc1.ewi.utwente.nl
max virtual memory: unlimited (bytes)
max user processes: 513019
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Fri Sep 20 09:45:37 2024

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc"




##### SUMMARY ############################################################

Found 7 issues in 6 out of 8 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                      Ending                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        top_sb_CCC_0_FCCC|GL0_net_inferred_clock      |     10.000           |     No paths         |     No paths         |     No paths                         
top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     20.000           |     No paths         |     No paths         |     No paths                         
top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     top_sb_CCC_0_FCCC|GL0_net_inferred_clock      |     Diff grp         |     No paths         |     No paths         |     No paths                         
top_sb_CCC_0_FCCC|GL0_net_inferred_clock      top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     Diff grp         |     No paths         |     No paths         |     No paths                         
top_sb_CCC_0_FCCC|GL0_net_inferred_clock      top_sb_CCC_0_FCCC|GL0_net_inferred_clock      |     10.000           |     10.000           |     5.000            |     5.000                            
=======================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEVRST_N
p:UART_RX
p:UART_TX
p:led0
p:led1
p:led2
p:led3
p:led4
p:led5
p:led6
p:led7


Inapplicable constraints
************************

create_generated_clock -name top_sb_0/CCC_0/GL0 -multiply_by 2 -divide_by 10 -source [get_pins { top_sb_0.CCC_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { top_sb_0.CCC_0.CCC_INST.GL0 }]
	@E:BN544:"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":8:0:8:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
set_false_path -through [get_nets { top_sb_0.CORERESETP_0.CONFIG1_DONE top_sb_0.CORERESETP_0.CONFIG2_DONE top_sb_0.CORERESETP_0.SDIF*_PERST_N top_sb_0.CORERESETP_0.SDIF*_PSEL top_sb_0.CORERESETP_0.SDIF*_PWRITE top_sb_0.CORERESETP_0.SDIF*_PRDATA[*] top_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT top_sb_0.CORERESETP_0.SOFT_RESET_F2M top_sb_0.CORERESETP_0.SOFT_M3_RESET top_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET top_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]
	@E::"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":12:0:12:0|Timing constraint (through [get_nets { top_sb_0.CORERESETP_0.CONFIG1_DONE top_sb_0.CORERESETP_0.CONFIG2_DONE top_sb_0.CORERESETP_0.SDIF*_PERST_N top_sb_0.CORERESETP_0.SDIF*_PSEL top_sb_0.CORERESETP_0.SDIF*_PWRITE top_sb_0.CORERESETP_0.SDIF*_PRDATA[*] top_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT top_sb_0.CORERESETP_0.SOFT_RESET_F2M top_sb_0.CORERESETP_0.SOFT_M3_RESET top_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET top_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because all of the '-through' objects specified by the constraint are driven by constants
	@E:MF1038:"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":12:0:12:0|collection "[get_nets { top_sb_0.CORERESETP_0.CONFIG1_DONE top_sb_0.CORERESETP_0.CONFIG2_DONE top_sb_0.CORERESETP_0.SDIF*_PERST_N top_sb_0.CORERESETP_0.SDIF*_PSEL top_sb_0.CORERESETP_0.SDIF*_PWRITE top_sb_0.CORERESETP_0.SDIF*_PRDATA[*] top_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT top_sb_0.CORERESETP_0.SOFT_RESET_F2M top_sb_0.CORERESETP_0.SOFT_M3_RESET top_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET top_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]" contains only objects driven by constants

Applicable constraints with issues
**********************************

set_false_path -from [get_cells { top_sb_0.CORERESETP_0.MSS_HPMS_READY_int top_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] -to [get_cells { top_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]
	@W::"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":11:0:11:0|Timing constraint (from [get_cells { top_sb_0.CORERESETP_0.MSS_HPMS_READY_int top_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { top_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because no matching path was synchronous
set_false_path -from [get_cells { top_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] -to [get_cells { top_sb_0.CORERESETP_0.sm0_areset_n_rcosc top_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]
	@W::"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":10:0:10:0|Timing constraint (from [get_cells { top_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { top_sb_0.CORERESETP_0.sm0_areset_n_rcosc top_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because no matching path was synchronous
set_false_path -through [get_nets { top_sb_0.CORERESETP_0.ddr_settled top_sb_0.CORERESETP_0.count_ddr_enable top_sb_0.CORERESETP_0.release_sdif*_core top_sb_0.CORERESETP_0.count_sdif*_enable }]
	@W::"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":9:0:9:0|Timing constraint (through [get_nets { top_sb_0.CORERESETP_0.ddr_settled top_sb_0.CORERESETP_0.count_ddr_enable top_sb_0.CORERESETP_0.release_sdif*_core top_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because no matching path was synchronous
set_false_path -through [get_pins { top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]
	@W::"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":13:0:13:0|Timing constraint (through [get_pins { top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

Constraints with matching wildcard expressions
**********************************************

set_false_path -from [get_cells { top_sb_0.CORERESETP_0.MSS_HPMS_READY_int top_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] -to [get_cells { top_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]
	@N:MF891:"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":11:0:11:0|expression "[get_cells { top_sb_0.CORERESETP_0.MSS_HPMS_READY_int top_sb_0.CORERESETP_0.SDIF*_PERST_N_re }]" applies to objects:
		top_sb_0.CORERESETP_0.MSS_HPMS_READY_int
	@N:MF891:"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":11:0:11:0|expression "[get_cells { top_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]" applies to objects:
		top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc
		top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_arst
		top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_arst_i
		top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
		top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc
		top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_arst
		top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_arst_i
		top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
		top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc
		top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_arst
		top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_arst_i
		top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
		top_sb_0.CORERESETP_0.sdif3_areset_n_rcosc
		top_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_arst
		top_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_arst_i
		top_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1
set_false_path -through [get_nets { top_sb_0.CORERESETP_0.ddr_settled top_sb_0.CORERESETP_0.count_ddr_enable top_sb_0.CORERESETP_0.release_sdif*_core top_sb_0.CORERESETP_0.count_sdif*_enable }]
	@N:MF891:"/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc":9:0:9:0|expression "[get_nets { top_sb_0.CORERESETP_0.ddr_settled top_sb_0.CORERESETP_0.count_ddr_enable top_sb_0.CORERESETP_0.release_sdif*_core top_sb_0.CORERESETP_0.count_sdif*_enable }]" applies to objects:
		top_sb_0.CORERESETP_0.ddr_settled
		top_sb_0.CORERESETP_0.release_sdif0_core
		top_sb_0.CORERESETP_0.release_sdif1_core
		top_sb_0.CORERESETP_0.release_sdif2_core
		top_sb_0.CORERESETP_0.release_sdif3_core

Library Report
**************


# End of Constraint Checker Report
