/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [16:0] _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [5:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_60z = !(celloutsig_0_44z ? celloutsig_0_40z[3] : celloutsig_0_9z[0]);
  assign celloutsig_1_18z = !(celloutsig_1_13z[5] ? celloutsig_1_17z : celloutsig_1_16z);
  assign celloutsig_0_11z = !(celloutsig_0_1z[4] ? celloutsig_0_9z[1] : celloutsig_0_0z);
  assign celloutsig_0_21z = !(celloutsig_0_19z ? celloutsig_0_17z : celloutsig_0_13z[6]);
  assign celloutsig_0_23z = !(celloutsig_0_19z ? celloutsig_0_15z[7] : celloutsig_0_33z);
  assign celloutsig_1_11z = ~_00_;
  assign celloutsig_0_17z = ~celloutsig_0_33z;
  assign celloutsig_0_36z = ~((celloutsig_0_24z[1] | celloutsig_0_26z[5]) & celloutsig_0_18z);
  assign celloutsig_0_20z = ~((celloutsig_0_12z[0] | in_data[58]) & celloutsig_0_11z);
  assign celloutsig_0_33z = celloutsig_0_2z[1] | ~(celloutsig_0_4z[6]);
  assign celloutsig_1_4z = celloutsig_1_2z[2] | ~(celloutsig_1_1z[8]);
  assign celloutsig_1_16z = celloutsig_1_7z[4] | celloutsig_1_2z[2];
  assign celloutsig_0_19z = celloutsig_0_9z[0] | celloutsig_0_11z;
  reg [16:0] _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 17'h00000;
    else _17_ <= { celloutsig_1_7z[9:1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z };
  assign { _02_[16:2], _00_, _02_[0] } = _17_;
  reg [4:0] _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 5'h00;
    else _18_ <= { celloutsig_0_2z[1:0], celloutsig_0_3z };
  assign { _03_[4:1], _01_ } = _18_;
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z } & celloutsig_1_1z;
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_5z } & celloutsig_1_1z[8:2];
  assign celloutsig_0_9z = celloutsig_0_3z & _03_[3:1];
  assign celloutsig_0_14z = { _03_[4:2], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_1z } & { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_0_15z = { celloutsig_0_4z[6:3], 2'h0, celloutsig_0_3z } / { 1'h1, celloutsig_0_13z[2:0], celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_9z[2:1], celloutsig_0_5z } / { 1'h1, celloutsig_0_9z[1:0] };
  assign celloutsig_0_5z = in_data[35] & ~(celloutsig_0_1z[4]);
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_4z);
  assign celloutsig_0_40z = { celloutsig_0_13z[2:1], celloutsig_0_36z, 1'h0, celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, celloutsig_0_2z[0], celloutsig_0_33z, celloutsig_0_7z[3:2], 2'h0, celloutsig_0_0z };
  assign celloutsig_0_61z = { celloutsig_0_30z[5:4], celloutsig_0_3z, celloutsig_0_44z } % { 1'h1, celloutsig_0_51z[6:4], celloutsig_0_60z, celloutsig_0_5z };
  assign celloutsig_1_5z = celloutsig_1_2z % { 1'h1, in_data[171:170] };
  assign celloutsig_0_13z = { _03_[1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_33z } % { 1'h1, in_data[87:81] };
  assign celloutsig_0_26z = celloutsig_0_14z[8:1] % { 1'h1, celloutsig_0_13z[6:5], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_37z = { celloutsig_0_26z[4:0], celloutsig_0_33z } | { celloutsig_0_14z[3:1], celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[132:123] | in_data[169:160];
  assign celloutsig_1_2z = celloutsig_1_0z[7:5] | celloutsig_1_1z[9:7];
  assign celloutsig_0_44z = & { celloutsig_0_23z, celloutsig_0_14z[15:1] };
  assign celloutsig_0_46z = & celloutsig_0_37z[4:1];
  assign celloutsig_1_9z = & in_data[118:116];
  assign celloutsig_1_17z = & in_data[181:174];
  assign celloutsig_0_18z = & { celloutsig_0_14z[8:0], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_0z = ^ in_data[33:30];
  assign celloutsig_1_6z = ^ { in_data[188:186], celloutsig_1_3z };
  assign celloutsig_1_19z = ^ { celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_11z };
  assign celloutsig_0_51z = { celloutsig_0_3z[1:0], celloutsig_0_11z, celloutsig_0_46z, celloutsig_0_23z, _03_[4:1], _01_, 1'h0 } >>> { celloutsig_0_40z[5:0], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_33z };
  assign celloutsig_1_3z = celloutsig_1_1z[4:2] >>> in_data[134:132];
  assign celloutsig_0_1z = in_data[95:90] >>> in_data[17:12];
  assign celloutsig_0_12z = in_data[68:65] >>> in_data[94:91];
  assign celloutsig_0_2z = celloutsig_0_1z[2:0] >>> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[92:90] >>> celloutsig_0_2z;
  assign celloutsig_0_30z = { celloutsig_0_15z[4:0], celloutsig_0_18z } >>> { celloutsig_0_1z[4:0], celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[188:181] ^ in_data[158:151];
  assign celloutsig_0_10z = ~((celloutsig_0_3z[2] & celloutsig_0_1z[5]) | _01_);
  assign { celloutsig_0_4z[5:3], celloutsig_0_4z[6] } = { celloutsig_0_3z, celloutsig_0_1z[0] } ^ { celloutsig_0_2z, celloutsig_0_3z[2] };
  assign celloutsig_0_7z[3:2] = celloutsig_0_4z[4:3] & celloutsig_0_1z[3:2];
  assign _02_[1] = _00_;
  assign _03_[0] = _01_;
  assign celloutsig_0_4z[2:0] = 3'h0;
  assign celloutsig_0_7z[1:0] = 2'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
