// Seed: 302997776
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4
);
  logic   id_5;
  integer id_6;
  assign id_3 = 1 ? 1 : id_4;
  specify
    (id_7 => id_8) = (1'b0 : id_0  : id_4, 1);
    (id_9 => id_10) = (1);
  endspecify
endmodule
