
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Sat May  6 11:00:27 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fsub.h instruction of the RISC-V RV32F_Zicsr_Zfh,RV64F_Zicsr_Zfh extension for the fsub_b7 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr_Zfh,RV64IF_Zicsr_Zfh")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*Zfh.*);def TEST_CASE_1=True;",fsub_b7)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs2 == rd != rs1, rs1==f30, rs2==f31, rd==f31,fs1 == 0 and fe1 == 0x1c and fm1 == 0x04c and fs2 == 0 and fe2 == 0x1c and fm2 == 0x04c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f31; dest:f31; op1val:0x704c; op2val:0x704c;
   valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f31, dyn, 96, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==f31, rs2==f29, rd==f30,fs1 == 0 and fe1 == 0x1e and fm1 == 0x21b and fs2 == 0 and fe2 == 0x1e and fm2 == 0x21b and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f31; op2:f29; dest:f30; op1val:0x7a1b; op2val:0x7a1b;
   valaddr_reg:x3; val_offset:2*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f30, f31, f29, dyn, 96, 0, x3, 2*FLEN/8, x4, x1, x2)

inst_2:
// rs1 == rs2 != rd, rs1==f28, rs2==f28, rd==f29,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ec and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3ec and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f28; op2:f28; dest:f29; op1val:0x77ec; op2val:0x77ec;
   valaddr_reg:x3; val_offset:4*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f29, f28, f28, dyn, 96, 0, x3, 4*FLEN/8, x4, x1, x2)

inst_3:
// rs1 == rd != rs2, rs1==f27, rs2==f30, rd==f27,fs1 == 0 and fe1 == 0x1e and fm1 == 0x135 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x135 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f27; op2:f30; dest:f27; op1val:0x7935; op2val:0x7935;
   valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f27, f27, f30, dyn, 96, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_4:
// rs1 == rs2 == rd, rs1==f26, rs2==f26, rd==f26,fs1 == 0 and fe1 == 0x1b and fm1 == 0x201 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x201 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f26; op2:f26; dest:f26; op1val:0x6e01; op2val:0x6e01;
   valaddr_reg:x3; val_offset:8*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f26, f26, f26, dyn, 96, 0, x3, 8*FLEN/8, x4, x1, x2)

inst_5:
// rs1==f29, rs2==f27, rd==f28,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ae and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2ae and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f29; op2:f27; dest:f28; op1val:0x7aae; op2val:0x7aae;
   valaddr_reg:x3; val_offset:10*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f28, f29, f27, dyn, 96, 0, x3, 10*FLEN/8, x4, x1, x2)

inst_6:
// rs1==f24, rs2==f23, rd==f25,fs1 == 0 and fe1 == 0x1e and fm1 == 0x218 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x218 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f24; op2:f23; dest:f25; op1val:0x7a18; op2val:0x7a18;
   valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f25, f24, f23, dyn, 96, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_7:
// rs1==f23, rs2==f25, rd==f24,fs1 == 0 and fe1 == 0x1d and fm1 == 0x31f and fs2 == 0 and fe2 == 0x1d and fm2 == 0x31f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f23; op2:f25; dest:f24; op1val:0x771f; op2val:0x771f;
   valaddr_reg:x3; val_offset:14*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f24, f23, f25, dyn, 96, 0, x3, 14*FLEN/8, x4, x1, x2)

inst_8:
// rs1==f25, rs2==f24, rd==f23,fs1 == 0 and fe1 == 0x1c and fm1 == 0x351 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x351 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f25; op2:f24; dest:f23; op1val:0x7351; op2val:0x7351;
   valaddr_reg:x3; val_offset:16*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f23, f25, f24, dyn, 96, 0, x3, 16*FLEN/8, x4, x1, x2)

inst_9:
// rs1==f21, rs2==f20, rd==f22,fs1 == 0 and fe1 == 0x1e and fm1 == 0x335 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x335 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f21; op2:f20; dest:f22; op1val:0x7b35; op2val:0x7b35;
   valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f22, f21, f20, dyn, 96, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_10:
// rs1==f20, rs2==f22, rd==f21,fs1 == 0 and fe1 == 0x19 and fm1 == 0x283 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x283 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f20; op2:f22; dest:f21; op1val:0x6683; op2val:0x6683;
   valaddr_reg:x3; val_offset:20*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f21, f20, f22, dyn, 96, 0, x3, 20*FLEN/8, x4, x1, x2)

inst_11:
// rs1==f22, rs2==f21, rd==f20,fs1 == 0 and fe1 == 0x1e and fm1 == 0x382 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x382 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f22; op2:f21; dest:f20; op1val:0x7b82; op2val:0x7b82;
   valaddr_reg:x3; val_offset:22*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f20, f22, f21, dyn, 96, 0, x3, 22*FLEN/8, x4, x1, x2)

inst_12:
// rs1==f18, rs2==f17, rd==f19,fs1 == 0 and fe1 == 0x1c and fm1 == 0x2ed and fs2 == 0 and fe2 == 0x1c and fm2 == 0x2ed and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f18; op2:f17; dest:f19; op1val:0x72ed; op2val:0x72ed;
   valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f19, f18, f17, dyn, 96, 0, x3, 24*FLEN/8, x4, x1, x2)

inst_13:
// rs1==f17, rs2==f19, rd==f18,fs1 == 0 and fe1 == 0x19 and fm1 == 0x36f and fs2 == 0 and fe2 == 0x19 and fm2 == 0x36f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f17; op2:f19; dest:f18; op1val:0x676f; op2val:0x676f;
   valaddr_reg:x3; val_offset:26*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f18, f17, f19, dyn, 96, 0, x3, 26*FLEN/8, x4, x1, x2)

inst_14:
// rs1==f19, rs2==f18, rd==f17,fs1 == 0 and fe1 == 0x1d and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x300 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f19; op2:f18; dest:f17; op1val:0x7700; op2val:0x7700;
   valaddr_reg:x3; val_offset:28*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f17, f19, f18, dyn, 96, 0, x3, 28*FLEN/8, x4, x1, x2)

inst_15:
// rs1==f15, rs2==f14, rd==f16,fs1 == 0 and fe1 == 0x1c and fm1 == 0x374 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x374 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f15; op2:f14; dest:f16; op1val:0x7374; op2val:0x7374;
   valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f16, f15, f14, dyn, 96, 0, x3, 30*FLEN/8, x4, x1, x2)

inst_16:
// rs1==f14, rs2==f16, rd==f15,fs1 == 0 and fe1 == 0x1c and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x2ff and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f14; op2:f16; dest:f15; op1val:0x72ff; op2val:0x72ff;
   valaddr_reg:x3; val_offset:32*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f15, f14, f16, dyn, 96, 0, x3, 32*FLEN/8, x4, x1, x2)

inst_17:
// rs1==f16, rs2==f15, rd==f14,fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a2 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x0a2 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f16; op2:f15; dest:f14; op1val:0x74a2; op2val:0x74a2;
   valaddr_reg:x3; val_offset:34*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f14, f16, f15, dyn, 96, 0, x3, 34*FLEN/8, x4, x1, x2)

inst_18:
// rs1==f12, rs2==f11, rd==f13,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b2 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2b2 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f12; op2:f11; dest:f13; op1val:0x7ab2; op2val:0x7ab2;
   valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f13, f12, f11, dyn, 96, 0, x3, 36*FLEN/8, x4, x1, x2)

inst_19:
// rs1==f11, rs2==f13, rd==f12,fs1 == 0 and fe1 == 0x1e and fm1 == 0x122 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x122 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f11; op2:f13; dest:f12; op1val:0x7922; op2val:0x7922;
   valaddr_reg:x3; val_offset:38*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f12, f11, f13, dyn, 96, 0, x3, 38*FLEN/8, x4, x1, x2)

inst_20:
// rs1==f13, rs2==f12, rd==f11,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ef and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ef and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f13; op2:f12; dest:f11; op1val:0x7bef; op2val:0x7bef;
   valaddr_reg:x3; val_offset:40*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f11, f13, f12, dyn, 96, 0, x3, 40*FLEN/8, x4, x1, x2)

inst_21:
// rs1==f9, rs2==f8, rd==f10,fs1 == 0 and fe1 == 0x1b and fm1 == 0x3bb and fs2 == 0 and fe2 == 0x1b and fm2 == 0x3bb and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f9; op2:f8; dest:f10; op1val:0x6fbb; op2val:0x6fbb;
   valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f10, f9, f8, dyn, 96, 0, x3, 42*FLEN/8, x4, x1, x2)

inst_22:
// rs1==f8, rs2==f10, rd==f9,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c4 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1c4 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f8; op2:f10; dest:f9; op1val:0x79c4; op2val:0x79c4;
   valaddr_reg:x3; val_offset:44*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f9, f8, f10, dyn, 96, 0, x3, 44*FLEN/8, x4, x1, x2)

inst_23:
// rs1==f10, rs2==f9, rd==f8,fs1 == 0 and fe1 == 0x1e and fm1 == 0x37c and fs2 == 0 and fe2 == 0x1e and fm2 == 0x37c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f10; op2:f9; dest:f8; op1val:0x7b7c; op2val:0x7b7c;
   valaddr_reg:x3; val_offset:46*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f8, f10, f9, dyn, 96, 0, x3, 46*FLEN/8, x4, x1, x2)

inst_24:
// rs1==f6, rs2==f5, rd==f7,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a3 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2a3 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f6; op2:f5; dest:f7; op1val:0x7aa3; op2val:0x7aa3;
   valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f7, f6, f5, dyn, 96, 0, x3, 48*FLEN/8, x4, x1, x2)

inst_25:
// rs1==f5, rs2==f7, rd==f6,fs1 == 0 and fe1 == 0x1d and fm1 == 0x0da and fs2 == 0 and fe2 == 0x1d and fm2 == 0x0da and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f5; op2:f7; dest:f6; op1val:0x74da; op2val:0x74da;
   valaddr_reg:x3; val_offset:50*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f6, f5, f7, dyn, 96, 0, x3, 50*FLEN/8, x4, x1, x2)

inst_26:
// rs1==f7, rs2==f6, rd==f5,fs1 == 0 and fe1 == 0x1e and fm1 == 0x30e and fs2 == 0 and fe2 == 0x1e and fm2 == 0x30e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f7; op2:f6; dest:f5; op1val:0x7b0e; op2val:0x7b0e;
   valaddr_reg:x3; val_offset:52*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f5, f7, f6, dyn, 96, 0, x3, 52*FLEN/8, x4, x1, x2)

inst_27:
// rs1==f3, rs2==f2, rd==f4,fs1 == 0 and fe1 == 0x1e and fm1 == 0x00a and fs2 == 0 and fe2 == 0x1e and fm2 == 0x00a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f3; op2:f2; dest:f4; op1val:0x780a; op2val:0x780a;
   valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f4, f3, f2, dyn, 96, 0, x3, 54*FLEN/8, x4, x1, x2)

inst_28:
// rs1==f2, rs2==f4, rd==f3,fs1 == 0 and fe1 == 0x1a and fm1 == 0x06b and fs2 == 0 and fe2 == 0x1a and fm2 == 0x06b and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f2; op2:f4; dest:f3; op1val:0x686b; op2val:0x686b;
   valaddr_reg:x3; val_offset:56*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f3, f2, f4, dyn, 96, 0, x3, 56*FLEN/8, x4, x1, x2)

inst_29:
// rs1==f4, rs2==f3, rd==f2,fs1 == 0 and fe1 == 0x1e and fm1 == 0x260 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x260 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f4; op2:f3; dest:f2; op1val:0x7a60; op2val:0x7a60;
   valaddr_reg:x3; val_offset:58*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f2, f4, f3, dyn, 96, 0, x3, 58*FLEN/8, x4, x1, x2)

inst_30:
// rs1==f1,fs1 == 0 and fe1 == 0x1c and fm1 == 0x188 and fs2 == 0 and fe2 == 0x1c and fm2 == 0x188 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f1; op2:f30; dest:f31; op1val:0x7188; op2val:0x7188;
   valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f1, f30, dyn, 96, 0, x3, 60*FLEN/8, x4, x1, x2)

inst_31:
// rs1==f0,fs1 == 0 and fe1 == 0x1e and fm1 == 0x19f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x19f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f0; op2:f30; dest:f31; op1val:0x799f; op2val:0x799f;
   valaddr_reg:x3; val_offset:62*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f0, f30, dyn, 96, 0, x3, 62*FLEN/8, x4, x1, x2)

inst_32:
// rs2==f1,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x1d and fm2 == 0x1fe and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f1; dest:f31; op1val:0x75fe; op2val:0x75fe;
   valaddr_reg:x3; val_offset:64*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f1, dyn, 96, 0, x3, 64*FLEN/8, x4, x1, x2)

inst_33:
// rs2==f0,fs1 == 0 and fe1 == 0x1e and fm1 == 0x010 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x010 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f0; dest:f31; op1val:0x7810; op2val:0x7810;
   valaddr_reg:x3; val_offset:66*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f0, dyn, 96, 0, x3, 66*FLEN/8, x4, x1, x2)

inst_34:
// rd==f1,fs1 == 0 and fe1 == 0x1e and fm1 == 0x02a and fs2 == 0 and fe2 == 0x1e and fm2 == 0x02a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f31; op2:f30; dest:f1; op1val:0x782a; op2val:0x782a;
   valaddr_reg:x3; val_offset:68*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f1, f31, f30, dyn, 96, 0, x3, 68*FLEN/8, x4, x1, x2)

inst_35:
// rd==f0,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3d4 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f31; op2:f30; dest:f0; op1val:0x77d4; op2val:0x77d4;
   valaddr_reg:x3; val_offset:70*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f0, f31, f30, dyn, 96, 0, x3, 70*FLEN/8, x4, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x190 and fs2 == 0 and fe2 == 0x1a and fm2 == 0x190 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6990; op2val:0x6990;
   valaddr_reg:x3; val_offset:72*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 72*FLEN/8, x4, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3dc and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bdc; op2val:0x7bdc;
   valaddr_reg:x3; val_offset:74*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 74*FLEN/8, x4, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24b and fs2 == 0 and fe2 == 0x1d and fm2 == 0x24b and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x764b; op2val:0x764b;
   valaddr_reg:x3; val_offset:76*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 76*FLEN/8, x4, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x004 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x004 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7804; op2val:0x7804;
   valaddr_reg:x3; val_offset:78*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 78*FLEN/8, x4, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x229 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x229 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a29; op2val:0x7a29;
   valaddr_reg:x3; val_offset:80*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 80*FLEN/8, x4, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e1 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2e1 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ae1; op2val:0x7ae1;
   valaddr_reg:x3; val_offset:82*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 82*FLEN/8, x4, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x01b and fs2 == 0 and fe2 == 0x1e and fm2 == 0x019 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x781b; op2val:0x7819;
   valaddr_reg:x3; val_offset:84*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 84*FLEN/8, x4, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09e and fs2 == 0 and fe2 == 0x1e and fm2 == 0x09c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x789e; op2val:0x789c;
   valaddr_reg:x3; val_offset:86*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 86*FLEN/8, x4, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x04e and fs2 == 0 and fe2 == 0x1d and fm2 == 0x04a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x744e; op2val:0x744a;
   valaddr_reg:x3; val_offset:88*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 88*FLEN/8, x4, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3a5 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ba7; op2val:0x7ba5;
   valaddr_reg:x3; val_offset:90*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 90*FLEN/8, x4, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x244 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x242 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a44; op2val:0x7a42;
   valaddr_reg:x3; val_offset:92*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 92*FLEN/8, x4, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x316 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x314 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b16; op2val:0x7b14;
   valaddr_reg:x3; val_offset:94*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 94*FLEN/8, x4, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x278 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x276 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a78; op2val:0x7a76;
   valaddr_reg:x3; val_offset:96*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 96*FLEN/8, x4, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07d and fs2 == 0 and fe2 == 0x1e and fm2 == 0x07d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x787d; op2val:0x787d;
   valaddr_reg:x3; val_offset:98*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 98*FLEN/8, x4, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x32e and fs2 == 0 and fe2 == 0x1a and fm2 == 0x32e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6b2e; op2val:0x6b2e;
   valaddr_reg:x3; val_offset:100*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 100*FLEN/8, x4, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08e and fs2 == 0 and fe2 == 0x1e and fm2 == 0x08e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x788e; op2val:0x788e;
   valaddr_reg:x3; val_offset:102*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 102*FLEN/8, x4, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x009 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x009 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7809; op2val:0x7809;
   valaddr_reg:x3; val_offset:104*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 104*FLEN/8, x4, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b4 and fs2 == 0 and fe2 == 0x1d and fm2 == 0x1b4 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x75b4; op2val:0x75b4;
   valaddr_reg:x3; val_offset:106*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 106*FLEN/8, x4, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04e and fs2 == 0 and fe2 == 0x1e and fm2 == 0x04e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x784e; op2val:0x784e;
   valaddr_reg:x3; val_offset:108*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 108*FLEN/8, x4, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e5 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0e5 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e5; op2val:0x78e5;
   valaddr_reg:x3; val_offset:110*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 110*FLEN/8, x4, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ec and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3ec and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x77ec; op2val:0x77ec;
   valaddr_reg:x3; val_offset:112*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 112*FLEN/8, x4, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x201 and fs2 == 0 and fe2 == 0x1b and fm2 == 0x201 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e01; op2val:0x6e01;
   valaddr_reg:x3; val_offset:114*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 96, 0, x3, 114*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(28748,16,FLEN)
NAN_BOXED(28748,16,FLEN)
NAN_BOXED(31259,16,FLEN)
NAN_BOXED(31259,16,FLEN)
NAN_BOXED(30700,16,FLEN)
NAN_BOXED(30700,16,FLEN)
NAN_BOXED(31029,16,FLEN)
NAN_BOXED(31029,16,FLEN)
NAN_BOXED(28161,16,FLEN)
NAN_BOXED(28161,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(31256,16,FLEN)
NAN_BOXED(31256,16,FLEN)
NAN_BOXED(30495,16,FLEN)
NAN_BOXED(30495,16,FLEN)
NAN_BOXED(29521,16,FLEN)
NAN_BOXED(29521,16,FLEN)
NAN_BOXED(31541,16,FLEN)
NAN_BOXED(31541,16,FLEN)
NAN_BOXED(26243,16,FLEN)
NAN_BOXED(26243,16,FLEN)
NAN_BOXED(31618,16,FLEN)
NAN_BOXED(31618,16,FLEN)
NAN_BOXED(29421,16,FLEN)
NAN_BOXED(29421,16,FLEN)
NAN_BOXED(26479,16,FLEN)
NAN_BOXED(26479,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(29556,16,FLEN)
NAN_BOXED(29556,16,FLEN)
NAN_BOXED(29439,16,FLEN)
NAN_BOXED(29439,16,FLEN)
NAN_BOXED(29858,16,FLEN)
NAN_BOXED(29858,16,FLEN)
NAN_BOXED(31410,16,FLEN)
NAN_BOXED(31410,16,FLEN)
NAN_BOXED(31010,16,FLEN)
NAN_BOXED(31010,16,FLEN)
NAN_BOXED(31727,16,FLEN)
NAN_BOXED(31727,16,FLEN)
NAN_BOXED(28603,16,FLEN)
NAN_BOXED(28603,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(31395,16,FLEN)
NAN_BOXED(31395,16,FLEN)
NAN_BOXED(29914,16,FLEN)
NAN_BOXED(29914,16,FLEN)
NAN_BOXED(31502,16,FLEN)
NAN_BOXED(31502,16,FLEN)
NAN_BOXED(30730,16,FLEN)
NAN_BOXED(30730,16,FLEN)
NAN_BOXED(26731,16,FLEN)
NAN_BOXED(26731,16,FLEN)
NAN_BOXED(31328,16,FLEN)
NAN_BOXED(31328,16,FLEN)
NAN_BOXED(29064,16,FLEN)
NAN_BOXED(29064,16,FLEN)
NAN_BOXED(31135,16,FLEN)
NAN_BOXED(31135,16,FLEN)
NAN_BOXED(30206,16,FLEN)
NAN_BOXED(30206,16,FLEN)
NAN_BOXED(30736,16,FLEN)
NAN_BOXED(30736,16,FLEN)
NAN_BOXED(30762,16,FLEN)
NAN_BOXED(30762,16,FLEN)
NAN_BOXED(30676,16,FLEN)
NAN_BOXED(30676,16,FLEN)
NAN_BOXED(27024,16,FLEN)
NAN_BOXED(27024,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(30283,16,FLEN)
NAN_BOXED(30283,16,FLEN)
NAN_BOXED(30724,16,FLEN)
NAN_BOXED(30724,16,FLEN)
NAN_BOXED(31273,16,FLEN)
NAN_BOXED(31273,16,FLEN)
NAN_BOXED(31457,16,FLEN)
NAN_BOXED(31457,16,FLEN)
NAN_BOXED(30747,16,FLEN)
NAN_BOXED(30745,16,FLEN)
NAN_BOXED(30878,16,FLEN)
NAN_BOXED(30876,16,FLEN)
NAN_BOXED(29774,16,FLEN)
NAN_BOXED(29770,16,FLEN)
NAN_BOXED(31655,16,FLEN)
NAN_BOXED(31653,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(31298,16,FLEN)
NAN_BOXED(31510,16,FLEN)
NAN_BOXED(31508,16,FLEN)
NAN_BOXED(31352,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(30845,16,FLEN)
NAN_BOXED(30845,16,FLEN)
NAN_BOXED(27438,16,FLEN)
NAN_BOXED(27438,16,FLEN)
NAN_BOXED(30862,16,FLEN)
NAN_BOXED(30862,16,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(30132,16,FLEN)
NAN_BOXED(30132,16,FLEN)
NAN_BOXED(30798,16,FLEN)
NAN_BOXED(30798,16,FLEN)
NAN_BOXED(30949,16,FLEN)
NAN_BOXED(30949,16,FLEN)
NAN_BOXED(30700,16,FLEN)
NAN_BOXED(30700,16,FLEN)
NAN_BOXED(28161,16,FLEN)
NAN_BOXED(28161,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 116*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
