{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696534439930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696534439930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  5 16:33:59 2023 " "Processing started: Thu Oct  5 16:33:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696534439930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696534439930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696534439931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696534440280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696534440280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1 RS1 RISCV.sv(25) " "Verilog HDL Declaration information at RISCV.sv(25): object \"rs1\" differs only in case from object \"RS1\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696534453336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2 RS2 RISCV.sv(27) " "Verilog HDL Declaration information at RISCV.sv(27): object \"rs2\" differs only in case from object \"RS2\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696534453336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV.sv 5 5 " "Found 5 design units, including 5 entities, in source file RISCV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696534453338 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Found entity 2: regfile" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696534453338 ""} { "Info" "ISGN_ENTITY_NAME" "3 top " "Found entity 3: top" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696534453338 ""} { "Info" "ISGN_ENTITY_NAME" "4 dmem " "Found entity 4: dmem" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696534453338 ""} { "Info" "ISGN_ENTITY_NAME" "5 imem " "Found entity 5: imem" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696534453338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696534453338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV " "Elaborating entity \"RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696534453392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 32 RISCV.sv(118) " "Verilog HDL assignment warning at RISCV.sv(118): truncated value with size 44 to match size of target (32)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696534453396 "|RISCV"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteData RISCV.sv(146) " "Verilog HDL Always Construct warning at RISCV.sv(146): inferring latch(es) for variable \"WriteData\", which holds its previous value in one or more paths through the always construct" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1696534453398 "|RISCV"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "RISCV.sv(146) " "SystemVerilog RTL Coding error at RISCV.sv(146): always_comb construct does not infer purely combinational logic." {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Design Software" 0 -1 1696534453398 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[0\] RISCV.sv(146) " "Inferred latch for \"WriteData\[0\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453403 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[1\] RISCV.sv(146) " "Inferred latch for \"WriteData\[1\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453403 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[2\] RISCV.sv(146) " "Inferred latch for \"WriteData\[2\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453403 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[3\] RISCV.sv(146) " "Inferred latch for \"WriteData\[3\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[4\] RISCV.sv(146) " "Inferred latch for \"WriteData\[4\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[5\] RISCV.sv(146) " "Inferred latch for \"WriteData\[5\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[6\] RISCV.sv(146) " "Inferred latch for \"WriteData\[6\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[7\] RISCV.sv(146) " "Inferred latch for \"WriteData\[7\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[8\] RISCV.sv(146) " "Inferred latch for \"WriteData\[8\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[9\] RISCV.sv(146) " "Inferred latch for \"WriteData\[9\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[10\] RISCV.sv(146) " "Inferred latch for \"WriteData\[10\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[11\] RISCV.sv(146) " "Inferred latch for \"WriteData\[11\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[12\] RISCV.sv(146) " "Inferred latch for \"WriteData\[12\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[13\] RISCV.sv(146) " "Inferred latch for \"WriteData\[13\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[14\] RISCV.sv(146) " "Inferred latch for \"WriteData\[14\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[15\] RISCV.sv(146) " "Inferred latch for \"WriteData\[15\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[16\] RISCV.sv(146) " "Inferred latch for \"WriteData\[16\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[17\] RISCV.sv(146) " "Inferred latch for \"WriteData\[17\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[18\] RISCV.sv(146) " "Inferred latch for \"WriteData\[18\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[19\] RISCV.sv(146) " "Inferred latch for \"WriteData\[19\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[20\] RISCV.sv(146) " "Inferred latch for \"WriteData\[20\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[21\] RISCV.sv(146) " "Inferred latch for \"WriteData\[21\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453404 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[22\] RISCV.sv(146) " "Inferred latch for \"WriteData\[22\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[23\] RISCV.sv(146) " "Inferred latch for \"WriteData\[23\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[24\] RISCV.sv(146) " "Inferred latch for \"WriteData\[24\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[25\] RISCV.sv(146) " "Inferred latch for \"WriteData\[25\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[26\] RISCV.sv(146) " "Inferred latch for \"WriteData\[26\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[27\] RISCV.sv(146) " "Inferred latch for \"WriteData\[27\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[28\] RISCV.sv(146) " "Inferred latch for \"WriteData\[28\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[29\] RISCV.sv(146) " "Inferred latch for \"WriteData\[29\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[30\] RISCV.sv(146) " "Inferred latch for \"WriteData\[30\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[31\] RISCV.sv(146) " "Inferred latch for \"WriteData\[31\]\" at RISCV.sv(146)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696534453405 "|RISCV"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1696534453410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/martins/Documents/BUILD-RISC-V/RISC-V/output_files/RISCV.map.smsg " "Generated suppressed messages file /home/martins/Documents/BUILD-RISC-V/RISC-V/output_files/RISCV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1696534453424 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696534453431 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct  5 16:34:13 2023 " "Processing ended: Thu Oct  5 16:34:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696534453431 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696534453431 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696534453431 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696534453431 ""}
