"# Seven-Segment-Display" 
-----------------------------------------------------------------------------
 VHDL code to display numbers on all 8 7-segment displays of an FPGA. 
 Contains code to change clock cycles and refresh rates of the screen.

 ----------------------------------------------------------------------------
 Code written for FPGA Nexys4 FPGA 
