parent_name	,	V_31
clk_register	,	F_11
data	,	V_16
p_clk	,	V_19
mdelay	,	F_5
hix5hd2_clk_register_complex	,	F_9
__iomem	,	T_3
writel_relaxed	,	F_4
hix5hd2_complex_clks	,	V_42
clk_init_data	,	V_20
hw	,	V_2
phy_clk_mask	,	V_10
clk_data	,	V_34
u32	,	T_1
phy_rst_mask	,	V_11
id	,	V_35
nums	,	V_14
val	,	V_5
clk_ether_unprepare	,	F_6
ARRAY_SIZE	,	F_18
ctrl_clk_mask	,	V_7
init	,	V_21
to_complex_clk	,	F_2
clk	,	V_4
hix5hd2_clk_complex	,	V_3
hisi_clk_init	,	F_16
hix5hd2_fixed_rate_clks	,	V_39
hisi_clk_register_mux	,	F_19
clk_ether_prepare	,	F_1
HIX5HD2_NR_CLKS	,	V_38
readl_relaxed	,	F_3
ops	,	V_25
__func__	,	V_33
name	,	V_23
pr_err	,	F_14
hix5hd2_clk_init	,	F_15
GFP_KERNEL	,	V_22
clks	,	V_13
hisi_clock_data	,	V_15
np	,	V_37
kfree	,	F_13
hisi_clk_register_fixed_rate	,	F_17
flags	,	V_28
hisi_clk_register_gate	,	F_20
clk_complex_ops	,	V_27
clk_ether_ops	,	V_26
device_node	,	V_36
ctrl_reg	,	V_6
phy_reg	,	V_9
CLK_IS_BASIC	,	V_29
kzalloc	,	F_10
ctrl_rst_mask	,	V_8
hix5hd2_mux_clks	,	V_40
clk_hw	,	V_1
clk_complex_enable	,	F_7
hix5hd2_gate_clks	,	V_41
i	,	V_18
hix5hd2_complex_clock	,	V_12
num_parents	,	V_32
clk_complex_disable	,	F_8
parent_names	,	V_30
"%s: failed to register clock %s\n"	,	L_1
__init	,	T_2
TYPE_ETHER	,	V_24
base	,	V_17
IS_ERR	,	F_12
