

================================================================
== Vitis HLS Report for 'lab1_z1'
================================================================
* Date:           Mon Oct 10 00:45:08 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab1_z1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.095 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.000 ns|  6.000 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    60|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    13|    -|
|Register         |        -|   -|     19|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     19|    73|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|    ~0|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln5_1_fu_73_p2  |         +|   0|  0|  18|          18|          18|
    |add_ln5_fu_56_p2    |         +|   0|  0|  24|          17|          17|
    |y_fu_79_p2          |         -|   0|  0|  18|          18|          18|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  60|          53|          53|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |add_ln5_reg_89  |  17|   0|   17|          0|
    |ap_CS_fsm       |   2|   0|    2|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  19|   0|   19|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab1_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab1_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab1_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab1_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab1_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab1_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab1_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab1_z1|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|       lab1_z1|  return value|
|a                  |   in|   16|     ap_none|             a|        scalar|
|b                  |   in|   16|     ap_none|             b|        scalar|
|c                  |   in|   16|     ap_none|             c|        scalar|
|d                  |   in|   16|     ap_none|             d|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

