Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: VGA_bitmap_640x480.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_bitmap_640x480.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_bitmap_640x480"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : VGA_bitmap_640x480
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\synthese\IPBus_ml605_ASIP\RAM_single_port.vhd" into library work
Parsing entity <RAM_single_port>.
Parsing architecture <Behavioral> of entity <ram_single_port>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\vga4coeurs.vhd" into library work
Parsing entity <VGA_bitmap_640x480>.
Parsing architecture <Behavioral> of entity <vga_bitmap_640x480>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <VGA_bitmap_640x480> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_single_port> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_bitmap_640x480>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\vga4coeurs.vhd".
    Found 19-bit register for signal <pix_read_addr>.
    Found 17-bit register for signal <pix_read1>.
    Found 1-bit register for signal <VGA_vs>.
    Found 1-bit register for signal <TOP_display>.
    Found 13-bit register for signal <iter>.
    Found 1-bit register for signal <VGA_hs>.
    Found 1-bit register for signal <TOP_line>.
    Found 12-bit register for signal <h_counter>.
    Found 10-bit register for signal <v_counter>.
    Found 13-bit register for signal <next_pixel>.
    Found 19-bit adder for signal <pix_read_addr[18]_GND_5_o_add_12_OUT> created at line 226.
    Found 17-bit adder for signal <pix_read1[16]_GND_5_o_add_19_OUT> created at line 239.
    Found 10-bit adder for signal <v_counter[9]_GND_5_o_add_47_OUT> created at line 351.
    Found 12-bit adder for signal <h_counter[11]_GND_5_o_add_49_OUT> created at line 354.
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_5_o> created at line 168
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_6_o> created at line 170
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_7_o> created at line 172
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <VGA_bitmap_640x480> synthesized.

Synthesizing Unit <RAM_single_port>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\synthese\IPBus_ml605_ASIP\RAM_single_port.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <screen>, simulation mismatch.
    Found 76800x13-bit single-port RAM <Mram_screen> for signal <screen>.
    Found 13-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RAM_single_port> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 76800x13-bit single-port RAM                          : 4
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 12-bit adder                                          : 1
 17-bit adder                                          : 1
 19-bit adder                                          : 1
# Registers                                            : 14
 1-bit register                                        : 4
 10-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 6
 17-bit register                                       : 1
 19-bit register                                       : 1
# Comparators                                          : 3
 19-bit comparator greater                             : 3
# Multiplexers                                         : 11
 13-bit 2-to-1 multiplexer                             : 7
 17-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM_single_port>.
INFO:Xst:3226 - The RAM <Mram_screen> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 76800-word x 13-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data_write>    | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_single_port> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_bitmap_640x480>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <pix_read_addr>: 1 register on signal <pix_read_addr>.
The following registers are absorbed into counter <pix_read1>: 1 register on signal <pix_read1>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <VGA_bitmap_640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 76800x13-bit single-port block RAM                    : 4
# Counters                                             : 4
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 17-bit up counter                                     : 1
 19-bit up counter                                     : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 3
 19-bit comparator greater                             : 3
# Multiplexers                                         : 7
 13-bit 2-to-1 multiplexer                             : 3
 17-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGA_bitmap_640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_bitmap_640x480, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA_bitmap_640x480.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 448
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 54
#      LUT2                        : 13
#      LUT3                        : 138
#      LUT4                        : 1
#      LUT5                        : 24
#      LUT6                        : 86
#      MUXCY                       : 54
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 92
#      FD                          : 53
#      FDR                         : 29
#      FDRE                        : 10
# RAMS                             : 132
#      RAMB18E1                    : 4
#      RAMB36E1                    : 128
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 140
#      IBUF                        : 125
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              92  out of  126800     0%  
 Number of Slice LUTs:                  320  out of  63400     0%  
    Number used as Logic:               320  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    333
   Number with an unused Flip Flop:     241  out of    333    72%  
   Number with an unused LUT:            13  out of    333     3%  
   Number of fully used LUT-FF pairs:    79  out of    333    23%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         142
 Number of bonded IOBs:                 142  out of    210    67%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              130  out of    135    96%  
    Number using Block RAM only:        130
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_vga                            | BUFGP                  | 88    |
clk                                | BUFGP                  | 136   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+-------------------------+-------+
Control Signal                       | Buffer(FF name)         | Load  |
-------------------------------------+-------------------------+-------+
write_ctrl1(write_ctrl1:O)           | NONE(RAM4/Mram_screen20)| 2     |
write_ctrl3(write_ctrl3:O)           | NONE(RAM3/Mram_screen20)| 2     |
write_ctrl5(write_ctrl5:O)           | NONE(RAM2/Mram_screen20)| 2     |
write_ctrl7(write_ctrl7:O)           | NONE(RAM1/Mram_screen20)| 2     |
N223(RAM4/Mram_screen110:CASCADEOUTA)| NONE(RAM4/Mram_screen1) | 1     |
N225(RAM4/Mram_screen41:CASCADEOUTA) | NONE(RAM4/Mram_screen4) | 1     |
N227(RAM4/Mram_screen21:CASCADEOUTA) | NONE(RAM4/Mram_screen2) | 1     |
N229(RAM4/Mram_screen31:CASCADEOUTA) | NONE(RAM4/Mram_screen3) | 1     |
N231(RAM4/Mram_screen71:CASCADEOUTA) | NONE(RAM4/Mram_screen7) | 1     |
N233(RAM4/Mram_screen51:CASCADEOUTA) | NONE(RAM4/Mram_screen5) | 1     |
N235(RAM4/Mram_screen61:CASCADEOUTA) | NONE(RAM4/Mram_screen6) | 1     |
N237(RAM4/Mram_screen81:CASCADEOUTA) | NONE(RAM4/Mram_screen8) | 1     |
N239(RAM4/Mram_screen91:CASCADEOUTA) | NONE(RAM4/Mram_screen9) | 1     |
N241(RAM4/Mram_screen101:CASCADEOUTA)| NONE(RAM4/Mram_screen10)| 1     |
N243(RAM4/Mram_screen111:CASCADEOUTA)| NONE(RAM4/Mram_screen11)| 1     |
N245(RAM4/Mram_screen121:CASCADEOUTA)| NONE(RAM4/Mram_screen12)| 1     |
N247(RAM4/Mram_screen131:CASCADEOUTA)| NONE(RAM4/Mram_screen13)| 1     |
N249(RAM3/Mram_screen110:CASCADEOUTA)| NONE(RAM3/Mram_screen1) | 1     |
N251(RAM3/Mram_screen21:CASCADEOUTA) | NONE(RAM3/Mram_screen2) | 1     |
N253(RAM3/Mram_screen51:CASCADEOUTA) | NONE(RAM3/Mram_screen5) | 1     |
N255(RAM3/Mram_screen31:CASCADEOUTA) | NONE(RAM3/Mram_screen3) | 1     |
N257(RAM3/Mram_screen41:CASCADEOUTA) | NONE(RAM3/Mram_screen4) | 1     |
N259(RAM3/Mram_screen61:CASCADEOUTA) | NONE(RAM3/Mram_screen6) | 1     |
N261(RAM3/Mram_screen71:CASCADEOUTA) | NONE(RAM3/Mram_screen7) | 1     |
N263(RAM3/Mram_screen81:CASCADEOUTA) | NONE(RAM3/Mram_screen8) | 1     |
N265(RAM3/Mram_screen91:CASCADEOUTA) | NONE(RAM3/Mram_screen9) | 1     |
N267(RAM3/Mram_screen121:CASCADEOUTA)| NONE(RAM3/Mram_screen12)| 1     |
N269(RAM3/Mram_screen101:CASCADEOUTA)| NONE(RAM3/Mram_screen10)| 1     |
N271(RAM3/Mram_screen111:CASCADEOUTA)| NONE(RAM3/Mram_screen11)| 1     |
N273(RAM3/Mram_screen131:CASCADEOUTA)| NONE(RAM3/Mram_screen13)| 1     |
N275(RAM2/Mram_screen31:CASCADEOUTA) | NONE(RAM2/Mram_screen3) | 1     |
N277(RAM2/Mram_screen110:CASCADEOUTA)| NONE(RAM2/Mram_screen1) | 1     |
N279(RAM2/Mram_screen21:CASCADEOUTA) | NONE(RAM2/Mram_screen2) | 1     |
N281(RAM2/Mram_screen41:CASCADEOUTA) | NONE(RAM2/Mram_screen4) | 1     |
N283(RAM2/Mram_screen51:CASCADEOUTA) | NONE(RAM2/Mram_screen5) | 1     |
N285(RAM2/Mram_screen61:CASCADEOUTA) | NONE(RAM2/Mram_screen6) | 1     |
N287(RAM2/Mram_screen71:CASCADEOUTA) | NONE(RAM2/Mram_screen7) | 1     |
N289(RAM2/Mram_screen101:CASCADEOUTA)| NONE(RAM2/Mram_screen10)| 1     |
N291(RAM2/Mram_screen81:CASCADEOUTA) | NONE(RAM2/Mram_screen8) | 1     |
N293(RAM2/Mram_screen91:CASCADEOUTA) | NONE(RAM2/Mram_screen9) | 1     |
N295(RAM2/Mram_screen131:CASCADEOUTA)| NONE(RAM2/Mram_screen13)| 1     |
N297(RAM2/Mram_screen111:CASCADEOUTA)| NONE(RAM2/Mram_screen11)| 1     |
N299(RAM2/Mram_screen121:CASCADEOUTA)| NONE(RAM2/Mram_screen12)| 1     |
N301(RAM1/Mram_screen21:CASCADEOUTA) | NONE(RAM1/Mram_screen2) | 1     |
N303(RAM1/Mram_screen110:CASCADEOUTA)| NONE(RAM1/Mram_screen1) | 1     |
N305(RAM1/Mram_screen51:CASCADEOUTA) | NONE(RAM1/Mram_screen5) | 1     |
N307(RAM1/Mram_screen31:CASCADEOUTA) | NONE(RAM1/Mram_screen3) | 1     |
N309(RAM1/Mram_screen41:CASCADEOUTA) | NONE(RAM1/Mram_screen4) | 1     |
N311(RAM1/Mram_screen81:CASCADEOUTA) | NONE(RAM1/Mram_screen8) | 1     |
N313(RAM1/Mram_screen61:CASCADEOUTA) | NONE(RAM1/Mram_screen6) | 1     |
N315(RAM1/Mram_screen71:CASCADEOUTA) | NONE(RAM1/Mram_screen7) | 1     |
N317(RAM1/Mram_screen91:CASCADEOUTA) | NONE(RAM1/Mram_screen9) | 1     |
N319(RAM1/Mram_screen101:CASCADEOUTA)| NONE(RAM1/Mram_screen10)| 1     |
N321(RAM1/Mram_screen111:CASCADEOUTA)| NONE(RAM1/Mram_screen11)| 1     |
N323(RAM1/Mram_screen121:CASCADEOUTA)| NONE(RAM1/Mram_screen12)| 1     |
N325(RAM1/Mram_screen131:CASCADEOUTA)| NONE(RAM1/Mram_screen13)| 1     |
-------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.405ns (Maximum Frequency: 293.686MHz)
   Minimum input arrival time before clock: 2.184ns
   Maximum output required time after clock: 0.891ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_vga'
  Clock period: 3.405ns (frequency: 293.686MHz)
  Total number of paths / destination ports: 2945 / 133
-------------------------------------------------------------------------
Delay:               3.405ns (Levels of Logic = 3)
  Source:            pix_read_addr_0 (FF)
  Destination:       next_pixel_0 (FF)
  Source Clock:      clk_vga rising
  Destination Clock: clk_vga rising

  Data Path: pix_read_addr_0 to next_pixel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.478   0.939  pix_read_addr_0 (pix_read_addr_0)
     LUT5:I0->O            3   0.124   0.790  pix_read_addr[18]_GND_5_o_LessThan_7_o11_SW0 (N121)
     LUT6:I2->O           13   0.124   0.796  pix_read_addr[18]_GND_5_o_LessThan_6_o32 (pix_read_addr[18]_GND_5_o_LessThan_6_o)
     LUT5:I2->O            1   0.124   0.000  Mmux_data_outtemp4[12]_data_outtemp1[12]_mux_9_OUT84 (data_outtemp4[12]_data_outtemp1[12]_mux_9_OUT<12>)
     FD:D                      0.030          next_pixel_12
    ----------------------------------------
    Total                      3.405ns (0.880ns logic, 2.525ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_vga'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              2.184ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       h_counter_0 (FF)
  Destination Clock: clk_vga rising

  Data Path: reset to h_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   0.001   1.094  reset_IBUF (reset_IBUF)
     LUT6:I0->O           12   0.124   0.471  Mcount_h_counter_val1 (Mcount_h_counter_val)
     FDR:R                     0.494          h_counter_0
    ----------------------------------------
    Total                      2.184ns (0.619ns logic, 1.565ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 292 / 224
-------------------------------------------------------------------------
Offset:              2.078ns (Levels of Logic = 2)
  Source:            data_write4 (PAD)
  Destination:       RAM4/Mram_screen20 (RAM)
  Destination Clock: clk rising

  Data Path: data_write4 to RAM4/Mram_screen20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.001   0.835  data_write4_IBUF (data_write4_IBUF)
     LUT3:I0->O           33   0.124   0.552  Mmux_ADDRtemp4171 (ADDRtemp4<9>)
     RAMB18E1:ADDRARDADDR9        0.566          RAM4/Mram_screen20
    ----------------------------------------
    Total                      2.078ns (0.691ns logic, 1.387ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_vga'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              0.891ns (Levels of Logic = 1)
  Source:            VGA_hs (FF)
  Destination:       VGA_hs (PAD)
  Source Clock:      clk_vga rising

  Data Path: VGA_hs to VGA_hs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.478   0.413  VGA_hs (VGA_hs_OBUF)
     OBUF:I->O                 0.000          VGA_hs_OBUF (VGA_hs)
    ----------------------------------------
    Total                      0.891ns (0.478ns logic, 0.413ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_vga        |    2.296|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_vga
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.671|         |         |         |
clk_vga        |    3.405|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.57 secs
 
--> 

Total memory usage is 594096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

