{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 16:04:33 2014 " "Info: Processing started: Tue Apr 08 16:04:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab5-1 -c Lab5-1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab5-1 -c Lab5-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab5-1 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"Lab5-1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 2358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 2359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 2360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "Critical Warning: No exact pin location assignment(s) for 114 pins of 114 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST_value " "Info: Pin DST_value not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DST_value } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST_value } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 930 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "first_seven_seg\[0\] " "Info: Pin first_seven_seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { first_seven_seg[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { first_seven_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "first_seven_seg\[1\] " "Info: Pin first_seven_seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { first_seven_seg[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { first_seven_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "first_seven_seg\[2\] " "Info: Pin first_seven_seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { first_seven_seg[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { first_seven_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "first_seven_seg\[3\] " "Info: Pin first_seven_seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { first_seven_seg[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { first_seven_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "first_seven_seg\[4\] " "Info: Pin first_seven_seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { first_seven_seg[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { first_seven_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "first_seven_seg\[5\] " "Info: Pin first_seven_seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { first_seven_seg[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { first_seven_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "first_seven_seg\[6\] " "Info: Pin first_seven_seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { first_seven_seg[6] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { first_seven_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "second_seven_seg\[0\] " "Info: Pin second_seven_seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { second_seven_seg[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { second_seven_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "second_seven_seg\[1\] " "Info: Pin second_seven_seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { second_seven_seg[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { second_seven_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "second_seven_seg\[2\] " "Info: Pin second_seven_seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { second_seven_seg[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { second_seven_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 821 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "second_seven_seg\[3\] " "Info: Pin second_seven_seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { second_seven_seg[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { second_seven_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "second_seven_seg\[4\] " "Info: Pin second_seven_seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { second_seven_seg[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { second_seven_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "second_seven_seg\[5\] " "Info: Pin second_seven_seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { second_seven_seg[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { second_seven_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "second_seven_seg\[6\] " "Info: Pin second_seven_seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { second_seven_seg[6] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { second_seven_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "third_seven_seg\[0\] " "Info: Pin third_seven_seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { third_seven_seg[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { third_seven_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "third_seven_seg\[1\] " "Info: Pin third_seven_seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { third_seven_seg[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { third_seven_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "third_seven_seg\[2\] " "Info: Pin third_seven_seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { third_seven_seg[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { third_seven_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "third_seven_seg\[3\] " "Info: Pin third_seven_seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { third_seven_seg[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { third_seven_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "third_seven_seg\[4\] " "Info: Pin third_seven_seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { third_seven_seg[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { third_seven_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "third_seven_seg\[5\] " "Info: Pin third_seven_seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { third_seven_seg[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { third_seven_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "third_seven_seg\[6\] " "Info: Pin third_seven_seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { third_seven_seg[6] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { third_seven_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "last_seven_seg\[0\] " "Info: Pin last_seven_seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { last_seven_seg[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_seven_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "last_seven_seg\[1\] " "Info: Pin last_seven_seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { last_seven_seg[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_seven_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "last_seven_seg\[2\] " "Info: Pin last_seven_seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { last_seven_seg[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_seven_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "last_seven_seg\[3\] " "Info: Pin last_seven_seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { last_seven_seg[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_seven_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "last_seven_seg\[4\] " "Info: Pin last_seven_seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { last_seven_seg[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_seven_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "last_seven_seg\[5\] " "Info: Pin last_seven_seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { last_seven_seg[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_seven_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "last_seven_seg\[6\] " "Info: Pin last_seven_seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { last_seven_seg[6] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_seven_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[0\] " "Info: Pin year_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[1\] " "Info: Pin year_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[2\] " "Info: Pin year_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[3\] " "Info: Pin year_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[4\] " "Info: Pin year_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[5\] " "Info: Pin year_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 845 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[6\] " "Info: Pin year_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[6] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 846 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[7\] " "Info: Pin year_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[7] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 847 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[8\] " "Info: Pin year_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[8] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[9\] " "Info: Pin year_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[9] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[10\] " "Info: Pin year_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[10] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[11\] " "Info: Pin year_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[11] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months_out\[0\] " "Info: Pin months_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months_out\[1\] " "Info: Pin months_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months_out\[2\] " "Info: Pin months_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months_out\[3\] " "Info: Pin months_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[0\] " "Info: Pin days_utc_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[1\] " "Info: Pin days_utc_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[2\] " "Info: Pin days_utc_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[3\] " "Info: Pin days_utc_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[4\] " "Info: Pin days_utc_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[0\] " "Info: Pin days_tz_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[1\] " "Info: Pin days_tz_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[2\] " "Info: Pin days_tz_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[3\] " "Info: Pin days_tz_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[4\] " "Info: Pin days_tz_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[0\] " "Info: Pin hours_utc_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[1\] " "Info: Pin hours_utc_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[2\] " "Info: Pin hours_utc_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[3\] " "Info: Pin hours_utc_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[4\] " "Info: Pin hours_utc_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[0\] " "Info: Pin hours_tz_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[1\] " "Info: Pin hours_tz_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[2\] " "Info: Pin hours_tz_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[3\] " "Info: Pin hours_tz_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[4\] " "Info: Pin hours_tz_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[0\] " "Info: Pin minutes_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[1\] " "Info: Pin minutes_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[2\] " "Info: Pin minutes_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[3\] " "Info: Pin minutes_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[4\] " "Info: Pin minutes_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[5\] " "Info: Pin minutes_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[0\] " "Info: Pin seconds_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[1\] " "Info: Pin seconds_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[2\] " "Info: Pin seconds_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[3\] " "Info: Pin seconds_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[4\] " "Info: Pin seconds_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[5\] " "Info: Pin seconds_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[0\] " "Info: Pin Mhours_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[1\] " "Info: Pin Mhours_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[2\] " "Info: Pin Mhours_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[3\] " "Info: Pin Mhours_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[4\] " "Info: Pin Mhours_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[0\] " "Info: Pin Mminutes_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[1\] " "Info: Pin Mminutes_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[2\] " "Info: Pin Mminutes_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[3\] " "Info: Pin Mminutes_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[4\] " "Info: Pin Mminutes_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 897 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[5\] " "Info: Pin Mminutes_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 898 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[0\] " "Info: Pin Mseconds_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 899 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[1\] " "Info: Pin Mseconds_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 900 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[2\] " "Info: Pin Mseconds_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 901 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[3\] " "Info: Pin Mseconds_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 902 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[4\] " "Info: Pin Mseconds_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 903 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[5\] " "Info: Pin Mseconds_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 904 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_sync_out " "Info: Pin load_sync_out not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { load_sync_out } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 931 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Info: Pin state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { state[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 905 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Info: Pin state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { state[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 906 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Info: Pin state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { state[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Info: Pin state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { state[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 908 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputs\[3\] " "Info: Pin inputs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { inputs[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 925 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputs\[6\] " "Info: Pin inputs\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { inputs[6] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 926 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputs\[2\] " "Info: Pin inputs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { inputs[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputs\[5\] " "Info: Pin inputs\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { inputs[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputs\[4\] " "Info: Pin inputs\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { inputs[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputs\[1\] " "Info: Pin inputs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { inputs[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputs\[0\] " "Info: Pin inputs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { inputs[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateSelectors\[0\] " "Info: Pin stateSelectors\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stateSelectors[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateSelectors[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateSelectors\[1\] " "Info: Pin stateSelectors\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stateSelectors[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateSelectors[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateSelectors\[2\] " "Info: Pin stateSelectors\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stateSelectors[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateSelectors[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yearHour " "Info: Pin yearHour not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { yearHour } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { yearHour } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 927 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "daySecond " "Info: Pin daySecond not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { daySecond } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { daySecond } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 929 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "monthMinute " "Info: Pin monthMinute not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { monthMinute } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { monthMinute } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 928 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 925 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 Embedded multiplier block " "Extra Info: Packed 12 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "12 " "Extra Info: Created 12 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "113 unused 3.3V 14 99 0 " "Info: Number of I/O pins in group: 113 (unused VREF, 3.3V VCCIO, 14 input, 99 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "46.048 ns register register " "Info: Estimated most critical path is register to register delay of 46.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_UTC_to_MTC:synchronizer\|g31_synchronizer:sync\|Nsec\[9\] 1 REG LAB_X24_Y10 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y10; Fanout = 22; REG Node = 'g31_UTC_to_MTC:synchronizer\|g31_synchronizer:sync\|Nsec\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g31_UTC_to_MTC:synchronizer|g31_synchronizer:sync|Nsec[9] } "NODE_NAME" } } { "../Lab4.3/g31_synchronizer.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab4.3/g31_synchronizer.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.517 ns) 1.629 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[9\]~7 2 COMB LAB_X24_Y11 2 " "Info: 2: + IC(1.112 ns) + CELL(0.517 ns) = 1.629 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[9\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { g31_UTC_to_MTC:synchronizer|g31_synchronizer:sync|Nsec[9] g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[9]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.709 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[10\]~9 3 COMB LAB_X24_Y11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.709 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[10\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[9]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[10]~9 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 2.265 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[11\]~10 4 COMB LAB_X24_Y10 2 " "Info: 4: + IC(0.098 ns) + CELL(0.458 ns) = 2.265 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[11\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[10]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[11]~10 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 3.832 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[11\]~5 5 COMB LAB_X23_Y11 2 " "Info: 5: + IC(1.050 ns) + CELL(0.517 ns) = 3.832 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[11\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[11]~10 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[11]~5 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.912 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[12\]~7 6 COMB LAB_X23_Y11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.912 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[12\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[11]~5 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[12]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.992 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[13\]~9 7 COMB LAB_X23_Y11 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.992 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[13\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[12]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[13]~9 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.072 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[14\]~11 8 COMB LAB_X23_Y11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.072 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[14\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[13]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[14]~11 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 4.628 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[15\]~12 9 COMB LAB_X23_Y10 2 " "Info: 9: + IC(0.098 ns) + CELL(0.458 ns) = 4.628 ns; Loc. = LAB_X23_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[15\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[14]~11 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[15]~12 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 6.195 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[15\]~11 10 COMB LAB_X22_Y11 2 " "Info: 10: + IC(1.050 ns) + CELL(0.517 ns) = 6.195 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[15\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[15]~12 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[15]~11 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.275 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[16\]~13 11 COMB LAB_X22_Y11 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.275 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[16\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[15]~11 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[16]~13 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.355 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[17\]~15 12 COMB LAB_X22_Y11 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.355 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[17\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[16]~13 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[17]~15 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 6.911 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[18\]~16 13 COMB LAB_X22_Y10 2 " "Info: 13: + IC(0.098 ns) + CELL(0.458 ns) = 6.911 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[18\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[17]~15 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[18]~16 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 8.478 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder4\[18\]~15 14 COMB LAB_X21_Y11 2 " "Info: 14: + IC(1.050 ns) + CELL(0.517 ns) = 8.478 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder4\[18\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[18]~16 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[18]~15 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 9.034 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder4\[19\]~16 15 COMB LAB_X21_Y10 2 " "Info: 15: + IC(0.098 ns) + CELL(0.458 ns) = 9.034 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder4\[19\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[18]~15 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[19]~16 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 10.601 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder5\[19\]~13 16 COMB LAB_X20_Y11 2 " "Info: 16: + IC(1.050 ns) + CELL(0.517 ns) = 10.601 ns; Loc. = LAB_X20_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder5\[19\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[19]~16 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[19]~13 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 11.157 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder5\[20\]~14 17 COMB LAB_X20_Y10 2 " "Info: 17: + IC(0.098 ns) + CELL(0.458 ns) = 11.157 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder5\[20\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[19]~13 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[20]~14 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 12.724 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[20\]~7 18 COMB LAB_X19_Y11 2 " "Info: 18: + IC(1.050 ns) + CELL(0.517 ns) = 12.724 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[20\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[20]~14 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[20]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.804 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[21\]~9 19 COMB LAB_X19_Y11 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 12.804 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[21\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[20]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[21]~9 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 13.360 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[22\]~10 20 COMB LAB_X19_Y10 2 " "Info: 20: + IC(0.098 ns) + CELL(0.458 ns) = 13.360 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[22\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[21]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[22]~10 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 14.927 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[22\]~1 21 COMB LAB_X18_Y11 2 " "Info: 21: + IC(1.050 ns) + CELL(0.517 ns) = 14.927 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[22\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[22]~10 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[22]~1 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.007 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[23\]~3 22 COMB LAB_X18_Y11 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 15.007 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[23\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[22]~1 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[23]~3 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.087 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[24\]~5 23 COMB LAB_X18_Y11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 15.087 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[24\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[23]~3 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[24]~5 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.167 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[25\]~7 24 COMB LAB_X18_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 15.167 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[25\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[24]~5 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[25]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 15.723 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[26\]~8 25 COMB LAB_X18_Y10 2 " "Info: 25: + IC(0.098 ns) + CELL(0.458 ns) = 15.723 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[26\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[25]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[26]~8 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.517 ns) 17.599 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder8\[26\]~7 26 COMB LAB_X15_Y11 2 " "Info: 26: + IC(1.359 ns) + CELL(0.517 ns) = 17.599 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder8\[26\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[26]~8 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[26]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.057 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder8\[27\]~8 27 COMB LAB_X15_Y11 2 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 18.057 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder8\[27\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[26]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[27]~8 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.517 ns) 19.293 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[27\]~51 28 COMB LAB_X16_Y11 2 " "Info: 28: + IC(0.719 ns) + CELL(0.517 ns) = 19.293 ns; Loc. = LAB_X16_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[27\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[27]~8 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[27]~51 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.373 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[28\]~53 29 COMB LAB_X16_Y11 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 19.373 ns; Loc. = LAB_X16_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[28\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[27]~51 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[28]~53 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.453 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[29\]~55 30 COMB LAB_X16_Y11 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 19.453 ns; Loc. = LAB_X16_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[29\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[28]~53 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[29]~55 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.533 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[30\]~57 31 COMB LAB_X16_Y11 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 19.533 ns; Loc. = LAB_X16_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[30\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[29]~55 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[30]~57 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 19.711 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[31\]~59 32 COMB LAB_X16_Y10 2 " "Info: 32: + IC(0.098 ns) + CELL(0.080 ns) = 19.711 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[31\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[30]~57 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[31]~59 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.791 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[32\]~61 33 COMB LAB_X16_Y10 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 19.791 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[32\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[31]~59 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[32]~61 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.871 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[33\]~63 34 COMB LAB_X16_Y10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 19.871 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[33\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[32]~61 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[33]~63 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.951 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[34\]~65 35 COMB LAB_X16_Y10 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 19.951 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[34\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[33]~63 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[34]~65 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.031 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[35\]~67 36 COMB LAB_X16_Y10 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 20.031 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[35\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[34]~65 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[35]~67 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.111 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[36\]~69 37 COMB LAB_X16_Y10 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 20.111 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[36\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[35]~67 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[36]~69 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.191 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[37\]~71 38 COMB LAB_X16_Y10 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 20.191 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[37\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[36]~69 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[37]~71 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.271 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[38\]~73 39 COMB LAB_X16_Y10 1 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 20.271 ns; Loc. = LAB_X16_Y10; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[38\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[37]~71 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[38]~73 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 20.729 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[39\]~74 40 COMB LAB_X16_Y10 17 " "Info: 40: + IC(0.000 ns) + CELL(0.458 ns) = 20.729 ns; Loc. = LAB_X16_Y10; Fanout = 17; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[39\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[38]~73 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[39]~74 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(3.615 ns) 26.069 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_lao:auto_generated\|mac_mult1~DATAOUT18 41 COMB DSPMULT_X28_Y12_N0 1 " "Info: 41: + IC(1.725 ns) + CELL(3.615 ns) = 26.069 ns; Loc. = DSPMULT_X28_Y12_N0; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_lao:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[39]~74 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_lao.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_lao.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 26.373 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_lao:auto_generated\|mac_out2~DATAOUT18 42 COMB DSPOUT_X28_Y12_N2 2 " "Info: 42: + IC(0.000 ns) + CELL(0.304 ns) = 26.373 ns; Loc. = DSPOUT_X28_Y12_N2; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_lao:auto_generated\|mac_out2~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|mac_mult1~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|mac_out2~DATAOUT18 } "NODE_NAME" } } { "db/mult_lao.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_lao.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.495 ns) 27.549 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_lao:auto_generated\|op_1~1 43 COMB LAB_X29_Y12 2 " "Info: 43: + IC(0.681 ns) + CELL(0.495 ns) = 27.549 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_lao:auto_generated\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|mac_out2~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 28.007 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_lao:auto_generated\|op_1~2 44 COMB LAB_X29_Y12 2 " "Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 28.007 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_lao:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|op_1~1 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 29.574 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~31 45 COMB LAB_X29_Y13 2 " "Info: 45: + IC(1.050 ns) + CELL(0.517 ns) = 29.574 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|op_1~2 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.654 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~33 46 COMB LAB_X29_Y13 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 29.654 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~31 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.734 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~35 47 COMB LAB_X29_Y13 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 29.734 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~33 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.814 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~37 48 COMB LAB_X29_Y13 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 29.814 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~35 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.894 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~39 49 COMB LAB_X29_Y13 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 29.894 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~37 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.974 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~41 50 COMB LAB_X29_Y13 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 29.974 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~39 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.054 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~43 51 COMB LAB_X29_Y13 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 30.054 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~41 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.134 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~45 52 COMB LAB_X29_Y13 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 30.134 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~43 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 30.592 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~46 53 COMB LAB_X29_Y13 8 " "Info: 53: + IC(0.000 ns) + CELL(0.458 ns) = 30.592 ns; Loc. = LAB_X29_Y13; Fanout = 8; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~45 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(3.615 ns) 34.725 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_29o:auto_generated\|mac_mult1~DATAOUT14 54 COMB DSPMULT_X28_Y13_N0 1 " "Info: 54: + IC(0.518 ns) + CELL(3.615 ns) = 34.725 ns; Loc. = DSPMULT_X28_Y13_N0; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_29o:auto_generated\|mac_mult1~DATAOUT14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.133 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~46 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_29o:auto_generated|mac_mult1~DATAOUT14 } "NODE_NAME" } } { "db/mult_29o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_29o.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 35.029 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_29o:auto_generated\|result\[14\] 55 COMB DSPOUT_X28_Y13_N2 7 " "Info: 55: + IC(0.000 ns) + CELL(0.304 ns) = 35.029 ns; Loc. = DSPOUT_X28_Y13_N2; Fanout = 7; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_29o:auto_generated\|result\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_29o:auto_generated|mac_mult1~DATAOUT14 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_29o:auto_generated|result[14] } "NODE_NAME" } } { "db/mult_29o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_29o.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(3.615 ns) 39.452 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_49o:auto_generated\|mac_mult1~DATAOUT16 56 COMB DSPMULT_X28_Y14_N0 1 " "Info: 56: + IC(0.808 ns) + CELL(3.615 ns) = 39.452 ns; Loc. = DSPMULT_X28_Y14_N0; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_49o:auto_generated\|mac_mult1~DATAOUT16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_29o:auto_generated|result[14] g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_49o:auto_generated|mac_mult1~DATAOUT16 } "NODE_NAME" } } { "db/mult_49o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_49o.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 39.756 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_49o:auto_generated\|result\[16\] 57 COMB DSPOUT_X28_Y14_N2 5 " "Info: 57: + IC(0.000 ns) + CELL(0.304 ns) = 39.756 ns; Loc. = DSPOUT_X28_Y14_N2; Fanout = 5; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_49o:auto_generated\|result\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_49o:auto_generated|mac_mult1~DATAOUT16 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_49o:auto_generated|result[16] } "NODE_NAME" } } { "db/mult_49o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_49o.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(3.615 ns) 44.179 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_49o:auto_generated\|mac_mult1~DATAOUT18 58 COMB DSPMULT_X28_Y15_N0 1 " "Info: 58: + IC(0.808 ns) + CELL(3.615 ns) = 44.179 ns; Loc. = DSPMULT_X28_Y15_N0; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_49o:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_49o:auto_generated|result[16] g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_49o:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_49o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_49o.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 44.483 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_49o:auto_generated\|result\[18\] 59 COMB DSPOUT_X28_Y15_N2 1 " "Info: 59: + IC(0.000 ns) + CELL(0.304 ns) = 44.483 ns; Loc. = DSPOUT_X28_Y15_N2; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_49o:auto_generated\|result\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_49o:auto_generated|mac_mult1~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_49o:auto_generated|result[18] } "NODE_NAME" } } { "db/mult_49o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_49o.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.521 ns) 45.341 ns g31_HMS_Counter:MarsHMSCounter\|g31_second_counter:secCounter\|dataIn\[1\]~1 60 COMB LAB_X29_Y15 1 " "Info: 60: + IC(0.337 ns) + CELL(0.521 ns) = 45.341 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'g31_HMS_Counter:MarsHMSCounter\|g31_second_counter:secCounter\|dataIn\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_49o:auto_generated|result[18] g31_HMS_Counter:MarsHMSCounter|g31_second_counter:secCounter|dataIn[1]~1 } "NODE_NAME" } } { "../Lab3.2/g31_second_counter.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab3.2/g31_second_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.413 ns) 46.048 ns g31_HMS_Counter:MarsHMSCounter\|g31_second_counter:secCounter\|lpm_counter:secCounter\|cntr_77l:auto_generated\|safe_q\[1\] 61 REG LAB_X29_Y15 5 " "Info: 61: + IC(0.294 ns) + CELL(0.413 ns) = 46.048 ns; Loc. = LAB_X29_Y15; Fanout = 5; REG Node = 'g31_HMS_Counter:MarsHMSCounter\|g31_second_counter:secCounter\|lpm_counter:secCounter\|cntr_77l:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { g31_HMS_Counter:MarsHMSCounter|g31_second_counter:secCounter|dataIn[1]~1 g31_HMS_Counter:MarsHMSCounter|g31_second_counter:secCounter|lpm_counter:secCounter|cntr_77l:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_77l.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/cntr_77l.tdf" 72 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "29.553 ns ( 64.18 % ) " "Info: Total cell delay = 29.553 ns ( 64.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.495 ns ( 35.82 % ) " "Info: Total interconnect delay = 16.495 ns ( 35.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.048 ns" { g31_UTC_to_MTC:synchronizer|g31_synchronizer:sync|Nsec[9] g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[9]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[10]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[11]~10 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[11]~5 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[12]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[13]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[14]~11 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[15]~12 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[15]~11 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[16]~13 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[17]~15 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[18]~16 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[18]~15 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[19]~16 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[19]~13 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[20]~14 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[20]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[21]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[22]~10 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[22]~1 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[23]~3 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[24]~5 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[25]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[26]~8 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[26]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[27]~8 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[27]~51 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[28]~53 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[29]~55 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[30]~57 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[31]~59 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[32]~61 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[33]~63 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[34]~65 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[35]~67 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[36]~69 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[37]~71 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[38]~73 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[39]~74 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|mac_mult1~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|mac_out2~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|op_1~1 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_lao:auto_generated|op_1~2 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~31 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~33 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~35 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~37 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~39 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~41 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~43 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~45 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~46 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_29o:auto_generated|mac_mult1~DATAOUT14 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_29o:auto_generated|result[14] g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_49o:auto_generated|mac_mult1~DATAOUT16 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_49o:auto_generated|result[16] g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_49o:auto_generated|mac_mult1~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_49o:auto_generated|result[18] g31_HMS_Counter:MarsHMSCounter|g31_second_counter:secCounter|dataIn[1]~1 g31_HMS_Counter:MarsHMSCounter|g31_second_counter:secCounter|lpm_counter:secCounter|cntr_77l:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X12_Y0 X24_Y13 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "99 " "Warning: Found 99 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST_value 0 " "Info: Pin \"DST_value\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[0\] 0 " "Info: Pin \"first_seven_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[1\] 0 " "Info: Pin \"first_seven_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[2\] 0 " "Info: Pin \"first_seven_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[3\] 0 " "Info: Pin \"first_seven_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[4\] 0 " "Info: Pin \"first_seven_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[5\] 0 " "Info: Pin \"first_seven_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[6\] 0 " "Info: Pin \"first_seven_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[0\] 0 " "Info: Pin \"second_seven_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[1\] 0 " "Info: Pin \"second_seven_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[2\] 0 " "Info: Pin \"second_seven_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[3\] 0 " "Info: Pin \"second_seven_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[4\] 0 " "Info: Pin \"second_seven_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[5\] 0 " "Info: Pin \"second_seven_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[6\] 0 " "Info: Pin \"second_seven_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[0\] 0 " "Info: Pin \"third_seven_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[1\] 0 " "Info: Pin \"third_seven_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[2\] 0 " "Info: Pin \"third_seven_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[3\] 0 " "Info: Pin \"third_seven_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[4\] 0 " "Info: Pin \"third_seven_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[5\] 0 " "Info: Pin \"third_seven_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[6\] 0 " "Info: Pin \"third_seven_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[0\] 0 " "Info: Pin \"last_seven_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[1\] 0 " "Info: Pin \"last_seven_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[2\] 0 " "Info: Pin \"last_seven_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[3\] 0 " "Info: Pin \"last_seven_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[4\] 0 " "Info: Pin \"last_seven_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[5\] 0 " "Info: Pin \"last_seven_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[6\] 0 " "Info: Pin \"last_seven_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[0\] 0 " "Info: Pin \"year_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[1\] 0 " "Info: Pin \"year_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[2\] 0 " "Info: Pin \"year_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[3\] 0 " "Info: Pin \"year_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[4\] 0 " "Info: Pin \"year_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[5\] 0 " "Info: Pin \"year_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[6\] 0 " "Info: Pin \"year_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[7\] 0 " "Info: Pin \"year_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[8\] 0 " "Info: Pin \"year_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[9\] 0 " "Info: Pin \"year_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[10\] 0 " "Info: Pin \"year_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[11\] 0 " "Info: Pin \"year_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months_out\[0\] 0 " "Info: Pin \"months_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months_out\[1\] 0 " "Info: Pin \"months_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months_out\[2\] 0 " "Info: Pin \"months_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months_out\[3\] 0 " "Info: Pin \"months_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[0\] 0 " "Info: Pin \"days_utc_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[1\] 0 " "Info: Pin \"days_utc_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[2\] 0 " "Info: Pin \"days_utc_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[3\] 0 " "Info: Pin \"days_utc_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[4\] 0 " "Info: Pin \"days_utc_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[0\] 0 " "Info: Pin \"days_tz_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[1\] 0 " "Info: Pin \"days_tz_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[2\] 0 " "Info: Pin \"days_tz_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[3\] 0 " "Info: Pin \"days_tz_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[4\] 0 " "Info: Pin \"days_tz_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[0\] 0 " "Info: Pin \"hours_utc_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[1\] 0 " "Info: Pin \"hours_utc_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[2\] 0 " "Info: Pin \"hours_utc_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[3\] 0 " "Info: Pin \"hours_utc_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[4\] 0 " "Info: Pin \"hours_utc_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[0\] 0 " "Info: Pin \"hours_tz_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[1\] 0 " "Info: Pin \"hours_tz_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[2\] 0 " "Info: Pin \"hours_tz_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[3\] 0 " "Info: Pin \"hours_tz_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[4\] 0 " "Info: Pin \"hours_tz_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[0\] 0 " "Info: Pin \"minutes_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[1\] 0 " "Info: Pin \"minutes_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[2\] 0 " "Info: Pin \"minutes_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[3\] 0 " "Info: Pin \"minutes_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[4\] 0 " "Info: Pin \"minutes_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[5\] 0 " "Info: Pin \"minutes_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[0\] 0 " "Info: Pin \"seconds_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[1\] 0 " "Info: Pin \"seconds_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[2\] 0 " "Info: Pin \"seconds_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[3\] 0 " "Info: Pin \"seconds_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[4\] 0 " "Info: Pin \"seconds_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[5\] 0 " "Info: Pin \"seconds_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[0\] 0 " "Info: Pin \"Mhours_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[1\] 0 " "Info: Pin \"Mhours_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[2\] 0 " "Info: Pin \"Mhours_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[3\] 0 " "Info: Pin \"Mhours_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[4\] 0 " "Info: Pin \"Mhours_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[0\] 0 " "Info: Pin \"Mminutes_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[1\] 0 " "Info: Pin \"Mminutes_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[2\] 0 " "Info: Pin \"Mminutes_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[3\] 0 " "Info: Pin \"Mminutes_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[4\] 0 " "Info: Pin \"Mminutes_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[5\] 0 " "Info: Pin \"Mminutes_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[0\] 0 " "Info: Pin \"Mseconds_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[1\] 0 " "Info: Pin \"Mseconds_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[2\] 0 " "Info: Pin \"Mseconds_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[3\] 0 " "Info: Pin \"Mseconds_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[4\] 0 " "Info: Pin \"Mseconds_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[5\] 0 " "Info: Pin \"Mseconds_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_sync_out 0 " "Info: Pin \"load_sync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Info: Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Info: Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Info: Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[3\] 0 " "Info: Pin \"state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 16:04:55 2014 " "Info: Processing ended: Tue Apr 08 16:04:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
