/*---------------------------------------------------------------------------
 * Copyright (c) 2025 Arm Limited (or its affiliates).
 * All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *---------------------------------------------------------------------------*/

#include "RTE_Components.h"
#include <stdbool.h>
#include CMSIS_device_header

#include "ethosu_driver.h"
#include "app_mem_regions.h"

typedef struct {
    uint32_t start_addr;  // Base address of a block
    uint32_t end_addr;    // End address of a block (inclusive)
} mem_block_t;

// Regions the NPU reaches without going through the data cache (the device
// header already defines ITCM_BASE/DTCM_BASE; app_mem_regions.h has the
// application view used here).
const mem_block_t non_cached_memory[] = {
    {APP_ITCM_BASE, APP_ITCM_BASE + APP_HP_ITCM_SIZE - 1},
    {APP_DTCM_BASE, APP_DTCM_BASE + APP_HP_DTCM_SIZE - 1},
    {APP_MRAM_HP_BASE, APP_MRAM_HP_BASE + APP_MRAM_HP_SIZE - 1}
};

/**
  \brief Check if the memory region needs to be invalidated.
  \param[in] p      Pointer to the memory region start address.
  \param[in] bytes  Size of memory region in bytes.
  \return           true if an invalidate is required, false otherwise
 */
static bool check_mem_region(const void *p, size_t bytes)
{
    uint32_t n_blocks;
    uint32_t block;
    uint32_t mem_start;
    uint32_t mem_end;

    mem_start = (uint32_t) p;
    mem_end   = mem_start + bytes - 1;

    n_blocks  = sizeof(non_cached_memory) / sizeof(non_cached_memory[0]);

    for (block = 0; block < n_blocks; block++) {
        /* Is current block within non-cacheable memory region */
        if (mem_start >= non_cached_memory[block].start_addr &&
            mem_end <= non_cached_memory[block].end_addr) {
            /* No need for cache management */
            return false;
        }
    }

    return true;
}

void ethosu_flush_dcache(const uint64_t *base_addr, const size_t *base_addr_size, int num_base_addr)
{
    for (int i = 0; i < num_base_addr; i++) {
        if (check_mem_region((const void *)(uintptr_t)base_addr[i], base_addr_size[i])) {
            /* Call CleanDCache instead of CleanDCache_by_Addr to avoid delays.        */
            /* Memory regions size is usually large and calling by_Addr consumes time. */
            SCB_CleanDCache();

            /* Cache is cleaned, return immediately */
            return;
        }
    }

    /* No cleaning, just ensure all memory accesses are completed before continuing */
    __DSB();
}

/* Set by an application whose CPU side never reads what the NPU writes (the
   panel scans the NPU's output out of the scratch): the invalidate after a job
   then only throws the working set of whatever else runs out of the data cache.
   Lines the CPU wrote into the scratch before (the inputs) are written back by
   the clean before the next job, whole lines at a time, so a stale copy of
   them in the cache does no harm. */
volatile bool ethosu_dcache_keep;

void ethosu_invalidate_dcache(const uint64_t *base_addr, const size_t *base_addr_size, int num_base_addr)
{
    if (ethosu_dcache_keep) {
        __DSB();
        return;
    }
    for (int i = 0; i < num_base_addr; i++) {
        if (check_mem_region((const void *)(uintptr_t)base_addr[i], base_addr_size[i])) {
            /* Call CleanInvalidateDCache instead of SCB_InvalidateDCache to avoid silently losing data. */
            /* This avoids losing dirty lines that the CPU has written but not yet committed to memory.  */
            SCB_CleanInvalidateDCache();

            /* Cache is cleaned and invalidated, return immediately */
            return;
        }
    }

    /* No invalidation, just ensure all memory accesses are completed before continuing */
    __DSB();
}
