Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 22 13:35:01 2017
| Host         : pc-b043a-20 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controlador_timing_summary_routed.rpt -rpx controlador_timing_summary_routed.rpx
| Design       : controlador
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: micro_data (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: AUD_INT/EN_4/en_2_cycles_aux_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/EN_4/en_4_cycles_aux_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/count_aux_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/count_aux_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/count_aux_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/count_aux_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/count_aux_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/count_aux_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/count_aux_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/count_aux_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/count_aux_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/fin_ciclo_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/state_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: AUD_INT/FSMD/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.362        0.000                      0                    6        0.229        0.000                      0                    6        3.000        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12MHz  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12MHz  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_12MHz       81.362        0.000                      0                    6        0.229        0.000                      0                    6       41.167        0.000                       0                     7  
  clkfbout_clk_12MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12MHz
  To Clock:  clk_out1_clk_12MHz

Setup :            0  Failing Endpoints,  Worst Slack       81.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.362ns  (required time - arrival time)
  Source:                 AUD_INT/EN_4/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/clk_3megas_aux_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.580ns (37.058%)  route 0.985ns (62.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.633    -0.907    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  AUD_INT/EN_4/counter_reg[0]/Q
                         net (fo=5, routed)           0.454     0.003    AUD_INT/EN_4/counter[0]
    SLICE_X68Y96         LUT1 (Prop_lut1_I0_O)        0.124     0.127 r  AUD_INT/EN_4/counter[0]_i_1/O
                         net (fo=2, routed)           0.531     0.658    AUD_INT/EN_4/counter[0]_i_1_n_0
    SLICE_X68Y96         FDCE                                         r  AUD_INT/EN_4/clk_3megas_aux_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.512    81.825    AUD_INT/EN_4/clk_out1
    SLICE_X68Y96         FDCE                                         r  AUD_INT/EN_4/clk_3megas_aux_reg/C
                         clock pessimism              0.576    82.402    
                         clock uncertainty           -0.176    82.225    
    SLICE_X68Y96         FDCE (Setup_fdce_C_CE)      -0.205    82.020    AUD_INT/EN_4/clk_3megas_aux_reg
  -------------------------------------------------------------------
                         required time                         82.020    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                 81.362    

Slack (MET) :             81.588ns  (required time - arrival time)
  Source:                 AUD_INT/EN_4/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.580ns (36.288%)  route 1.018ns (63.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.633    -0.907    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  AUD_INT/EN_4/counter_reg[1]/Q
                         net (fo=3, routed)           1.018     0.568    AUD_INT/EN_4/counter[1]
    SLICE_X68Y95         LUT2 (Prop_lut2_I0_O)        0.124     0.692 r  AUD_INT/EN_4/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.692    AUD_INT/EN_4/counter[1]_i_1_n_0
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.512    81.825    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[1]/C
                         clock pessimism              0.601    82.427    
                         clock uncertainty           -0.176    82.250    
    SLICE_X68Y95         FDCE (Setup_fdce_C_D)        0.029    82.279    AUD_INT/EN_4/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         82.279    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 81.588    

Slack (MET) :             81.606ns  (required time - arrival time)
  Source:                 AUD_INT/EN_4/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/en_4_cycles_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.608ns (37.385%)  route 1.018ns (62.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.633    -0.907    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  AUD_INT/EN_4/counter_reg[1]/Q
                         net (fo=3, routed)           1.018     0.568    AUD_INT/EN_4/counter[1]
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.152     0.720 r  AUD_INT/EN_4/en_4_cycles_aux_i_1/O
                         net (fo=1, routed)           0.000     0.720    AUD_INT/EN_4/en_4_cycles_aux_i_1_n_0
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/en_4_cycles_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.512    81.825    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/en_4_cycles_aux_reg/C
                         clock pessimism              0.601    82.427    
                         clock uncertainty           -0.176    82.250    
    SLICE_X68Y95         FDCE (Setup_fdce_C_D)        0.075    82.325    AUD_INT/EN_4/en_4_cycles_aux_reg
  -------------------------------------------------------------------
                         required time                         82.325    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 81.606    

Slack (MET) :             81.699ns  (required time - arrival time)
  Source:                 AUD_INT/EN_4/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.580ns (42.125%)  route 0.797ns (57.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.633    -0.907    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  AUD_INT/EN_4/counter_reg[0]/Q
                         net (fo=5, routed)           0.454     0.003    AUD_INT/EN_4/counter[0]
    SLICE_X68Y96         LUT1 (Prop_lut1_I0_O)        0.124     0.127 r  AUD_INT/EN_4/counter[0]_i_1/O
                         net (fo=2, routed)           0.343     0.470    AUD_INT/EN_4/counter[0]_i_1_n_0
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.512    81.825    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
                         clock pessimism              0.601    82.427    
                         clock uncertainty           -0.176    82.250    
    SLICE_X68Y95         FDCE (Setup_fdce_C_D)       -0.081    82.169    AUD_INT/EN_4/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         82.169    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                 81.699    

Slack (MET) :             81.920ns  (required time - arrival time)
  Source:                 AUD_INT/EN_4/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/clk_3megas_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.580ns (46.754%)  route 0.661ns (53.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.633    -0.907    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  AUD_INT/EN_4/counter_reg[1]/Q
                         net (fo=3, routed)           0.661     0.210    AUD_INT/EN_4/counter[1]
    SLICE_X68Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.334 r  AUD_INT/EN_4/clk_3megas_aux_i_1/O
                         net (fo=1, routed)           0.000     0.334    AUD_INT/EN_4/clk_3megas_aux_i_1_n_0
    SLICE_X68Y96         FDCE                                         r  AUD_INT/EN_4/clk_3megas_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.512    81.825    AUD_INT/EN_4/clk_out1
    SLICE_X68Y96         FDCE                                         r  AUD_INT/EN_4/clk_3megas_aux_reg/C
                         clock pessimism              0.576    82.402    
                         clock uncertainty           -0.176    82.225    
    SLICE_X68Y96         FDCE (Setup_fdce_C_D)        0.029    82.254    AUD_INT/EN_4/clk_3megas_aux_reg
  -------------------------------------------------------------------
                         required time                         82.254    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 81.920    

Slack (MET) :             82.107ns  (required time - arrival time)
  Source:                 AUD_INT/EN_4/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/en_2_cycles_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.456ns (47.596%)  route 0.502ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.633    -0.907    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  AUD_INT/EN_4/counter_reg[0]/Q
                         net (fo=5, routed)           0.502     0.051    AUD_INT/EN_4/counter[0]
    SLICE_X68Y94         FDCE                                         r  AUD_INT/EN_4/en_2_cycles_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           1.512    81.825    AUD_INT/EN_4/clk_out1
    SLICE_X68Y94         FDCE                                         r  AUD_INT/EN_4/en_2_cycles_aux_reg/C
                         clock pessimism              0.576    82.402    
                         clock uncertainty           -0.176    82.225    
    SLICE_X68Y94         FDCE (Setup_fdce_C_D)       -0.067    82.158    AUD_INT/EN_4/en_2_cycles_aux_reg
  -------------------------------------------------------------------
                         required time                         82.158    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                 82.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AUD_INT/EN_4/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/en_2_cycles_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.753%)  route 0.174ns (55.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.568    -0.596    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  AUD_INT/EN_4/counter_reg[0]/Q
                         net (fo=5, routed)           0.174    -0.281    AUD_INT/EN_4/counter[0]
    SLICE_X68Y94         FDCE                                         r  AUD_INT/EN_4/en_2_cycles_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.840    -0.833    AUD_INT/EN_4/clk_out1
    SLICE_X68Y94         FDCE                                         r  AUD_INT/EN_4/en_2_cycles_aux_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X68Y94         FDCE (Hold_fdce_C_D)         0.070    -0.510    AUD_INT/EN_4/en_2_cycles_aux_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AUD_INT/EN_4/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/clk_3megas_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.121%)  route 0.185ns (49.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.568    -0.596    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  AUD_INT/EN_4/counter_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.270    AUD_INT/EN_4/counter[0]
    SLICE_X68Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.225 r  AUD_INT/EN_4/clk_3megas_aux_i_1/O
                         net (fo=1, routed)           0.000    -0.225    AUD_INT/EN_4/clk_3megas_aux_i_1_n_0
    SLICE_X68Y96         FDCE                                         r  AUD_INT/EN_4/clk_3megas_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.840    -0.833    AUD_INT/EN_4/clk_out1
    SLICE_X68Y96         FDCE                                         r  AUD_INT/EN_4/clk_3megas_aux_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.091    -0.489    AUD_INT/EN_4/clk_3megas_aux_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 AUD_INT/EN_4/en_4_cycles_aux_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/en_4_cycles_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.230ns (54.507%)  route 0.192ns (45.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.568    -0.596    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/en_4_cycles_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  AUD_INT/EN_4/en_4_cycles_aux_reg/Q
                         net (fo=28, routed)          0.192    -0.276    AUD_INT/EN_4/state_reg[0]
    SLICE_X68Y95         LUT3 (Prop_lut3_I2_O)        0.102    -0.174 r  AUD_INT/EN_4/en_4_cycles_aux_i_1/O
                         net (fo=1, routed)           0.000    -0.174    AUD_INT/EN_4/en_4_cycles_aux_i_1_n_0
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/en_4_cycles_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.840    -0.833    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/en_4_cycles_aux_reg/C
                         clock pessimism              0.237    -0.596    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.107    -0.489    AUD_INT/EN_4/en_4_cycles_aux_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 AUD_INT/EN_4/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.129%)  route 0.245ns (56.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.568    -0.596    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  AUD_INT/EN_4/counter_reg[0]/Q
                         net (fo=5, routed)           0.245    -0.210    AUD_INT/EN_4/counter[0]
    SLICE_X68Y95         LUT2 (Prop_lut2_I1_O)        0.045    -0.165 r  AUD_INT/EN_4/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    AUD_INT/EN_4/counter[1]_i_1_n_0
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.840    -0.833    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[1]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.091    -0.505    AUD_INT/EN_4/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 AUD_INT/EN_4/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.664%)  route 0.308ns (62.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.568    -0.596    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  AUD_INT/EN_4/counter_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.269    AUD_INT/EN_4/counter[0]
    SLICE_X68Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.224 r  AUD_INT/EN_4/counter[0]_i_1/O
                         net (fo=2, routed)           0.122    -0.102    AUD_INT/EN_4/counter[0]_i_1_n_0
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.840    -0.833    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.066    -0.530    AUD_INT/EN_4/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 AUD_INT/EN_4/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/EN_4/clk_3megas_aux_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.567%)  route 0.368ns (66.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.568    -0.596    AUD_INT/EN_4/clk_out1
    SLICE_X68Y95         FDCE                                         r  AUD_INT/EN_4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  AUD_INT/EN_4/counter_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.269    AUD_INT/EN_4/counter[0]
    SLICE_X68Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.224 r  AUD_INT/EN_4/counter[0]_i_1/O
                         net (fo=2, routed)           0.182    -0.042    AUD_INT/EN_4/counter[0]_i_1_n_0
    SLICE_X68Y96         FDCE                                         r  AUD_INT/EN_4/clk_3megas_aux_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=5, routed)           0.840    -0.833    AUD_INT/EN_4/clk_out1
    SLICE_X68Y96         FDCE                                         r  AUD_INT/EN_4/clk_3megas_aux_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X68Y96         FDCE (Hold_fdce_C_CE)       -0.039    -0.619    AUD_INT/EN_4/clk_3megas_aux_reg
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.577    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_12/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   CLK_12/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X68Y96     AUD_INT/EN_4/clk_3megas_aux_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X68Y94     AUD_INT/EN_4/en_2_cycles_aux_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X68Y95     AUD_INT/EN_4/en_4_cycles_aux_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y96     AUD_INT/EN_4/clk_3megas_aux_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y94     AUD_INT/EN_4/en_2_cycles_aux_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/en_4_cycles_aux_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y96     AUD_INT/EN_4/clk_3megas_aux_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y94     AUD_INT/EN_4/en_2_cycles_aux_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/en_4_cycles_aux_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y96     AUD_INT/EN_4/clk_3megas_aux_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y96     AUD_INT/EN_4/clk_3megas_aux_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y94     AUD_INT/EN_4/en_2_cycles_aux_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y94     AUD_INT/EN_4/en_2_cycles_aux_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/en_4_cycles_aux_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y95     AUD_INT/EN_4/en_4_cycles_aux_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12MHz
  To Clock:  clkfbout_clk_12MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_12/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_12/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKFBOUT



