/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.30
Hash     : 8801a76
Date     : Jul 16 2024
Type     : Engineering
Log Time   : Tue Jul 16 06:10:38 2024 GMT
#Timing report of worst 16 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 6

#Path 1
Startpoint: dly_ld_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:$f2g_trx_dly_ld_buf_dly_ld_buf_inv.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
dly_ld_buf.inpad[0] (.input at (1,2))                                                 0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (OPIN:64802 side: (TOP,) (1,2,0))                                               0.000     0.894
| (CHANX:147388 L4 length:2 (1,2,0-> (2,2,0))                                     0.119     1.013
| (CHANX:147500 L4 length:4 (2,2,0-> (5,2,0))                                     0.119     1.132
| (CHANY:153369 L1 length:1 (4,2,0-> (4,2,0))                                     0.061     1.193
| (IPIN:66648 side: (RIGHT,) (4,2,0))                                             0.101     1.294
| (intra 'clb' routing)                                                           0.085     1.379
dly_ld_buf_inv.in[0] (.names at (4,2))                                                0.000     1.379
| (primitive '.names' combinational delay)                                        0.197     1.576
dly_ld_buf_inv.out[0] (.names at (4,2))                                               0.000     1.576
| (intra 'clb' routing)                                                           0.085     1.661
$f2g_trx_dly_ld_buf_dly_ld_buf_inv.in[0] (.names at (4,2))                                0.000     1.661
| (primitive '.names' combinational delay)                                        0.218     1.879
$f2g_trx_dly_ld_buf_dly_ld_buf_inv.out[0] (.names at (4,2))                               0.000     1.879
| (intra 'clb' routing)                                                           0.000     1.879
| (OPIN:66596 side: (TOP,) (4,2,0))                                               0.000     1.879
| (CHANX:147583 L1 length:1 (4,2,0-> (4,2,0))                                     0.061     1.940
| (CHANY:152979 L4 length:2 (3,2,0-> (3,1,0))                                     0.119     2.059
| (CHANY:152859 L1 length:1 (3,1,0-> (3,1,0))                                     0.061     2.120
| (CHANX:144572 L1 length:1 (4,0,0-> (4,0,0))                                     0.061     2.181
| (CHANY:153364 L4 length:2 (4,1,0-> (4,2,0))                                     0.119     2.300
| (CHANX:146103 L1 length:1 (4,1,0-> (4,1,0))                                     0.061     2.361
| (IPIN:10239 side: (TOP,) (4,1,0))                                               0.101     2.461
| (intra 'io' routing)                                                            0.733     3.194
out:$f2g_trx_dly_ld_buf_dly_ld_buf_inv.outpad[0] (.output at (4,1))                       0.000     3.194
data arrival time                                                                           3.194

clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -3.194
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.194


#Path 2
Startpoint: dly_incdec_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:$f2g_trx_dly_inc_dly_incdec_buf_inv.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
dly_incdec_buf.inpad[0] (.input at (1,2))                                                  0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (OPIN:64858 side: (TOP,) (1,2,0))                                                    0.000     0.894
| (CHANX:147372 L4 length:2 (1,2,0-> (2,2,0))                                          0.119     1.013
| (CHANX:147488 L4 length:4 (2,2,0-> (5,2,0))                                          0.119     1.132
| (CHANY:153397 L1 length:1 (4,2,0-> (4,2,0))                                          0.061     1.193
| (IPIN:66662 side: (RIGHT,) (4,2,0))                                                  0.101     1.294
| (intra 'clb' routing)                                                                0.085     1.379
dly_incdec_buf_inv.in[0] (.names at (4,2))                                                 0.000     1.379
| (primitive '.names' combinational delay)                                             0.135     1.514
dly_incdec_buf_inv.out[0] (.names at (4,2))                                                0.000     1.514
| (intra 'clb' routing)                                                                0.000     1.514
| (OPIN:66615 side: (RIGHT,) (4,2,0))                                                  0.000     1.514
| (CHANY:153388 L1 length:1 (4,2,0-> (4,2,0))                                          0.061     1.575
| (IPIN:66658 side: (RIGHT,) (4,2,0))                                                  0.101     1.676
| (intra 'clb' routing)                                                                0.085     1.761
$f2g_trx_dly_inc_dly_incdec_buf_inv.in[0] (.names at (4,2))                               -0.000     1.761
| (primitive '.names' combinational delay)                                             0.197     1.958
$f2g_trx_dly_inc_dly_incdec_buf_inv.out[0] (.names at (4,2))                               0.000     1.958
| (intra 'clb' routing)                                                                0.000     1.958
| (OPIN:66614 side: (RIGHT,) (4,2,0))                                                  0.000     1.958
| (CHANY:153402 L4 length:3 (4,2,0-> (4,4,0))                                          0.119     2.077
| (CHANX:147646 L1 length:1 (5,2,0-> (5,2,0))                                          0.061     2.138
| (CHANY:153725 L1 length:1 (5,2,0-> (5,2,0))                                          0.061     2.199
| (CHANX:146005 L4 length:4 (5,1,0-> (2,1,0))                                          0.119     2.318
| (IPIN:10225 side: (TOP,) (4,1,0))                                                    0.101     2.419
| (intra 'io' routing)                                                                 0.733     3.151
out:$f2g_trx_dly_inc_dly_incdec_buf_inv.outpad[0] (.output at (4,1))                       0.000     3.151
data arrival time                                                                                3.151

clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.151
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.151


#Path 3
Startpoint: $f2g_trx_dly_tap_dly_tap_val[2].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[2].outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[2].inpad[0] (.input at (11,1))                       0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (OPIN:30285 side: (TOP,) (11,1,0))                                              0.000     0.894
| (CHANX:146547 L1 length:1 (11,1,0-> (11,1,0))                                   0.061     0.955
| (CHANY:155504 L1 length:1 (10,2,0-> (10,2,0))                                   0.061     1.016
| (CHANX:148060 L4 length:4 (11,2,0-> (14,2,0))                                   0.119     1.135
| (IPIN:67677 side: (TOP,) (11,2,0))                                              0.101     1.236
| (intra 'clb' routing)                                                           0.085     1.321
dly_tap_val[2].in[0] (.names at (11,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                        0.218     1.539
dly_tap_val[2].out[0] (.names at (11,2))                                          0.000     1.539
| (intra 'clb' routing)                                                           0.085     1.624
dly_tap_val_inv_buf[2].in[0] (.names at (11,2))                                       0.000     1.624
| (primitive '.names' combinational delay)                                        0.197     1.821
dly_tap_val_inv_buf[2].out[0] (.names at (11,2))                                      0.000     1.821
| (intra 'clb' routing)                                                           0.000     1.821
| (OPIN:67657 side: (TOP,) (11,2,0))                                              0.000     1.821
| (CHANX:148070 L4 length:4 (11,2,0-> (14,2,0))                                   0.119     1.940
| (CHANX:148130 L4 length:4 (12,2,0-> (15,2,0))                                   0.119     2.059
| (CHANY:156215 L1 length:1 (12,2,0-> (12,2,0))                                   0.061     2.120
| (CHANX:146427 L4 length:4 (12,1,0-> (9,1,0))                                    0.119     2.239
| (IPIN:30413 side: (TOP,) (11,1,0))                                              0.101     2.339
| (intra 'io' routing)                                                            0.733     3.072
out:dly_tap_val_inv_buf[2].outpad[0] (.output at (11,1))                              0.000     3.072
data arrival time                                                                           3.072

clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -3.072
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.072


#Path 4
Startpoint: dly_adj_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:$f2g_trx_dly_adj_buf_dly_adj_buf_inv.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
dly_adj_buf.inpad[0] (.input at (1,2))                                                  0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (OPIN:64803 side: (TOP,) (1,2,0))                                                 0.000     0.894
| (CHANX:147295 L1 length:1 (1,2,0-> (1,2,0))                                       0.061     0.955
| (CHANY:152028 L1 length:1 (0,3,0-> (0,3,0))                                       0.061     1.016
| (CHANX:148944 L4 length:4 (1,3,0-> (4,3,0))                                       0.119     1.135
| (CHANY:153357 L4 length:3 (4,3,0-> (4,1,0))                                       0.119     1.254
| (CHANX:147597 L1 length:1 (4,2,0-> (4,2,0))                                       0.061     1.315
| (IPIN:66630 side: (TOP,) (4,2,0))                                                 0.101     1.416
| (intra 'clb' routing)                                                             0.085     1.501
dly_adj_buf_inv.in[0] (.names at (4,2))                                                 0.000     1.501
| (primitive '.names' combinational delay)                                          0.218     1.719
dly_adj_buf_inv.out[0] (.names at (4,2))                                                0.000     1.719
| (intra 'clb' routing)                                                             0.085     1.804
$f2g_trx_dly_adj_buf_dly_adj_buf_inv.in[0] (.names at (4,2))                                0.000     1.804
| (primitive '.names' combinational delay)                                          0.099     1.903
$f2g_trx_dly_adj_buf_dly_adj_buf_inv.out[0] (.names at (4,2))                               0.000     1.903
| (intra 'clb' routing)                                                             0.000     1.903
| (OPIN:66593 side: (TOP,) (4,2,0))                                                 0.000     1.903
| (CHANX:147608 L4 length:4 (4,2,0-> (7,2,0))                                       0.119     2.022
| (CHANY:153723 L1 length:1 (5,2,0-> (5,2,0))                                       0.061     2.083
| (CHANX:146007 L4 length:4 (5,1,0-> (2,1,0))                                       0.119     2.202
| (IPIN:10229 side: (TOP,) (4,1,0))                                                 0.101     2.303
| (intra 'io' routing)                                                              0.733     3.036
out:$f2g_trx_dly_adj_buf_dly_adj_buf_inv.outpad[0] (.output at (4,1))                       0.000     3.036
data arrival time                                                                             3.036

clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.036
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.036


#Path 5
Startpoint: $f2g_trx_dly_tap_dly_tap_val[1].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[1].outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[1].inpad[0] (.input at (11,1))                       0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (OPIN:30255 side: (TOP,) (11,1,0))                                              0.000     0.894
| (CHANX:146550 L1 length:1 (11,1,0-> (11,1,0))                                   0.061     0.955
| (CHANY:155866 L4 length:3 (11,2,0-> (11,4,0))                                   0.119     1.074
| (CHANX:148031 L1 length:1 (11,2,0-> (11,2,0))                                   0.061     1.135
| (IPIN:67680 side: (TOP,) (11,2,0))                                              0.101     1.236
| (intra 'clb' routing)                                                           0.085     1.321
dly_tap_val[1].in[0] (.names at (11,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                        0.218     1.539
dly_tap_val[1].out[0] (.names at (11,2))                                          0.000     1.539
| (intra 'clb' routing)                                                           0.085     1.624
dly_tap_val_inv_buf[1].in[0] (.names at (11,2))                                       0.000     1.624
| (primitive '.names' combinational delay)                                        0.218     1.842
dly_tap_val_inv_buf[1].out[0] (.names at (11,2))                                      0.000     1.842
| (intra 'clb' routing)                                                           0.000     1.842
| (OPIN:67653 side: (TOP,) (11,2,0))                                              0.000     1.842
| (CHANX:148078 L4 length:4 (11,2,0-> (14,2,0))                                   0.119     1.961
| (CHANY:156543 L1 length:1 (13,2,0-> (13,2,0))                                   0.061     2.022
| (CHANX:146515 L4 length:4 (13,1,0-> (10,1,0))                                   0.119     2.141
| (IPIN:30398 side: (TOP,) (11,1,0))                                              0.101     2.242
| (intra 'io' routing)                                                            0.733     2.975
out:dly_tap_val_inv_buf[1].outpad[0] (.output at (11,1))                             -0.000     2.975
data arrival time                                                                           2.975

clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -2.975
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.975


#Path 6
Startpoint: $f2g_trx_dly_tap_dly_tap_val[0].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[0].outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[0].inpad[0] (.input at (11,1))                       0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (OPIN:30268 side: (TOP,) (11,1,0))                                              0.000     0.894
| (CHANX:146560 L4 length:4 (11,1,0-> (14,1,0))                                   0.119     1.013
| (CHANY:155856 L1 length:1 (11,2,0-> (11,2,0))                                   0.061     1.074
| (CHANX:148051 L1 length:1 (11,2,0-> (11,2,0))                                   0.061     1.135
| (IPIN:67690 side: (TOP,) (11,2,0))                                              0.101     1.236
| (intra 'clb' routing)                                                           0.085     1.321
dly_tap_val[0].in[0] (.names at (11,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                        0.197     1.518
dly_tap_val[0].out[0] (.names at (11,2))                                          0.000     1.518
| (intra 'clb' routing)                                                           0.085     1.603
dly_tap_val_inv_buf[0].in[0] (.names at (11,2))                                       0.000     1.603
| (primitive '.names' combinational delay)                                        0.148     1.751
dly_tap_val_inv_buf[0].out[0] (.names at (11,2))                                      0.000     1.751
| (intra 'clb' routing)                                                           0.000     1.751
| (OPIN:67660 side: (TOP,) (11,2,0))                                              0.000     1.751
| (CHANX:148045 L1 length:1 (11,2,0-> (11,2,0))                                   0.061     1.812
| (CHANY:155387 L4 length:2 (10,2,0-> (10,1,0))                                   0.119     1.931
| (CHANX:145020 L1 length:1 (11,0,0-> (11,0,0))                                   0.061     1.992
| (CHANY:155828 L4 length:2 (11,1,0-> (11,2,0))                                   0.119     2.111
| (IPIN:30438 side: (RIGHT,) (11,1,0))                                            0.101     2.211
| (intra 'io' routing)                                                            0.733     2.944
out:dly_tap_val_inv_buf[0].outpad[0] (.output at (11,1))                              0.000     2.944
data arrival time                                                                           2.944

clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -2.944
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.944


#Path 7
Startpoint: $f2g_trx_dly_tap_dly_tap_val[3].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[3].outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[3].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                                           0.894     0.894
| (OPIN:10148 side: (RIGHT,) (4,1,0))                                            0.000     0.894
| (CHANY:153352 L4 length:4 (4,1,0-> (4,4,0))                                    0.119     1.013
| (CHANX:147599 L1 length:1 (4,2,0-> (4,2,0))                                    0.061     1.074
| (IPIN:66631 side: (TOP,) (4,2,0))                                              0.101     1.175
| (intra 'clb' routing)                                                          0.085     1.260
dly_tap_val[3].in[0] (.names at (4,2))                                           0.000     1.260
| (primitive '.names' combinational delay)                                       0.218     1.478
dly_tap_val[3].out[0] (.names at (4,2))                                          0.000     1.478
| (intra 'clb' routing)                                                          0.085     1.563
dly_tap_val_inv_buf[3].in[0] (.names at (4,2))                                       0.000     1.563
| (primitive '.names' combinational delay)                                       0.136     1.699
dly_tap_val_inv_buf[3].out[0] (.names at (4,2))                                      0.000     1.699
| (intra 'clb' routing)                                                          0.000     1.699
| (OPIN:66606 side: (RIGHT,) (4,2,0))                                            0.000     1.699
| (CHANY:153370 L1 length:1 (4,2,0-> (4,2,0))                                    0.061     1.760
| (CHANX:147698 L4 length:4 (5,2,0-> (8,2,0))                                    0.119     1.879
| (CHANY:153735 L1 length:1 (5,2,0-> (5,2,0))                                    0.061     1.940
| (CHANX:145995 L4 length:4 (5,1,0-> (2,1,0))                                    0.119     2.058
| (IPIN:10269 side: (TOP,) (4,1,0))                                              0.101     2.159
| (intra 'io' routing)                                                           0.733     2.892
out:dly_tap_val_inv_buf[3].outpad[0] (.output at (4,1))                              0.000     2.892
data arrival time                                                                          2.892

clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                         -2.892
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.892


#Path 8
Startpoint: $f2g_trx_dly_tap_dly_tap_val[4].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[4].outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[4].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                                           0.894     0.894
| (OPIN:10088 side: (TOP,) (4,1,0))                                              0.000     0.894
| (CHANX:146089 L1 length:1 (4,1,0-> (4,1,0))                                    0.061     0.955
| (CHANY:153030 L1 length:1 (3,2,0-> (3,2,0))                                    0.061     1.016
| (CHANX:147622 L4 length:4 (4,2,0-> (7,2,0))                                    0.119     1.135
| (IPIN:66624 side: (TOP,) (4,2,0))                                              0.101     1.236
| (intra 'clb' routing)                                                          0.085     1.321
dly_tap_val[4].in[0] (.names at (4,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                       0.099     1.420
dly_tap_val[4].out[0] (.names at (4,2))                                          0.000     1.420
| (intra 'clb' routing)                                                          0.085     1.505
dly_tap_val_inv_buf[4].in[0] (.names at (4,2))                                       0.000     1.505
| (primitive '.names' combinational delay)                                       0.148     1.653
dly_tap_val_inv_buf[4].out[0] (.names at (4,2))                                      0.000     1.653
| (intra 'clb' routing)                                                          0.000     1.653
| (OPIN:66602 side: (TOP,) (4,2,0))                                              0.000     1.653
| (CHANX:147610 L4 length:4 (4,2,0-> (7,2,0))                                    0.119     1.772
| (CHANY:153729 L1 length:1 (5,2,0-> (5,2,0))                                    0.061     1.833
| (CHANX:146001 L4 length:4 (5,1,0-> (2,1,0))                                    0.119     1.952
| (IPIN:10249 side: (TOP,) (4,1,0))                                              0.101     2.053
| (intra 'io' routing)                                                           0.733     2.785
out:dly_tap_val_inv_buf[4].outpad[0] (.output at (4,1))                             -0.000     2.785
data arrival time                                                                          2.785

clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                         -2.785
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.785


#Path 9
Startpoint: $f2g_trx_dly_tap_dly_tap_val[0].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$511.outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[0].inpad[0] (.input at (11,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                       0.894     0.894
| (OPIN:30268 side: (TOP,) (11,1,0))                                                                         0.000     0.894
| (CHANX:146560 L4 length:4 (11,1,0-> (14,1,0))                                                              0.119     1.013
| (CHANY:155856 L1 length:1 (11,2,0-> (11,2,0))                                                              0.061     1.074
| (CHANX:148051 L1 length:1 (11,2,0-> (11,2,0))                                                              0.061     1.135
| (IPIN:67690 side: (TOP,) (11,2,0))                                                                         0.101     1.236
| (intra 'clb' routing)                                                                                      0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$511.in[0] (.names at (11,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                   0.197     1.518
$auto$rs_design_edit.cc:498:handle_dangling_outs$511.out[0] (.names at (11,2))                               0.000     1.518
| (intra 'clb' routing)                                                                                      0.000     1.518
| (OPIN:67672 side: (RIGHT,) (11,2,0))                                                                       0.000     1.518
| (CHANY:155852 L1 length:1 (11,2,0-> (11,2,0))                                                              0.061     1.579
| (CHANX:148128 L4 length:4 (12,2,0-> (15,2,0))                                                              0.119     1.698
| (CHANY:156209 L1 length:1 (12,2,0-> (12,2,0))                                                              0.061     1.759
| (CHANX:146433 L4 length:4 (12,1,0-> (9,1,0))                                                               0.119     1.878
| (CHANX:146545 L1 length:1 (11,1,0-> (11,1,0))                                                              0.061     1.939
| (IPIN:30396 side: (TOP,) (11,1,0))                                                                         0.101     2.039
| (intra 'io' routing)                                                                                       0.733     2.772
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$511.outpad[0] (.output at (11,1))                      -0.000     2.772
data arrival time                                                                                                      2.772

clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
clock uncertainty                                                                                            0.000     0.000
output external delay                                                                                        0.000     0.000
data required time                                                                                                     0.000
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     0.000
data arrival time                                                                                                     -2.772
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.772


#Path 10
Startpoint: $f2g_trx_dly_tap_dly_tap_val[3].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$508.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[3].inpad[0] (.input at (4,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (OPIN:10148 side: (RIGHT,) (4,1,0))                                                                       0.000     0.894
| (CHANY:153352 L4 length:4 (4,1,0-> (4,4,0))                                                               0.119     1.013
| (CHANX:147599 L1 length:1 (4,2,0-> (4,2,0))                                                               0.061     1.074
| (IPIN:66631 side: (TOP,) (4,2,0))                                                                         0.101     1.175
| (intra 'clb' routing)                                                                                     0.085     1.260
$auto$rs_design_edit.cc:498:handle_dangling_outs$508.in[0] (.names at (4,2))                                0.000     1.260
| (primitive '.names' combinational delay)                                                                  0.218     1.478
$auto$rs_design_edit.cc:498:handle_dangling_outs$508.out[0] (.names at (4,2))                               0.000     1.478
| (intra 'clb' routing)                                                                                     0.000     1.478
| (OPIN:66609 side: (RIGHT,) (4,2,0))                                                                       0.000     1.478
| (CHANY:153377 L1 length:1 (4,2,0-> (4,2,0))                                                               0.061     1.539
| (CHANX:146146 L1 length:1 (5,1,0-> (5,1,0))                                                               0.061     1.600
| (CHANY:153774 L4 length:3 (5,2,0-> (5,4,0))                                                               0.119     1.719
| (CHANX:147643 L1 length:1 (5,2,0-> (5,2,0))                                                               0.061     1.780
| (CHANY:153347 L4 length:2 (4,2,0-> (4,1,0))                                                               0.119     1.899
| (IPIN:10285 side: (RIGHT,) (4,1,0))                                                                       0.101     2.000
| (intra 'io' routing)                                                                                      0.733     2.732
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$508.outpad[0] (.output at (4,1))                       0.000     2.732
data arrival time                                                                                                     2.732

clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
clock uncertainty                                                                                           0.000     0.000
output external delay                                                                                       0.000     0.000
data required time                                                                                                    0.000
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.000
data arrival time                                                                                                    -2.732
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.732


#Path 11
Startpoint: $f2g_trx_dly_tap_dly_tap_val[5].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[5].outpad[0] (.output at (1,2) clocked by virtual_io_clock)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[5].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                                           0.894     0.894
| (OPIN:10080 side: (TOP,) (4,1,0))                                              0.000     0.894
| (CHANX:146072 L1 length:1 (4,1,0-> (4,1,0))                                    0.061     0.955
| (CHANY:153368 L1 length:1 (4,2,0-> (4,2,0))                                    0.061     1.016
| (CHANX:147579 L1 length:1 (4,2,0-> (4,2,0))                                    0.061     1.077
| (IPIN:66637 side: (TOP,) (4,2,0))                                              0.101     1.178
| (intra 'clb' routing)                                                          0.085     1.263
dly_tap_val[5].in[0] (.names at (4,2))                                           0.000     1.263
| (primitive '.names' combinational delay)                                       0.135     1.399
dly_tap_val[5].out[0] (.names at (4,2))                                          0.000     1.399
| (intra 'clb' routing)                                                          0.085     1.484
dly_tap_val_inv_buf[5].in[0] (.names at (4,2))                                       0.000     1.484
| (primitive '.names' combinational delay)                                       0.197     1.681
dly_tap_val_inv_buf[5].out[0] (.names at (4,2))                                      0.000     1.681
| (intra 'clb' routing)                                                          0.000     1.681
| (OPIN:66597 side: (TOP,) (4,2,0))                                              0.000     1.681
| (CHANX:147423 L4 length:4 (4,2,0-> (1,2,0))                                    0.119     1.799
| (CHANX:147301 L1 length:1 (1,2,0-> (1,2,0))                                    0.061     1.860
| (IPIN:64982 side: (TOP,) (1,2,0))                                              0.101     1.961
| (intra 'io' routing)                                                           0.733     2.694
out:dly_tap_val_inv_buf[5].outpad[0] (.output at (1,2))                              0.000     2.694
data arrival time                                                                          2.694

clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                         -2.694
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.694


#Path 12
Startpoint: $f2g_trx_dly_tap_dly_tap_val[2].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$509.outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[2].inpad[0] (.input at (11,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                       0.894     0.894
| (OPIN:30285 side: (TOP,) (11,1,0))                                                                         0.000     0.894
| (CHANX:146547 L1 length:1 (11,1,0-> (11,1,0))                                                              0.061     0.955
| (CHANY:155504 L1 length:1 (10,2,0-> (10,2,0))                                                              0.061     1.016
| (CHANX:148060 L4 length:4 (11,2,0-> (14,2,0))                                                              0.119     1.135
| (IPIN:67677 side: (TOP,) (11,2,0))                                                                         0.101     1.236
| (intra 'clb' routing)                                                                                      0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$509.in[0] (.names at (11,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                   0.099     1.420
$auto$rs_design_edit.cc:498:handle_dangling_outs$509.out[0] (.names at (11,2))                               0.000     1.420
| (intra 'clb' routing)                                                                                      0.000     1.420
| (OPIN:67654 side: (TOP,) (11,2,0))                                                                         0.000     1.420
| (CHANX:148033 L1 length:1 (11,2,0-> (11,2,0))                                                              0.061     1.481
| (CHANY:155435 L4 length:2 (10,2,0-> (10,1,0))                                                              0.119     1.600
| (CHANX:145068 L4 length:4 (11,0,0-> (14,0,0))                                                              0.119     1.719
| (CHANY:155732 L4 length:2 (11,1,0-> (11,2,0))                                                              0.119     1.838
| (IPIN:30454 side: (RIGHT,) (11,1,0))                                                                       0.101     1.939
| (intra 'io' routing)                                                                                       0.733     2.671
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$509.outpad[0] (.output at (11,1))                       0.000     2.671
data arrival time                                                                                                      2.671

clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
clock uncertainty                                                                                            0.000     0.000
output external delay                                                                                        0.000     0.000
data required time                                                                                                     0.000
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     0.000
data arrival time                                                                                                     -2.671
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.671


#Path 13
Startpoint: $f2g_trx_dly_tap_dly_tap_val[5].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$506.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[5].inpad[0] (.input at (4,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (OPIN:10080 side: (TOP,) (4,1,0))                                                                         0.000     0.894
| (CHANX:146072 L1 length:1 (4,1,0-> (4,1,0))                                                               0.061     0.955
| (CHANY:153368 L1 length:1 (4,2,0-> (4,2,0))                                                               0.061     1.016
| (CHANX:147579 L1 length:1 (4,2,0-> (4,2,0))                                                               0.061     1.077
| (IPIN:66637 side: (TOP,) (4,2,0))                                                                         0.101     1.178
| (intra 'clb' routing)                                                                                     0.085     1.263
$auto$rs_design_edit.cc:498:handle_dangling_outs$506.in[0] (.names at (4,2))                                0.000     1.263
| (primitive '.names' combinational delay)                                                                  0.135     1.399
$auto$rs_design_edit.cc:498:handle_dangling_outs$506.out[0] (.names at (4,2))                               0.000     1.399
| (intra 'clb' routing)                                                                                     0.000     1.399
| (OPIN:66600 side: (TOP,) (4,2,0))                                                                         0.000     1.399
| (CHANX:147638 L4 length:4 (4,2,0-> (7,2,0))                                                               0.119     1.517
| (CHANX:147798 L1 length:1 (7,2,0-> (7,2,0))                                                               0.061     1.578
| (CHANY:154453 L1 length:1 (7,2,0-> (7,2,0))                                                               0.061     1.639
| (CHANX:146109 L4 length:4 (7,1,0-> (4,1,0))                                                               0.119     1.758
| (CHANY:153225 L1 length:1 (4,1,0-> (4,1,0))                                                               0.061     1.819
| (IPIN:10280 side: (RIGHT,) (4,1,0))                                                                       0.101     1.920
| (intra 'io' routing)                                                                                      0.733     2.653
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$506.outpad[0] (.output at (4,1))                      -0.000     2.653
data arrival time                                                                                                     2.653

clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
clock uncertainty                                                                                           0.000     0.000
output external delay                                                                                       0.000     0.000
data required time                                                                                                    0.000
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.000
data arrival time                                                                                                    -2.653
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.653


#Path 14
Startpoint: $f2g_trx_dly_tap_dly_tap_val[1].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$510.outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[1].inpad[0] (.input at (11,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                       0.894     0.894
| (OPIN:30255 side: (TOP,) (11,1,0))                                                                         0.000     0.894
| (CHANX:146550 L1 length:1 (11,1,0-> (11,1,0))                                                              0.061     0.955
| (CHANY:155866 L4 length:3 (11,2,0-> (11,4,0))                                                              0.119     1.074
| (CHANX:148031 L1 length:1 (11,2,0-> (11,2,0))                                                              0.061     1.135
| (IPIN:67680 side: (TOP,) (11,2,0))                                                                         0.101     1.236
| (intra 'clb' routing)                                                                                      0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$510.in[0] (.names at (11,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                   0.218     1.539
$auto$rs_design_edit.cc:498:handle_dangling_outs$510.out[0] (.names at (11,2))                               0.000     1.539
| (intra 'clb' routing)                                                                                      0.000     1.539
| (OPIN:67650 side: (TOP,) (11,2,0))                                                                         0.000     1.539
| (CHANX:147865 L4 length:4 (11,2,0-> (8,2,0))                                                               0.119     1.658
| (CHANY:155481 L1 length:1 (10,2,0-> (10,2,0))                                                              0.061     1.719
| (CHANX:146522 L1 length:1 (11,1,0-> (11,1,0))                                                              0.061     1.780
| (IPIN:30401 side: (TOP,) (11,1,0))                                                                         0.101     1.881
| (intra 'io' routing)                                                                                       0.733     2.613
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$510.outpad[0] (.output at (11,1))                       0.000     2.613
data arrival time                                                                                                      2.613

clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
clock uncertainty                                                                                            0.000     0.000
output external delay                                                                                        0.000     0.000
data required time                                                                                                     0.000
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     0.000
data arrival time                                                                                                     -2.613
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.613


#Path 15
Startpoint: data_i.inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:data_i_inv_delayed.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
data_i.inpad[0] (.input at (4,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:10115 side: (TOP,) (4,1,0))                                       0.000     0.894
| (CHANX:146079 L1 length:1 (4,1,0-> (4,1,0))                             0.061     0.955
| (CHANY:153020 L1 length:1 (3,2,0-> (3,2,0))                             0.061     1.016
| (CHANX:147632 L4 length:4 (4,2,0-> (7,2,0))                             0.119     1.135
| (IPIN:66636 side: (TOP,) (4,2,0))                                       0.101     1.236
| (intra 'clb' routing)                                                   0.085     1.321
data_i_inv_delayed.in[0] (.names at (4,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                0.136     1.457
data_i_inv_delayed.out[0] (.names at (4,2))                               0.000     1.457
| (intra 'clb' routing)                                                   0.000     1.457
| (OPIN:66612 side: (RIGHT,) (4,2,0))                                     0.000     1.457
| (CHANY:153299 L4 length:2 (4,2,0-> (4,1,0))                             0.119     1.575
| (CHANY:153281 L4 length:1 (4,1,0-> (4,1,0))                             0.119     1.694
| (IPIN:10292 side: (RIGHT,) (4,1,0))                                     0.101     1.795
| (intra 'io' routing)                                                    0.733     2.528
out:data_i_inv_delayed.outpad[0] (.output at (4,1))                       0.000     2.528
data arrival time                                                                   2.528

clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -2.528
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.528


#Path 16
Startpoint: $f2g_trx_dly_tap_dly_tap_val[4].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$507.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[4].inpad[0] (.input at (4,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (OPIN:10088 side: (TOP,) (4,1,0))                                                                         0.000     0.894
| (CHANX:146089 L1 length:1 (4,1,0-> (4,1,0))                                                               0.061     0.955
| (CHANY:153030 L1 length:1 (3,2,0-> (3,2,0))                                                               0.061     1.016
| (CHANX:147622 L4 length:4 (4,2,0-> (7,2,0))                                                               0.119     1.135
| (IPIN:66624 side: (TOP,) (4,2,0))                                                                         0.101     1.236
| (intra 'clb' routing)                                                                                     0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$507.in[0] (.names at (4,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                  0.099     1.420
$auto$rs_design_edit.cc:498:handle_dangling_outs$507.out[0] (.names at (4,2))                               0.000     1.420
| (intra 'clb' routing)                                                                                     0.000     1.420
| (OPIN:66605 side: (RIGHT,) (4,2,0))                                                                       0.000     1.420
| (CHANY:153307 L4 length:2 (4,2,0-> (4,1,0))                                                               0.119     1.539
| (CHANX:145887 L4 length:4 (4,1,0-> (1,1,0))                                                               0.119     1.658
| (IPIN:10264 side: (TOP,) (4,1,0))                                                                         0.101     1.759
| (intra 'io' routing)                                                                                      0.733     2.491
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$507.outpad[0] (.output at (4,1))                       0.000     2.491
data arrival time                                                                                                     2.491

clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
clock uncertainty                                                                                           0.000     0.000
output external delay                                                                                       0.000     0.000
data required time                                                                                                    0.000
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.000
data arrival time                                                                                                    -2.491
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.491


#End of timing report
