#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("mat_0_address0", 4, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("mat_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("mat_0_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("mat_0_d0", 32, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("mat_0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("mat_0_address1", 4, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mat_0_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("mat_0_we1", 1, hls_out, 0, "ap_memory", "MemPortWE2", 1),
	Port_Property("mat_0_d1", 32, hls_out, 0, "ap_memory", "MemPortDIN2", 1),
	Port_Property("mat_0_q1", 32, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("mat_1_address0", 4, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("mat_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("mat_1_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("mat_1_d0", 32, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("mat_1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("mat_1_address1", 4, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mat_1_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("mat_1_we1", 1, hls_out, 1, "ap_memory", "MemPortWE2", 1),
	Port_Property("mat_1_d1", 32, hls_out, 1, "ap_memory", "MemPortDIN2", 1),
	Port_Property("mat_1_q1", 32, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("mat_2_address0", 4, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("mat_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("mat_2_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("mat_2_d0", 32, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("mat_2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("mat_2_address1", 4, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mat_2_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("mat_2_we1", 1, hls_out, 2, "ap_memory", "MemPortWE2", 1),
	Port_Property("mat_2_d1", 32, hls_out, 2, "ap_memory", "MemPortDIN2", 1),
	Port_Property("mat_2_q1", 32, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("mat_3_address0", 4, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("mat_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("mat_3_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("mat_3_d0", 32, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("mat_3_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("mat_3_address1", 4, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mat_3_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("mat_3_we1", 1, hls_out, 3, "ap_memory", "MemPortWE2", 1),
	Port_Property("mat_3_d1", 32, hls_out, 3, "ap_memory", "MemPortDIN2", 1),
	Port_Property("mat_3_q1", 32, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("mat_4_address0", 4, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("mat_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("mat_4_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("mat_4_d0", 32, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("mat_4_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("mat_4_address1", 4, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mat_4_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("mat_4_we1", 1, hls_out, 4, "ap_memory", "MemPortWE2", 1),
	Port_Property("mat_4_d1", 32, hls_out, 4, "ap_memory", "MemPortDIN2", 1),
	Port_Property("mat_4_q1", 32, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("mat_5_address0", 4, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("mat_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("mat_5_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("mat_5_d0", 32, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("mat_5_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("mat_5_address1", 4, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mat_5_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("mat_5_we1", 1, hls_out, 5, "ap_memory", "MemPortWE2", 1),
	Port_Property("mat_5_d1", 32, hls_out, 5, "ap_memory", "MemPortDIN2", 1),
	Port_Property("mat_5_q1", 32, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("mat_6_address0", 4, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("mat_6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("mat_6_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("mat_6_d0", 32, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("mat_6_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("mat_6_address1", 4, hls_out, 6, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mat_6_ce1", 1, hls_out, 6, "ap_memory", "MemPortCE2", 1),
	Port_Property("mat_6_we1", 1, hls_out, 6, "ap_memory", "MemPortWE2", 1),
	Port_Property("mat_6_d1", 32, hls_out, 6, "ap_memory", "MemPortDIN2", 1),
	Port_Property("mat_6_q1", 32, hls_in, 6, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("mat_7_address0", 4, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("mat_7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("mat_7_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("mat_7_d0", 32, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("mat_7_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("mat_7_address1", 4, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mat_7_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("mat_7_we1", 1, hls_out, 7, "ap_memory", "MemPortWE2", 1),
	Port_Property("mat_7_d1", 32, hls_out, 7, "ap_memory", "MemPortDIN2", 1),
	Port_Property("mat_7_q1", 32, hls_in, 7, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("mat_8_address0", 4, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("mat_8_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("mat_8_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("mat_8_d0", 32, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("mat_8_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("mat_8_address1", 4, hls_out, 8, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mat_8_ce1", 1, hls_out, 8, "ap_memory", "MemPortCE2", 1),
	Port_Property("mat_8_we1", 1, hls_out, 8, "ap_memory", "MemPortWE2", 1),
	Port_Property("mat_8_d1", 32, hls_out, 8, "ap_memory", "MemPortDIN2", 1),
	Port_Property("mat_8_q1", 32, hls_in, 8, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("r", 32, hls_in, 9, "ap_none", "in_data", 1),
	Port_Property("c", 32, hls_in, 10, "ap_none", "in_data", 1),
	Port_Property("ap_return", 32, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "sum";
