+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                         nolabel_line178/csi_gearbox_dma_0/inst/fifo_space_available_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                        nolabel_line256/g_rst_clkdiv_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                         nolabel_line256/g_rst_clkdiv_state_complete_reg/D|
|             adc_data_clk |               clk_fpga_0 |                                                     nolabel_line256/nolabel_line229/rst_gen_bitslip_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                         nolabel_line256/g_ce_clkdiv_reg/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[0]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[2]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[4]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[7]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[1]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[5]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[6]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line256/g_rst_clkdiv_ctr_reg[3]/R|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                  nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[2]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[37]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][213]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][215]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][208]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][214]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][167]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][210]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[13]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[8]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[4]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[5]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[9]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[7]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[10]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[11]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[6]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/RST|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/RST|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line178/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
