{
  "module_name": "t4_regs.h",
  "hash_id": "e21ea06c33816d5b77a75c45f599051286dcb0a992e7379689614a865f54edc0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb4/t4_regs.h",
  "human_readable_source": " \n\n#ifndef __T4_REGS_H\n#define __T4_REGS_H\n\n#define MYPF_BASE 0x1b000\n#define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr))\n\n#define PF0_BASE 0x1e000\n#define PF0_REG(reg_addr) (PF0_BASE + (reg_addr))\n\n#define PF_STRIDE 0x400\n#define PF_BASE(idx) (PF0_BASE + (idx) * PF_STRIDE)\n#define PF_REG(idx, reg) (PF_BASE(idx) + (reg))\n\n#define NUM_CIM_CTL_TSCH_CHANNEL_INSTANCES 4\n#define NUM_CIM_CTL_TSCH_CHANNEL_TSCH_CLASS_INSTANCES 16\n\n#define MYPORT_BASE 0x1c000\n#define MYPORT_REG(reg_addr) (MYPORT_BASE + (reg_addr))\n\n#define PORT0_BASE 0x20000\n#define PORT0_REG(reg_addr) (PORT0_BASE + (reg_addr))\n\n#define PORT_STRIDE 0x2000\n#define PORT_BASE(idx) (PORT0_BASE + (idx) * PORT_STRIDE)\n#define PORT_REG(idx, reg) (PORT_BASE(idx) + (reg))\n\n#define EDC_STRIDE (EDC_1_BASE_ADDR - EDC_0_BASE_ADDR)\n#define EDC_REG(reg, idx) (reg + EDC_STRIDE * idx)\n\n#define PCIE_MEM_ACCESS_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)\n#define PCIE_MAILBOX_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)\n#define MC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)\n#define EDC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)\n\n#define PCIE_FW_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)\n\n#define NUM_LE_DB_DBGI_REQ_DATA_INSTANCES 17\n#define NUM_LE_DB_DBGI_RSP_DATA_INSTANCES 17\n\n#define SGE_PF_KDOORBELL_A 0x0\n\n#define QID_S    15\n#define QID_V(x) ((x) << QID_S)\n\n#define DBPRIO_S    14\n#define DBPRIO_V(x) ((x) << DBPRIO_S)\n#define DBPRIO_F    DBPRIO_V(1U)\n\n#define PIDX_S    0\n#define PIDX_V(x) ((x) << PIDX_S)\n\n#define SGE_VF_KDOORBELL_A 0x0\n\n#define DBTYPE_S    13\n#define DBTYPE_V(x) ((x) << DBTYPE_S)\n#define DBTYPE_F    DBTYPE_V(1U)\n\n#define PIDX_T5_S    0\n#define PIDX_T5_M    0x1fffU\n#define PIDX_T5_V(x) ((x) << PIDX_T5_S)\n#define PIDX_T5_G(x) (((x) >> PIDX_T5_S) & PIDX_T5_M)\n\n#define SGE_PF_GTS_A 0x4\n\n#define INGRESSQID_S    16\n#define INGRESSQID_V(x) ((x) << INGRESSQID_S)\n\n#define TIMERREG_S    13\n#define TIMERREG_V(x) ((x) << TIMERREG_S)\n\n#define SEINTARM_S    12\n#define SEINTARM_V(x) ((x) << SEINTARM_S)\n\n#define CIDXINC_S    0\n#define CIDXINC_M    0xfffU\n#define CIDXINC_V(x) ((x) << CIDXINC_S)\n\n#define SGE_CONTROL_A\t0x1008\n#define SGE_CONTROL2_A\t0x1124\n\n#define RXPKTCPLMODE_S    18\n#define RXPKTCPLMODE_V(x) ((x) << RXPKTCPLMODE_S)\n#define RXPKTCPLMODE_F    RXPKTCPLMODE_V(1U)\n\n#define EGRSTATUSPAGESIZE_S    17\n#define EGRSTATUSPAGESIZE_V(x) ((x) << EGRSTATUSPAGESIZE_S)\n#define EGRSTATUSPAGESIZE_F    EGRSTATUSPAGESIZE_V(1U)\n\n#define PKTSHIFT_S    10\n#define PKTSHIFT_M    0x7U\n#define PKTSHIFT_V(x) ((x) << PKTSHIFT_S)\n#define PKTSHIFT_G(x) (((x) >> PKTSHIFT_S) & PKTSHIFT_M)\n\n#define INGPCIEBOUNDARY_S    7\n#define INGPCIEBOUNDARY_V(x) ((x) << INGPCIEBOUNDARY_S)\n\n#define INGPADBOUNDARY_S    4\n#define INGPADBOUNDARY_M    0x7U\n#define INGPADBOUNDARY_V(x) ((x) << INGPADBOUNDARY_S)\n#define INGPADBOUNDARY_G(x) (((x) >> INGPADBOUNDARY_S) & INGPADBOUNDARY_M)\n\n#define EGRPCIEBOUNDARY_S    1\n#define EGRPCIEBOUNDARY_V(x) ((x) << EGRPCIEBOUNDARY_S)\n\n#define  INGPACKBOUNDARY_S\t16\n#define  INGPACKBOUNDARY_M\t0x7U\n#define  INGPACKBOUNDARY_V(x)\t((x) << INGPACKBOUNDARY_S)\n#define  INGPACKBOUNDARY_G(x)\t(((x) >> INGPACKBOUNDARY_S) \\\n\t\t\t\t & INGPACKBOUNDARY_M)\n\n#define VFIFO_ENABLE_S    10\n#define VFIFO_ENABLE_V(x) ((x) << VFIFO_ENABLE_S)\n#define VFIFO_ENABLE_F    VFIFO_ENABLE_V(1U)\n\n#define SGE_DBVFIFO_BADDR_A 0x1138\n\n#define DBVFIFO_SIZE_S    6\n#define DBVFIFO_SIZE_M    0xfffU\n#define DBVFIFO_SIZE_G(x) (((x) >> DBVFIFO_SIZE_S) & DBVFIFO_SIZE_M)\n\n#define T6_DBVFIFO_SIZE_S    0\n#define T6_DBVFIFO_SIZE_M    0x1fffU\n#define T6_DBVFIFO_SIZE_G(x) (((x) >> T6_DBVFIFO_SIZE_S) & T6_DBVFIFO_SIZE_M)\n\n#define SGE_CTXT_CMD_A 0x11fc\n\n#define BUSY_S    31\n#define BUSY_V(x) ((x) << BUSY_S)\n#define BUSY_F    BUSY_V(1U)\n\n#define CTXTTYPE_S    24\n#define CTXTTYPE_M    0x3U\n#define CTXTTYPE_V(x) ((x) << CTXTTYPE_S)\n\n#define CTXTQID_S    0\n#define CTXTQID_M    0x1ffffU\n#define CTXTQID_V(x) ((x) << CTXTQID_S)\n\n#define SGE_CTXT_DATA0_A 0x1200\n#define SGE_CTXT_DATA5_A 0x1214\n\n#define GLOBALENABLE_S    0\n#define GLOBALENABLE_V(x) ((x) << GLOBALENABLE_S)\n#define GLOBALENABLE_F    GLOBALENABLE_V(1U)\n\n#define SGE_HOST_PAGE_SIZE_A 0x100c\n\n#define HOSTPAGESIZEPF7_S    28\n#define HOSTPAGESIZEPF7_M    0xfU\n#define HOSTPAGESIZEPF7_V(x) ((x) << HOSTPAGESIZEPF7_S)\n#define HOSTPAGESIZEPF7_G(x) (((x) >> HOSTPAGESIZEPF7_S) & HOSTPAGESIZEPF7_M)\n\n#define HOSTPAGESIZEPF6_S    24\n#define HOSTPAGESIZEPF6_M    0xfU\n#define HOSTPAGESIZEPF6_V(x) ((x) << HOSTPAGESIZEPF6_S)\n#define HOSTPAGESIZEPF6_G(x) (((x) >> HOSTPAGESIZEPF6_S) & HOSTPAGESIZEPF6_M)\n\n#define HOSTPAGESIZEPF5_S    20\n#define HOSTPAGESIZEPF5_M    0xfU\n#define HOSTPAGESIZEPF5_V(x) ((x) << HOSTPAGESIZEPF5_S)\n#define HOSTPAGESIZEPF5_G(x) (((x) >> HOSTPAGESIZEPF5_S) & HOSTPAGESIZEPF5_M)\n\n#define HOSTPAGESIZEPF4_S    16\n#define HOSTPAGESIZEPF4_M    0xfU\n#define HOSTPAGESIZEPF4_V(x) ((x) << HOSTPAGESIZEPF4_S)\n#define HOSTPAGESIZEPF4_G(x) (((x) >> HOSTPAGESIZEPF4_S) & HOSTPAGESIZEPF4_M)\n\n#define HOSTPAGESIZEPF3_S    12\n#define HOSTPAGESIZEPF3_M    0xfU\n#define HOSTPAGESIZEPF3_V(x) ((x) << HOSTPAGESIZEPF3_S)\n#define HOSTPAGESIZEPF3_G(x) (((x) >> HOSTPAGESIZEPF3_S) & HOSTPAGESIZEPF3_M)\n\n#define HOSTPAGESIZEPF2_S    8\n#define HOSTPAGESIZEPF2_M    0xfU\n#define HOSTPAGESIZEPF2_V(x) ((x) << HOSTPAGESIZEPF2_S)\n#define HOSTPAGESIZEPF2_G(x) (((x) >> HOSTPAGESIZEPF2_S) & HOSTPAGESIZEPF2_M)\n\n#define HOSTPAGESIZEPF1_S    4\n#define HOSTPAGESIZEPF1_M    0xfU\n#define HOSTPAGESIZEPF1_V(x) ((x) << HOSTPAGESIZEPF1_S)\n#define HOSTPAGESIZEPF1_G(x) (((x) >> HOSTPAGESIZEPF1_S) & HOSTPAGESIZEPF1_M)\n\n#define HOSTPAGESIZEPF0_S    0\n#define HOSTPAGESIZEPF0_M    0xfU\n#define HOSTPAGESIZEPF0_V(x) ((x) << HOSTPAGESIZEPF0_S)\n#define HOSTPAGESIZEPF0_G(x) (((x) >> HOSTPAGESIZEPF0_S) & HOSTPAGESIZEPF0_M)\n\n#define SGE_EGRESS_QUEUES_PER_PAGE_PF_A 0x1010\n#define SGE_EGRESS_QUEUES_PER_PAGE_VF_A 0x1014\n\n#define QUEUESPERPAGEPF1_S    4\n\n#define QUEUESPERPAGEPF0_S    0\n#define QUEUESPERPAGEPF0_M    0xfU\n#define QUEUESPERPAGEPF0_V(x) ((x) << QUEUESPERPAGEPF0_S)\n#define QUEUESPERPAGEPF0_G(x) (((x) >> QUEUESPERPAGEPF0_S) & QUEUESPERPAGEPF0_M)\n\n#define SGE_INT_CAUSE1_A\t0x1024\n#define SGE_INT_CAUSE2_A\t0x1030\n#define SGE_INT_CAUSE3_A\t0x103c\n\n#define ERR_FLM_DBP_S    31\n#define ERR_FLM_DBP_V(x) ((x) << ERR_FLM_DBP_S)\n#define ERR_FLM_DBP_F    ERR_FLM_DBP_V(1U)\n\n#define ERR_FLM_IDMA1_S    30\n#define ERR_FLM_IDMA1_V(x) ((x) << ERR_FLM_IDMA1_S)\n#define ERR_FLM_IDMA1_F    ERR_FLM_IDMA1_V(1U)\n\n#define ERR_FLM_IDMA0_S    29\n#define ERR_FLM_IDMA0_V(x) ((x) << ERR_FLM_IDMA0_S)\n#define ERR_FLM_IDMA0_F    ERR_FLM_IDMA0_V(1U)\n\n#define ERR_FLM_HINT_S    28\n#define ERR_FLM_HINT_V(x) ((x) << ERR_FLM_HINT_S)\n#define ERR_FLM_HINT_F    ERR_FLM_HINT_V(1U)\n\n#define ERR_PCIE_ERROR3_S    27\n#define ERR_PCIE_ERROR3_V(x) ((x) << ERR_PCIE_ERROR3_S)\n#define ERR_PCIE_ERROR3_F    ERR_PCIE_ERROR3_V(1U)\n\n#define ERR_PCIE_ERROR2_S    26\n#define ERR_PCIE_ERROR2_V(x) ((x) << ERR_PCIE_ERROR2_S)\n#define ERR_PCIE_ERROR2_F    ERR_PCIE_ERROR2_V(1U)\n\n#define ERR_PCIE_ERROR1_S    25\n#define ERR_PCIE_ERROR1_V(x) ((x) << ERR_PCIE_ERROR1_S)\n#define ERR_PCIE_ERROR1_F    ERR_PCIE_ERROR1_V(1U)\n\n#define ERR_PCIE_ERROR0_S    24\n#define ERR_PCIE_ERROR0_V(x) ((x) << ERR_PCIE_ERROR0_S)\n#define ERR_PCIE_ERROR0_F    ERR_PCIE_ERROR0_V(1U)\n\n#define ERR_CPL_EXCEED_IQE_SIZE_S    22\n#define ERR_CPL_EXCEED_IQE_SIZE_V(x) ((x) << ERR_CPL_EXCEED_IQE_SIZE_S)\n#define ERR_CPL_EXCEED_IQE_SIZE_F    ERR_CPL_EXCEED_IQE_SIZE_V(1U)\n\n#define ERR_INVALID_CIDX_INC_S    21\n#define ERR_INVALID_CIDX_INC_V(x) ((x) << ERR_INVALID_CIDX_INC_S)\n#define ERR_INVALID_CIDX_INC_F    ERR_INVALID_CIDX_INC_V(1U)\n\n#define ERR_CPL_OPCODE_0_S    19\n#define ERR_CPL_OPCODE_0_V(x) ((x) << ERR_CPL_OPCODE_0_S)\n#define ERR_CPL_OPCODE_0_F    ERR_CPL_OPCODE_0_V(1U)\n\n#define ERR_DROPPED_DB_S    18\n#define ERR_DROPPED_DB_V(x) ((x) << ERR_DROPPED_DB_S)\n#define ERR_DROPPED_DB_F    ERR_DROPPED_DB_V(1U)\n\n#define ERR_DATA_CPL_ON_HIGH_QID1_S    17\n#define ERR_DATA_CPL_ON_HIGH_QID1_V(x) ((x) << ERR_DATA_CPL_ON_HIGH_QID1_S)\n#define ERR_DATA_CPL_ON_HIGH_QID1_F    ERR_DATA_CPL_ON_HIGH_QID1_V(1U)\n\n#define ERR_DATA_CPL_ON_HIGH_QID0_S    16\n#define ERR_DATA_CPL_ON_HIGH_QID0_V(x) ((x) << ERR_DATA_CPL_ON_HIGH_QID0_S)\n#define ERR_DATA_CPL_ON_HIGH_QID0_F    ERR_DATA_CPL_ON_HIGH_QID0_V(1U)\n\n#define ERR_BAD_DB_PIDX3_S    15\n#define ERR_BAD_DB_PIDX3_V(x) ((x) << ERR_BAD_DB_PIDX3_S)\n#define ERR_BAD_DB_PIDX3_F    ERR_BAD_DB_PIDX3_V(1U)\n\n#define ERR_BAD_DB_PIDX2_S    14\n#define ERR_BAD_DB_PIDX2_V(x) ((x) << ERR_BAD_DB_PIDX2_S)\n#define ERR_BAD_DB_PIDX2_F    ERR_BAD_DB_PIDX2_V(1U)\n\n#define ERR_BAD_DB_PIDX1_S    13\n#define ERR_BAD_DB_PIDX1_V(x) ((x) << ERR_BAD_DB_PIDX1_S)\n#define ERR_BAD_DB_PIDX1_F    ERR_BAD_DB_PIDX1_V(1U)\n\n#define ERR_BAD_DB_PIDX0_S    12\n#define ERR_BAD_DB_PIDX0_V(x) ((x) << ERR_BAD_DB_PIDX0_S)\n#define ERR_BAD_DB_PIDX0_F    ERR_BAD_DB_PIDX0_V(1U)\n\n#define ERR_ING_CTXT_PRIO_S    10\n#define ERR_ING_CTXT_PRIO_V(x) ((x) << ERR_ING_CTXT_PRIO_S)\n#define ERR_ING_CTXT_PRIO_F    ERR_ING_CTXT_PRIO_V(1U)\n\n#define ERR_EGR_CTXT_PRIO_S    9\n#define ERR_EGR_CTXT_PRIO_V(x) ((x) << ERR_EGR_CTXT_PRIO_S)\n#define ERR_EGR_CTXT_PRIO_F    ERR_EGR_CTXT_PRIO_V(1U)\n\n#define DBFIFO_HP_INT_S    8\n#define DBFIFO_HP_INT_V(x) ((x) << DBFIFO_HP_INT_S)\n#define DBFIFO_HP_INT_F    DBFIFO_HP_INT_V(1U)\n\n#define DBFIFO_LP_INT_S    7\n#define DBFIFO_LP_INT_V(x) ((x) << DBFIFO_LP_INT_S)\n#define DBFIFO_LP_INT_F    DBFIFO_LP_INT_V(1U)\n\n#define INGRESS_SIZE_ERR_S    5\n#define INGRESS_SIZE_ERR_V(x) ((x) << INGRESS_SIZE_ERR_S)\n#define INGRESS_SIZE_ERR_F    INGRESS_SIZE_ERR_V(1U)\n\n#define EGRESS_SIZE_ERR_S    4\n#define EGRESS_SIZE_ERR_V(x) ((x) << EGRESS_SIZE_ERR_S)\n#define EGRESS_SIZE_ERR_F    EGRESS_SIZE_ERR_V(1U)\n\n#define SGE_INT_ENABLE3_A 0x1040\n#define SGE_FL_BUFFER_SIZE0_A 0x1044\n#define SGE_FL_BUFFER_SIZE1_A 0x1048\n#define SGE_FL_BUFFER_SIZE2_A 0x104c\n#define SGE_FL_BUFFER_SIZE3_A 0x1050\n#define SGE_FL_BUFFER_SIZE4_A 0x1054\n#define SGE_FL_BUFFER_SIZE5_A 0x1058\n#define SGE_FL_BUFFER_SIZE6_A 0x105c\n#define SGE_FL_BUFFER_SIZE7_A 0x1060\n#define SGE_FL_BUFFER_SIZE8_A 0x1064\n\n#define SGE_IMSG_CTXT_BADDR_A 0x1088\n#define SGE_FLM_CACHE_BADDR_A 0x108c\n#define SGE_FLM_CFG_A 0x1090\n\n#define NOHDR_S    18\n#define NOHDR_V(x) ((x) << NOHDR_S)\n#define NOHDR_F    NOHDR_V(1U)\n\n#define HDRSTARTFLQ_S    11\n#define HDRSTARTFLQ_M    0x7U\n#define HDRSTARTFLQ_G(x) (((x) >> HDRSTARTFLQ_S) & HDRSTARTFLQ_M)\n\n#define SGE_INGRESS_RX_THRESHOLD_A 0x10a0\n\n#define THRESHOLD_0_S    24\n#define THRESHOLD_0_M    0x3fU\n#define THRESHOLD_0_V(x) ((x) << THRESHOLD_0_S)\n#define THRESHOLD_0_G(x) (((x) >> THRESHOLD_0_S) & THRESHOLD_0_M)\n\n#define THRESHOLD_1_S    16\n#define THRESHOLD_1_M    0x3fU\n#define THRESHOLD_1_V(x) ((x) << THRESHOLD_1_S)\n#define THRESHOLD_1_G(x) (((x) >> THRESHOLD_1_S) & THRESHOLD_1_M)\n\n#define THRESHOLD_2_S    8\n#define THRESHOLD_2_M    0x3fU\n#define THRESHOLD_2_V(x) ((x) << THRESHOLD_2_S)\n#define THRESHOLD_2_G(x) (((x) >> THRESHOLD_2_S) & THRESHOLD_2_M)\n\n#define THRESHOLD_3_S    0\n#define THRESHOLD_3_M    0x3fU\n#define THRESHOLD_3_V(x) ((x) << THRESHOLD_3_S)\n#define THRESHOLD_3_G(x) (((x) >> THRESHOLD_3_S) & THRESHOLD_3_M)\n\n#define SGE_CONM_CTRL_A 0x1094\n\n#define EGRTHRESHOLD_S    8\n#define EGRTHRESHOLD_M    0x3fU\n#define EGRTHRESHOLD_V(x) ((x) << EGRTHRESHOLD_S)\n#define EGRTHRESHOLD_G(x) (((x) >> EGRTHRESHOLD_S) & EGRTHRESHOLD_M)\n\n#define EGRTHRESHOLDPACKING_S    14\n#define EGRTHRESHOLDPACKING_M    0x3fU\n#define EGRTHRESHOLDPACKING_V(x) ((x) << EGRTHRESHOLDPACKING_S)\n#define EGRTHRESHOLDPACKING_G(x) \\\n\t(((x) >> EGRTHRESHOLDPACKING_S) & EGRTHRESHOLDPACKING_M)\n\n#define T6_EGRTHRESHOLDPACKING_S    16\n#define T6_EGRTHRESHOLDPACKING_M    0xffU\n#define T6_EGRTHRESHOLDPACKING_G(x) \\\n\t(((x) >> T6_EGRTHRESHOLDPACKING_S) & T6_EGRTHRESHOLDPACKING_M)\n\n#define SGE_TIMESTAMP_LO_A 0x1098\n#define SGE_TIMESTAMP_HI_A 0x109c\n\n#define TSOP_S    28\n#define TSOP_M    0x3U\n#define TSOP_V(x) ((x) << TSOP_S)\n#define TSOP_G(x) (((x) >> TSOP_S) & TSOP_M)\n\n#define TSVAL_S    0\n#define TSVAL_M    0xfffffffU\n#define TSVAL_V(x) ((x) << TSVAL_S)\n#define TSVAL_G(x) (((x) >> TSVAL_S) & TSVAL_M)\n\n#define SGE_DBFIFO_STATUS_A 0x10a4\n#define SGE_DBVFIFO_SIZE_A 0x113c\n\n#define HP_INT_THRESH_S    28\n#define HP_INT_THRESH_M    0xfU\n#define HP_INT_THRESH_V(x) ((x) << HP_INT_THRESH_S)\n\n#define LP_INT_THRESH_S    12\n#define LP_INT_THRESH_M    0xfU\n#define LP_INT_THRESH_V(x) ((x) << LP_INT_THRESH_S)\n\n#define SGE_DOORBELL_CONTROL_A 0x10a8\n\n#define NOCOALESCE_S    26\n#define NOCOALESCE_V(x) ((x) << NOCOALESCE_S)\n#define NOCOALESCE_F    NOCOALESCE_V(1U)\n\n#define ENABLE_DROP_S    13\n#define ENABLE_DROP_V(x) ((x) << ENABLE_DROP_S)\n#define ENABLE_DROP_F    ENABLE_DROP_V(1U)\n\n#define SGE_TIMER_VALUE_0_AND_1_A 0x10b8\n\n#define TIMERVALUE0_S    16\n#define TIMERVALUE0_M    0xffffU\n#define TIMERVALUE0_V(x) ((x) << TIMERVALUE0_S)\n#define TIMERVALUE0_G(x) (((x) >> TIMERVALUE0_S) & TIMERVALUE0_M)\n\n#define TIMERVALUE1_S    0\n#define TIMERVALUE1_M    0xffffU\n#define TIMERVALUE1_V(x) ((x) << TIMERVALUE1_S)\n#define TIMERVALUE1_G(x) (((x) >> TIMERVALUE1_S) & TIMERVALUE1_M)\n\n#define SGE_TIMER_VALUE_2_AND_3_A 0x10bc\n\n#define TIMERVALUE2_S    16\n#define TIMERVALUE2_M    0xffffU\n#define TIMERVALUE2_V(x) ((x) << TIMERVALUE2_S)\n#define TIMERVALUE2_G(x) (((x) >> TIMERVALUE2_S) & TIMERVALUE2_M)\n\n#define TIMERVALUE3_S    0\n#define TIMERVALUE3_M    0xffffU\n#define TIMERVALUE3_V(x) ((x) << TIMERVALUE3_S)\n#define TIMERVALUE3_G(x) (((x) >> TIMERVALUE3_S) & TIMERVALUE3_M)\n\n#define SGE_TIMER_VALUE_4_AND_5_A 0x10c0\n\n#define TIMERVALUE4_S    16\n#define TIMERVALUE4_M    0xffffU\n#define TIMERVALUE4_V(x) ((x) << TIMERVALUE4_S)\n#define TIMERVALUE4_G(x) (((x) >> TIMERVALUE4_S) & TIMERVALUE4_M)\n\n#define TIMERVALUE5_S    0\n#define TIMERVALUE5_M    0xffffU\n#define TIMERVALUE5_V(x) ((x) << TIMERVALUE5_S)\n#define TIMERVALUE5_G(x) (((x) >> TIMERVALUE5_S) & TIMERVALUE5_M)\n\n#define SGE_DEBUG_INDEX_A 0x10cc\n#define SGE_DEBUG_DATA_HIGH_A 0x10d0\n#define SGE_DEBUG_DATA_LOW_A 0x10d4\n\n#define SGE_DEBUG_DATA_LOW_INDEX_2_A\t0x12c8\n#define SGE_DEBUG_DATA_LOW_INDEX_3_A\t0x12cc\n#define SGE_DEBUG_DATA_HIGH_INDEX_10_A\t0x12a8\n\n#define SGE_INGRESS_QUEUES_PER_PAGE_PF_A 0x10f4\n#define SGE_INGRESS_QUEUES_PER_PAGE_VF_A 0x10f8\n\n#define SGE_ERROR_STATS_A 0x1100\n\n#define UNCAPTURED_ERROR_S    18\n#define UNCAPTURED_ERROR_V(x) ((x) << UNCAPTURED_ERROR_S)\n#define UNCAPTURED_ERROR_F    UNCAPTURED_ERROR_V(1U)\n\n#define ERROR_QID_VALID_S    17\n#define ERROR_QID_VALID_V(x) ((x) << ERROR_QID_VALID_S)\n#define ERROR_QID_VALID_F    ERROR_QID_VALID_V(1U)\n\n#define ERROR_QID_S    0\n#define ERROR_QID_M    0x1ffffU\n#define ERROR_QID_G(x) (((x) >> ERROR_QID_S) & ERROR_QID_M)\n\n#define SGE_INT_CAUSE5_A        0x110c\n\n#define ERR_T_RXCRC_S    31\n#define ERR_T_RXCRC_V(x) ((x) << ERR_T_RXCRC_S)\n#define ERR_T_RXCRC_F    ERR_T_RXCRC_V(1U)\n\n#define HP_INT_THRESH_S    28\n#define HP_INT_THRESH_M    0xfU\n#define HP_INT_THRESH_V(x) ((x) << HP_INT_THRESH_S)\n\n#define HP_COUNT_S    16\n#define HP_COUNT_M    0x7ffU\n#define HP_COUNT_G(x) (((x) >> HP_COUNT_S) & HP_COUNT_M)\n\n#define LP_INT_THRESH_S    12\n#define LP_INT_THRESH_M    0xfU\n#define LP_INT_THRESH_V(x) ((x) << LP_INT_THRESH_S)\n\n#define LP_COUNT_S    0\n#define LP_COUNT_M    0x7ffU\n#define LP_COUNT_G(x) (((x) >> LP_COUNT_S) & LP_COUNT_M)\n\n#define LP_INT_THRESH_T5_S    18\n#define LP_INT_THRESH_T5_M    0xfffU\n#define LP_INT_THRESH_T5_V(x) ((x) << LP_INT_THRESH_T5_S)\n\n#define LP_COUNT_T5_S    0\n#define LP_COUNT_T5_M    0x3ffffU\n#define LP_COUNT_T5_G(x) (((x) >> LP_COUNT_T5_S) & LP_COUNT_T5_M)\n\n#define SGE_DOORBELL_CONTROL_A 0x10a8\n\n#define SGE_STAT_TOTAL_A\t0x10e4\n#define SGE_STAT_MATCH_A\t0x10e8\n#define SGE_STAT_CFG_A\t\t0x10ec\n\n#define STATMODE_S    2\n#define STATMODE_V(x) ((x) << STATMODE_S)\n\n#define STATSOURCE_T5_S    9\n#define STATSOURCE_T5_M    0xfU\n#define STATSOURCE_T5_V(x) ((x) << STATSOURCE_T5_S)\n#define STATSOURCE_T5_G(x) (((x) >> STATSOURCE_T5_S) & STATSOURCE_T5_M)\n\n#define T6_STATMODE_S    0\n#define T6_STATMODE_V(x) ((x) << T6_STATMODE_S)\n\n#define SGE_DBFIFO_STATUS2_A 0x1118\n\n#define HP_INT_THRESH_T5_S    10\n#define HP_INT_THRESH_T5_M    0xfU\n#define HP_INT_THRESH_T5_V(x) ((x) << HP_INT_THRESH_T5_S)\n\n#define HP_COUNT_T5_S    0\n#define HP_COUNT_T5_M    0x3ffU\n#define HP_COUNT_T5_G(x) (((x) >> HP_COUNT_T5_S) & HP_COUNT_T5_M)\n\n#define ENABLE_DROP_S    13\n#define ENABLE_DROP_V(x) ((x) << ENABLE_DROP_S)\n#define ENABLE_DROP_F    ENABLE_DROP_V(1U)\n\n#define DROPPED_DB_S    0\n#define DROPPED_DB_V(x) ((x) << DROPPED_DB_S)\n#define DROPPED_DB_F    DROPPED_DB_V(1U)\n\n#define SGE_CTXT_CMD_A 0x11fc\n#define SGE_DBQ_CTXT_BADDR_A 0x1084\n\n \n#define PCIE_PF_CFG_A\t0x40\n\n#define AIVEC_S    4\n#define AIVEC_M    0x3ffU\n#define AIVEC_V(x) ((x) << AIVEC_S)\n\n#define PCIE_PF_CLI_A\t0x44\n\n#define PCIE_PF_EXPROM_OFST_A 0x4c\n#define OFFSET_S    10\n#define OFFSET_M    0x3fffU\n#define OFFSET_G(x) (((x) >> OFFSET_S) & OFFSET_M)\n\n#define PCIE_INT_CAUSE_A\t0x3004\n\n#define UNXSPLCPLERR_S    29\n#define UNXSPLCPLERR_V(x) ((x) << UNXSPLCPLERR_S)\n#define UNXSPLCPLERR_F    UNXSPLCPLERR_V(1U)\n\n#define PCIEPINT_S    28\n#define PCIEPINT_V(x) ((x) << PCIEPINT_S)\n#define PCIEPINT_F    PCIEPINT_V(1U)\n\n#define PCIESINT_S    27\n#define PCIESINT_V(x) ((x) << PCIESINT_S)\n#define PCIESINT_F    PCIESINT_V(1U)\n\n#define RPLPERR_S    26\n#define RPLPERR_V(x) ((x) << RPLPERR_S)\n#define RPLPERR_F    RPLPERR_V(1U)\n\n#define RXWRPERR_S    25\n#define RXWRPERR_V(x) ((x) << RXWRPERR_S)\n#define RXWRPERR_F    RXWRPERR_V(1U)\n\n#define RXCPLPERR_S    24\n#define RXCPLPERR_V(x) ((x) << RXCPLPERR_S)\n#define RXCPLPERR_F    RXCPLPERR_V(1U)\n\n#define PIOTAGPERR_S    23\n#define PIOTAGPERR_V(x) ((x) << PIOTAGPERR_S)\n#define PIOTAGPERR_F    PIOTAGPERR_V(1U)\n\n#define MATAGPERR_S    22\n#define MATAGPERR_V(x) ((x) << MATAGPERR_S)\n#define MATAGPERR_F    MATAGPERR_V(1U)\n\n#define INTXCLRPERR_S    21\n#define INTXCLRPERR_V(x) ((x) << INTXCLRPERR_S)\n#define INTXCLRPERR_F    INTXCLRPERR_V(1U)\n\n#define FIDPERR_S    20\n#define FIDPERR_V(x) ((x) << FIDPERR_S)\n#define FIDPERR_F    FIDPERR_V(1U)\n\n#define CFGSNPPERR_S    19\n#define CFGSNPPERR_V(x) ((x) << CFGSNPPERR_S)\n#define CFGSNPPERR_F    CFGSNPPERR_V(1U)\n\n#define HRSPPERR_S    18\n#define HRSPPERR_V(x) ((x) << HRSPPERR_S)\n#define HRSPPERR_F    HRSPPERR_V(1U)\n\n#define HREQPERR_S    17\n#define HREQPERR_V(x) ((x) << HREQPERR_S)\n#define HREQPERR_F    HREQPERR_V(1U)\n\n#define HCNTPERR_S    16\n#define HCNTPERR_V(x) ((x) << HCNTPERR_S)\n#define HCNTPERR_F    HCNTPERR_V(1U)\n\n#define DRSPPERR_S    15\n#define DRSPPERR_V(x) ((x) << DRSPPERR_S)\n#define DRSPPERR_F    DRSPPERR_V(1U)\n\n#define DREQPERR_S    14\n#define DREQPERR_V(x) ((x) << DREQPERR_S)\n#define DREQPERR_F    DREQPERR_V(1U)\n\n#define DCNTPERR_S    13\n#define DCNTPERR_V(x) ((x) << DCNTPERR_S)\n#define DCNTPERR_F    DCNTPERR_V(1U)\n\n#define CRSPPERR_S    12\n#define CRSPPERR_V(x) ((x) << CRSPPERR_S)\n#define CRSPPERR_F    CRSPPERR_V(1U)\n\n#define CREQPERR_S    11\n#define CREQPERR_V(x) ((x) << CREQPERR_S)\n#define CREQPERR_F    CREQPERR_V(1U)\n\n#define CCNTPERR_S    10\n#define CCNTPERR_V(x) ((x) << CCNTPERR_S)\n#define CCNTPERR_F    CCNTPERR_V(1U)\n\n#define TARTAGPERR_S    9\n#define TARTAGPERR_V(x) ((x) << TARTAGPERR_S)\n#define TARTAGPERR_F    TARTAGPERR_V(1U)\n\n#define PIOREQPERR_S    8\n#define PIOREQPERR_V(x) ((x) << PIOREQPERR_S)\n#define PIOREQPERR_F    PIOREQPERR_V(1U)\n\n#define PIOCPLPERR_S    7\n#define PIOCPLPERR_V(x) ((x) << PIOCPLPERR_S)\n#define PIOCPLPERR_F    PIOCPLPERR_V(1U)\n\n#define MSIXDIPERR_S    6\n#define MSIXDIPERR_V(x) ((x) << MSIXDIPERR_S)\n#define MSIXDIPERR_F    MSIXDIPERR_V(1U)\n\n#define MSIXDATAPERR_S    5\n#define MSIXDATAPERR_V(x) ((x) << MSIXDATAPERR_S)\n#define MSIXDATAPERR_F    MSIXDATAPERR_V(1U)\n\n#define MSIXADDRHPERR_S    4\n#define MSIXADDRHPERR_V(x) ((x) << MSIXADDRHPERR_S)\n#define MSIXADDRHPERR_F    MSIXADDRHPERR_V(1U)\n\n#define MSIXADDRLPERR_S    3\n#define MSIXADDRLPERR_V(x) ((x) << MSIXADDRLPERR_S)\n#define MSIXADDRLPERR_F    MSIXADDRLPERR_V(1U)\n\n#define MSIDATAPERR_S    2\n#define MSIDATAPERR_V(x) ((x) << MSIDATAPERR_S)\n#define MSIDATAPERR_F    MSIDATAPERR_V(1U)\n\n#define MSIADDRHPERR_S    1\n#define MSIADDRHPERR_V(x) ((x) << MSIADDRHPERR_S)\n#define MSIADDRHPERR_F    MSIADDRHPERR_V(1U)\n\n#define MSIADDRLPERR_S    0\n#define MSIADDRLPERR_V(x) ((x) << MSIADDRLPERR_S)\n#define MSIADDRLPERR_F    MSIADDRLPERR_V(1U)\n\n#define READRSPERR_S    29\n#define READRSPERR_V(x) ((x) << READRSPERR_S)\n#define READRSPERR_F    READRSPERR_V(1U)\n\n#define TRGT1GRPPERR_S    28\n#define TRGT1GRPPERR_V(x) ((x) << TRGT1GRPPERR_S)\n#define TRGT1GRPPERR_F    TRGT1GRPPERR_V(1U)\n\n#define IPSOTPERR_S    27\n#define IPSOTPERR_V(x) ((x) << IPSOTPERR_S)\n#define IPSOTPERR_F    IPSOTPERR_V(1U)\n\n#define IPRETRYPERR_S    26\n#define IPRETRYPERR_V(x) ((x) << IPRETRYPERR_S)\n#define IPRETRYPERR_F    IPRETRYPERR_V(1U)\n\n#define IPRXDATAGRPPERR_S    25\n#define IPRXDATAGRPPERR_V(x) ((x) << IPRXDATAGRPPERR_S)\n#define IPRXDATAGRPPERR_F    IPRXDATAGRPPERR_V(1U)\n\n#define IPRXHDRGRPPERR_S    24\n#define IPRXHDRGRPPERR_V(x) ((x) << IPRXHDRGRPPERR_S)\n#define IPRXHDRGRPPERR_F    IPRXHDRGRPPERR_V(1U)\n\n#define MAGRPPERR_S    22\n#define MAGRPPERR_V(x) ((x) << MAGRPPERR_S)\n#define MAGRPPERR_F    MAGRPPERR_V(1U)\n\n#define VFIDPERR_S    21\n#define VFIDPERR_V(x) ((x) << VFIDPERR_S)\n#define VFIDPERR_F    VFIDPERR_V(1U)\n\n#define HREQWRPERR_S    16\n#define HREQWRPERR_V(x) ((x) << HREQWRPERR_S)\n#define HREQWRPERR_F    HREQWRPERR_V(1U)\n\n#define DREQWRPERR_S    13\n#define DREQWRPERR_V(x) ((x) << DREQWRPERR_S)\n#define DREQWRPERR_F    DREQWRPERR_V(1U)\n\n#define CREQRDPERR_S    11\n#define CREQRDPERR_V(x) ((x) << CREQRDPERR_S)\n#define CREQRDPERR_F    CREQRDPERR_V(1U)\n\n#define MSTTAGQPERR_S    10\n#define MSTTAGQPERR_V(x) ((x) << MSTTAGQPERR_S)\n#define MSTTAGQPERR_F    MSTTAGQPERR_V(1U)\n\n#define PIOREQGRPPERR_S    8\n#define PIOREQGRPPERR_V(x) ((x) << PIOREQGRPPERR_S)\n#define PIOREQGRPPERR_F    PIOREQGRPPERR_V(1U)\n\n#define PIOCPLGRPPERR_S    7\n#define PIOCPLGRPPERR_V(x) ((x) << PIOCPLGRPPERR_S)\n#define PIOCPLGRPPERR_F    PIOCPLGRPPERR_V(1U)\n\n#define MSIXSTIPERR_S    2\n#define MSIXSTIPERR_V(x) ((x) << MSIXSTIPERR_S)\n#define MSIXSTIPERR_F    MSIXSTIPERR_V(1U)\n\n#define MSTTIMEOUTPERR_S    1\n#define MSTTIMEOUTPERR_V(x) ((x) << MSTTIMEOUTPERR_S)\n#define MSTTIMEOUTPERR_F    MSTTIMEOUTPERR_V(1U)\n\n#define MSTGRPPERR_S    0\n#define MSTGRPPERR_V(x) ((x) << MSTGRPPERR_S)\n#define MSTGRPPERR_F    MSTGRPPERR_V(1U)\n\n#define PCIE_NONFAT_ERR_A\t0x3010\n#define PCIE_CFG_SPACE_REQ_A\t0x3060\n#define PCIE_CFG_SPACE_DATA_A\t0x3064\n#define PCIE_MEM_ACCESS_BASE_WIN_A 0x3068\n\n#define PCIEOFST_S    10\n#define PCIEOFST_M    0x3fffffU\n#define PCIEOFST_G(x) (((x) >> PCIEOFST_S) & PCIEOFST_M)\n\n#define BIR_S    8\n#define BIR_M    0x3U\n#define BIR_V(x) ((x) << BIR_S)\n#define BIR_G(x) (((x) >> BIR_S) & BIR_M)\n\n#define WINDOW_S    0\n#define WINDOW_M    0xffU\n#define WINDOW_V(x) ((x) << WINDOW_S)\n#define WINDOW_G(x) (((x) >> WINDOW_S) & WINDOW_M)\n\n#define PCIE_MEM_ACCESS_OFFSET_A 0x306c\n\n#define ENABLE_S    30\n#define ENABLE_V(x) ((x) << ENABLE_S)\n#define ENABLE_F    ENABLE_V(1U)\n\n#define LOCALCFG_S    28\n#define LOCALCFG_V(x) ((x) << LOCALCFG_S)\n#define LOCALCFG_F    LOCALCFG_V(1U)\n\n#define FUNCTION_S    12\n#define FUNCTION_V(x) ((x) << FUNCTION_S)\n\n#define REGISTER_S    0\n#define REGISTER_V(x) ((x) << REGISTER_S)\n\n#define T6_ENABLE_S    31\n#define T6_ENABLE_V(x) ((x) << T6_ENABLE_S)\n#define T6_ENABLE_F    T6_ENABLE_V(1U)\n\n#define PFNUM_S    0\n#define PFNUM_V(x) ((x) << PFNUM_S)\n\n#define PCIE_FW_A 0x30b8\n#define PCIE_FW_PF_A 0x30bc\n\n#define PCIE_CORE_UTL_SYSTEM_BUS_AGENT_STATUS_A 0x5908\n\n#define RNPP_S    31\n#define RNPP_V(x) ((x) << RNPP_S)\n#define RNPP_F    RNPP_V(1U)\n\n#define RPCP_S    29\n#define RPCP_V(x) ((x) << RPCP_S)\n#define RPCP_F    RPCP_V(1U)\n\n#define RCIP_S    27\n#define RCIP_V(x) ((x) << RCIP_S)\n#define RCIP_F    RCIP_V(1U)\n\n#define RCCP_S    26\n#define RCCP_V(x) ((x) << RCCP_S)\n#define RCCP_F    RCCP_V(1U)\n\n#define RFTP_S    23\n#define RFTP_V(x) ((x) << RFTP_S)\n#define RFTP_F    RFTP_V(1U)\n\n#define PTRP_S    20\n#define PTRP_V(x) ((x) << PTRP_S)\n#define PTRP_F    PTRP_V(1U)\n\n#define PCIE_CORE_UTL_PCI_EXPRESS_PORT_STATUS_A 0x59a4\n\n#define TPCP_S    30\n#define TPCP_V(x) ((x) << TPCP_S)\n#define TPCP_F    TPCP_V(1U)\n\n#define TNPP_S    29\n#define TNPP_V(x) ((x) << TNPP_S)\n#define TNPP_F    TNPP_V(1U)\n\n#define TFTP_S    28\n#define TFTP_V(x) ((x) << TFTP_S)\n#define TFTP_F    TFTP_V(1U)\n\n#define TCAP_S    27\n#define TCAP_V(x) ((x) << TCAP_S)\n#define TCAP_F    TCAP_V(1U)\n\n#define TCIP_S    26\n#define TCIP_V(x) ((x) << TCIP_S)\n#define TCIP_F    TCIP_V(1U)\n\n#define RCAP_S    25\n#define RCAP_V(x) ((x) << RCAP_S)\n#define RCAP_F    RCAP_V(1U)\n\n#define PLUP_S    23\n#define PLUP_V(x) ((x) << PLUP_S)\n#define PLUP_F    PLUP_V(1U)\n\n#define PLDN_S    22\n#define PLDN_V(x) ((x) << PLDN_S)\n#define PLDN_F    PLDN_V(1U)\n\n#define OTDD_S    21\n#define OTDD_V(x) ((x) << OTDD_S)\n#define OTDD_F    OTDD_V(1U)\n\n#define GTRP_S    20\n#define GTRP_V(x) ((x) << GTRP_S)\n#define GTRP_F    GTRP_V(1U)\n\n#define RDPE_S    18\n#define RDPE_V(x) ((x) << RDPE_S)\n#define RDPE_F    RDPE_V(1U)\n\n#define TDCE_S    17\n#define TDCE_V(x) ((x) << TDCE_S)\n#define TDCE_F    TDCE_V(1U)\n\n#define TDUE_S    16\n#define TDUE_V(x) ((x) << TDUE_S)\n#define TDUE_F    TDUE_V(1U)\n\n \n#define PCIE_STATIC_SPARE2_A\t0x5bfc\n\n \n#define MC_INT_CAUSE_A\t\t0x7518\n#define MC_P_INT_CAUSE_A\t0x41318\n\n#define ECC_UE_INT_CAUSE_S    2\n#define ECC_UE_INT_CAUSE_V(x) ((x) << ECC_UE_INT_CAUSE_S)\n#define ECC_UE_INT_CAUSE_F    ECC_UE_INT_CAUSE_V(1U)\n\n#define ECC_CE_INT_CAUSE_S    1\n#define ECC_CE_INT_CAUSE_V(x) ((x) << ECC_CE_INT_CAUSE_S)\n#define ECC_CE_INT_CAUSE_F    ECC_CE_INT_CAUSE_V(1U)\n\n#define PERR_INT_CAUSE_S    0\n#define PERR_INT_CAUSE_V(x) ((x) << PERR_INT_CAUSE_S)\n#define PERR_INT_CAUSE_F    PERR_INT_CAUSE_V(1U)\n\n#define DBG_GPIO_EN_A\t\t0x6010\n#define XGMAC_PORT_CFG_A\t0x1000\n#define MAC_PORT_CFG_A\t\t0x800\n\n#define SIGNAL_DET_S    14\n#define SIGNAL_DET_V(x) ((x) << SIGNAL_DET_S)\n#define SIGNAL_DET_F    SIGNAL_DET_V(1U)\n\n#define MC_ECC_STATUS_A\t\t0x751c\n#define MC_P_ECC_STATUS_A\t0x4131c\n\n#define ECC_CECNT_S    16\n#define ECC_CECNT_M    0xffffU\n#define ECC_CECNT_V(x) ((x) << ECC_CECNT_S)\n#define ECC_CECNT_G(x) (((x) >> ECC_CECNT_S) & ECC_CECNT_M)\n\n#define ECC_UECNT_S    0\n#define ECC_UECNT_M    0xffffU\n#define ECC_UECNT_V(x) ((x) << ECC_UECNT_S)\n#define ECC_UECNT_G(x) (((x) >> ECC_UECNT_S) & ECC_UECNT_M)\n\n#define MC_BIST_CMD_A 0x7600\n\n#define START_BIST_S    31\n#define START_BIST_V(x) ((x) << START_BIST_S)\n#define START_BIST_F    START_BIST_V(1U)\n\n#define BIST_CMD_GAP_S    8\n#define BIST_CMD_GAP_V(x) ((x) << BIST_CMD_GAP_S)\n\n#define BIST_OPCODE_S    0\n#define BIST_OPCODE_V(x) ((x) << BIST_OPCODE_S)\n\n#define MC_BIST_CMD_ADDR_A 0x7604\n#define MC_BIST_CMD_LEN_A 0x7608\n#define MC_BIST_DATA_PATTERN_A 0x760c\n\n#define MC_BIST_STATUS_RDATA_A 0x7688\n\n \n#define MA_EDRAM0_BAR_A 0x77c0\n\n#define EDRAM0_BASE_S    16\n#define EDRAM0_BASE_M    0xfffU\n#define EDRAM0_BASE_G(x) (((x) >> EDRAM0_BASE_S) & EDRAM0_BASE_M)\n\n#define EDRAM0_SIZE_S    0\n#define EDRAM0_SIZE_M    0xfffU\n#define EDRAM0_SIZE_V(x) ((x) << EDRAM0_SIZE_S)\n#define EDRAM0_SIZE_G(x) (((x) >> EDRAM0_SIZE_S) & EDRAM0_SIZE_M)\n\n#define MA_EDRAM1_BAR_A 0x77c4\n\n#define EDRAM1_BASE_S    16\n#define EDRAM1_BASE_M    0xfffU\n#define EDRAM1_BASE_G(x) (((x) >> EDRAM1_BASE_S) & EDRAM1_BASE_M)\n\n#define EDRAM1_SIZE_S    0\n#define EDRAM1_SIZE_M    0xfffU\n#define EDRAM1_SIZE_V(x) ((x) << EDRAM1_SIZE_S)\n#define EDRAM1_SIZE_G(x) (((x) >> EDRAM1_SIZE_S) & EDRAM1_SIZE_M)\n\n#define MA_EXT_MEMORY_BAR_A 0x77c8\n\n#define EXT_MEM_BASE_S    16\n#define EXT_MEM_BASE_M    0xfffU\n#define EXT_MEM_BASE_V(x) ((x) << EXT_MEM_BASE_S)\n#define EXT_MEM_BASE_G(x) (((x) >> EXT_MEM_BASE_S) & EXT_MEM_BASE_M)\n\n#define EXT_MEM_SIZE_S    0\n#define EXT_MEM_SIZE_M    0xfffU\n#define EXT_MEM_SIZE_V(x) ((x) << EXT_MEM_SIZE_S)\n#define EXT_MEM_SIZE_G(x) (((x) >> EXT_MEM_SIZE_S) & EXT_MEM_SIZE_M)\n\n#define MA_EXT_MEMORY1_BAR_A 0x7808\n\n#define HMA_MUX_S    5\n#define HMA_MUX_V(x) ((x) << HMA_MUX_S)\n#define HMA_MUX_F    HMA_MUX_V(1U)\n\n#define EXT_MEM1_BASE_S    16\n#define EXT_MEM1_BASE_M    0xfffU\n#define EXT_MEM1_BASE_G(x) (((x) >> EXT_MEM1_BASE_S) & EXT_MEM1_BASE_M)\n\n#define EXT_MEM1_SIZE_S    0\n#define EXT_MEM1_SIZE_M    0xfffU\n#define EXT_MEM1_SIZE_V(x) ((x) << EXT_MEM1_SIZE_S)\n#define EXT_MEM1_SIZE_G(x) (((x) >> EXT_MEM1_SIZE_S) & EXT_MEM1_SIZE_M)\n\n#define MA_EXT_MEMORY0_BAR_A 0x77c8\n\n#define EXT_MEM0_BASE_S    16\n#define EXT_MEM0_BASE_M    0xfffU\n#define EXT_MEM0_BASE_G(x) (((x) >> EXT_MEM0_BASE_S) & EXT_MEM0_BASE_M)\n\n#define EXT_MEM0_SIZE_S    0\n#define EXT_MEM0_SIZE_M    0xfffU\n#define EXT_MEM0_SIZE_V(x) ((x) << EXT_MEM0_SIZE_S)\n#define EXT_MEM0_SIZE_G(x) (((x) >> EXT_MEM0_SIZE_S) & EXT_MEM0_SIZE_M)\n\n#define MA_TARGET_MEM_ENABLE_A 0x77d8\n\n#define EXT_MEM_ENABLE_S    2\n#define EXT_MEM_ENABLE_V(x) ((x) << EXT_MEM_ENABLE_S)\n#define EXT_MEM_ENABLE_F    EXT_MEM_ENABLE_V(1U)\n\n#define EDRAM1_ENABLE_S    1\n#define EDRAM1_ENABLE_V(x) ((x) << EDRAM1_ENABLE_S)\n#define EDRAM1_ENABLE_F    EDRAM1_ENABLE_V(1U)\n\n#define EDRAM0_ENABLE_S    0\n#define EDRAM0_ENABLE_V(x) ((x) << EDRAM0_ENABLE_S)\n#define EDRAM0_ENABLE_F    EDRAM0_ENABLE_V(1U)\n\n#define EXT_MEM1_ENABLE_S    4\n#define EXT_MEM1_ENABLE_V(x) ((x) << EXT_MEM1_ENABLE_S)\n#define EXT_MEM1_ENABLE_F    EXT_MEM1_ENABLE_V(1U)\n\n#define EXT_MEM0_ENABLE_S    2\n#define EXT_MEM0_ENABLE_V(x) ((x) << EXT_MEM0_ENABLE_S)\n#define EXT_MEM0_ENABLE_F    EXT_MEM0_ENABLE_V(1U)\n\n#define MA_INT_CAUSE_A\t0x77e0\n\n#define MEM_PERR_INT_CAUSE_S    1\n#define MEM_PERR_INT_CAUSE_V(x) ((x) << MEM_PERR_INT_CAUSE_S)\n#define MEM_PERR_INT_CAUSE_F    MEM_PERR_INT_CAUSE_V(1U)\n\n#define MEM_WRAP_INT_CAUSE_S    0\n#define MEM_WRAP_INT_CAUSE_V(x) ((x) << MEM_WRAP_INT_CAUSE_S)\n#define MEM_WRAP_INT_CAUSE_F    MEM_WRAP_INT_CAUSE_V(1U)\n\n#define MA_INT_WRAP_STATUS_A\t0x77e4\n\n#define MEM_WRAP_ADDRESS_S    4\n#define MEM_WRAP_ADDRESS_M    0xfffffffU\n#define MEM_WRAP_ADDRESS_G(x) (((x) >> MEM_WRAP_ADDRESS_S) & MEM_WRAP_ADDRESS_M)\n\n#define MEM_WRAP_CLIENT_NUM_S    0\n#define MEM_WRAP_CLIENT_NUM_M    0xfU\n#define MEM_WRAP_CLIENT_NUM_G(x) \\\n\t(((x) >> MEM_WRAP_CLIENT_NUM_S) & MEM_WRAP_CLIENT_NUM_M)\n\n#define MA_PARITY_ERROR_STATUS_A\t0x77f4\n#define MA_PARITY_ERROR_STATUS1_A\t0x77f4\n#define MA_PARITY_ERROR_STATUS2_A\t0x7804\n\n \n#define EDC_0_BASE_ADDR\t\t0x7900\n\n#define EDC_BIST_CMD_A\t\t0x7904\n#define EDC_BIST_CMD_ADDR_A\t0x7908\n#define EDC_BIST_CMD_LEN_A\t0x790c\n#define EDC_BIST_DATA_PATTERN_A 0x7910\n#define EDC_BIST_STATUS_RDATA_A\t0x7928\n#define EDC_INT_CAUSE_A\t\t0x7978\n\n#define ECC_UE_PAR_S    5\n#define ECC_UE_PAR_V(x) ((x) << ECC_UE_PAR_S)\n#define ECC_UE_PAR_F    ECC_UE_PAR_V(1U)\n\n#define ECC_CE_PAR_S    4\n#define ECC_CE_PAR_V(x) ((x) << ECC_CE_PAR_S)\n#define ECC_CE_PAR_F    ECC_CE_PAR_V(1U)\n\n#define PERR_PAR_CAUSE_S    3\n#define PERR_PAR_CAUSE_V(x) ((x) << PERR_PAR_CAUSE_S)\n#define PERR_PAR_CAUSE_F    PERR_PAR_CAUSE_V(1U)\n\n#define EDC_ECC_STATUS_A\t0x797c\n\n \n#define EDC_1_BASE_ADDR\t0x7980\n\n \n#define CIM_BOOT_CFG_A 0x7b00\n#define CIM_SDRAM_BASE_ADDR_A 0x7b14\n#define CIM_SDRAM_ADDR_SIZE_A 0x7b18\n#define CIM_EXTMEM2_BASE_ADDR_A 0x7b1c\n#define CIM_EXTMEM2_ADDR_SIZE_A 0x7b20\n#define CIM_PF_MAILBOX_CTRL_SHADOW_COPY_A 0x290\n\n#define  BOOTADDR_M\t0xffffff00U\n\n#define UPCRST_S    0\n#define UPCRST_V(x) ((x) << UPCRST_S)\n#define UPCRST_F    UPCRST_V(1U)\n\n#define CIM_PF_MAILBOX_DATA_A 0x240\n#define CIM_PF_MAILBOX_CTRL_A 0x280\n\n#define MBMSGVALID_S    3\n#define MBMSGVALID_V(x) ((x) << MBMSGVALID_S)\n#define MBMSGVALID_F    MBMSGVALID_V(1U)\n\n#define MBINTREQ_S    2\n#define MBINTREQ_V(x) ((x) << MBINTREQ_S)\n#define MBINTREQ_F    MBINTREQ_V(1U)\n\n#define MBOWNER_S    0\n#define MBOWNER_M    0x3U\n#define MBOWNER_V(x) ((x) << MBOWNER_S)\n#define MBOWNER_G(x) (((x) >> MBOWNER_S) & MBOWNER_M)\n\n#define CIM_PF_HOST_INT_ENABLE_A 0x288\n\n#define MBMSGRDYINTEN_S    19\n#define MBMSGRDYINTEN_V(x) ((x) << MBMSGRDYINTEN_S)\n#define MBMSGRDYINTEN_F    MBMSGRDYINTEN_V(1U)\n\n#define CIM_PF_HOST_INT_CAUSE_A 0x28c\n\n#define MBMSGRDYINT_S    19\n#define MBMSGRDYINT_V(x) ((x) << MBMSGRDYINT_S)\n#define MBMSGRDYINT_F    MBMSGRDYINT_V(1U)\n\n#define CIM_HOST_INT_CAUSE_A 0x7b2c\n\n#define TIEQOUTPARERRINT_S    20\n#define TIEQOUTPARERRINT_V(x) ((x) << TIEQOUTPARERRINT_S)\n#define TIEQOUTPARERRINT_F    TIEQOUTPARERRINT_V(1U)\n\n#define TIEQINPARERRINT_S    19\n#define TIEQINPARERRINT_V(x) ((x) << TIEQINPARERRINT_S)\n#define TIEQINPARERRINT_F    TIEQINPARERRINT_V(1U)\n\n#define TIMER0INT_S    2\n#define TIMER0INT_V(x) ((x) << TIMER0INT_S)\n#define TIMER0INT_F    TIMER0INT_V(1U)\n\n#define PREFDROPINT_S    1\n#define PREFDROPINT_V(x) ((x) << PREFDROPINT_S)\n#define PREFDROPINT_F    PREFDROPINT_V(1U)\n\n#define UPACCNONZERO_S    0\n#define UPACCNONZERO_V(x) ((x) << UPACCNONZERO_S)\n#define UPACCNONZERO_F    UPACCNONZERO_V(1U)\n\n#define MBHOSTPARERR_S    18\n#define MBHOSTPARERR_V(x) ((x) << MBHOSTPARERR_S)\n#define MBHOSTPARERR_F    MBHOSTPARERR_V(1U)\n\n#define MBUPPARERR_S    17\n#define MBUPPARERR_V(x) ((x) << MBUPPARERR_S)\n#define MBUPPARERR_F    MBUPPARERR_V(1U)\n\n#define IBQTP0PARERR_S    16\n#define IBQTP0PARERR_V(x) ((x) << IBQTP0PARERR_S)\n#define IBQTP0PARERR_F    IBQTP0PARERR_V(1U)\n\n#define IBQTP1PARERR_S    15\n#define IBQTP1PARERR_V(x) ((x) << IBQTP1PARERR_S)\n#define IBQTP1PARERR_F    IBQTP1PARERR_V(1U)\n\n#define IBQULPPARERR_S    14\n#define IBQULPPARERR_V(x) ((x) << IBQULPPARERR_S)\n#define IBQULPPARERR_F    IBQULPPARERR_V(1U)\n\n#define IBQSGELOPARERR_S    13\n#define IBQSGELOPARERR_V(x) ((x) << IBQSGELOPARERR_S)\n#define IBQSGELOPARERR_F    IBQSGELOPARERR_V(1U)\n\n#define IBQSGEHIPARERR_S    12\n#define IBQSGEHIPARERR_V(x) ((x) << IBQSGEHIPARERR_S)\n#define IBQSGEHIPARERR_F    IBQSGEHIPARERR_V(1U)\n\n#define IBQNCSIPARERR_S    11\n#define IBQNCSIPARERR_V(x) ((x) << IBQNCSIPARERR_S)\n#define IBQNCSIPARERR_F    IBQNCSIPARERR_V(1U)\n\n#define OBQULP0PARERR_S    10\n#define OBQULP0PARERR_V(x) ((x) << OBQULP0PARERR_S)\n#define OBQULP0PARERR_F    OBQULP0PARERR_V(1U)\n\n#define OBQULP1PARERR_S    9\n#define OBQULP1PARERR_V(x) ((x) << OBQULP1PARERR_S)\n#define OBQULP1PARERR_F    OBQULP1PARERR_V(1U)\n\n#define OBQULP2PARERR_S    8\n#define OBQULP2PARERR_V(x) ((x) << OBQULP2PARERR_S)\n#define OBQULP2PARERR_F    OBQULP2PARERR_V(1U)\n\n#define OBQULP3PARERR_S    7\n#define OBQULP3PARERR_V(x) ((x) << OBQULP3PARERR_S)\n#define OBQULP3PARERR_F    OBQULP3PARERR_V(1U)\n\n#define OBQSGEPARERR_S    6\n#define OBQSGEPARERR_V(x) ((x) << OBQSGEPARERR_S)\n#define OBQSGEPARERR_F    OBQSGEPARERR_V(1U)\n\n#define OBQNCSIPARERR_S    5\n#define OBQNCSIPARERR_V(x) ((x) << OBQNCSIPARERR_S)\n#define OBQNCSIPARERR_F    OBQNCSIPARERR_V(1U)\n\n#define CIM_HOST_UPACC_INT_CAUSE_A 0x7b34\n\n#define EEPROMWRINT_S    30\n#define EEPROMWRINT_V(x) ((x) << EEPROMWRINT_S)\n#define EEPROMWRINT_F    EEPROMWRINT_V(1U)\n\n#define TIMEOUTMAINT_S    29\n#define TIMEOUTMAINT_V(x) ((x) << TIMEOUTMAINT_S)\n#define TIMEOUTMAINT_F    TIMEOUTMAINT_V(1U)\n\n#define TIMEOUTINT_S    28\n#define TIMEOUTINT_V(x) ((x) << TIMEOUTINT_S)\n#define TIMEOUTINT_F    TIMEOUTINT_V(1U)\n\n#define RSPOVRLOOKUPINT_S    27\n#define RSPOVRLOOKUPINT_V(x) ((x) << RSPOVRLOOKUPINT_S)\n#define RSPOVRLOOKUPINT_F    RSPOVRLOOKUPINT_V(1U)\n\n#define REQOVRLOOKUPINT_S    26\n#define REQOVRLOOKUPINT_V(x) ((x) << REQOVRLOOKUPINT_S)\n#define REQOVRLOOKUPINT_F    REQOVRLOOKUPINT_V(1U)\n\n#define BLKWRPLINT_S    25\n#define BLKWRPLINT_V(x) ((x) << BLKWRPLINT_S)\n#define BLKWRPLINT_F    BLKWRPLINT_V(1U)\n\n#define BLKRDPLINT_S    24\n#define BLKRDPLINT_V(x) ((x) << BLKRDPLINT_S)\n#define BLKRDPLINT_F    BLKRDPLINT_V(1U)\n\n#define SGLWRPLINT_S    23\n#define SGLWRPLINT_V(x) ((x) << SGLWRPLINT_S)\n#define SGLWRPLINT_F    SGLWRPLINT_V(1U)\n\n#define SGLRDPLINT_S    22\n#define SGLRDPLINT_V(x) ((x) << SGLRDPLINT_S)\n#define SGLRDPLINT_F    SGLRDPLINT_V(1U)\n\n#define BLKWRCTLINT_S    21\n#define BLKWRCTLINT_V(x) ((x) << BLKWRCTLINT_S)\n#define BLKWRCTLINT_F    BLKWRCTLINT_V(1U)\n\n#define BLKRDCTLINT_S    20\n#define BLKRDCTLINT_V(x) ((x) << BLKRDCTLINT_S)\n#define BLKRDCTLINT_F    BLKRDCTLINT_V(1U)\n\n#define SGLWRCTLINT_S    19\n#define SGLWRCTLINT_V(x) ((x) << SGLWRCTLINT_S)\n#define SGLWRCTLINT_F    SGLWRCTLINT_V(1U)\n\n#define SGLRDCTLINT_S    18\n#define SGLRDCTLINT_V(x) ((x) << SGLRDCTLINT_S)\n#define SGLRDCTLINT_F    SGLRDCTLINT_V(1U)\n\n#define BLKWREEPROMINT_S    17\n#define BLKWREEPROMINT_V(x) ((x) << BLKWREEPROMINT_S)\n#define BLKWREEPROMINT_F    BLKWREEPROMINT_V(1U)\n\n#define BLKRDEEPROMINT_S    16\n#define BLKRDEEPROMINT_V(x) ((x) << BLKRDEEPROMINT_S)\n#define BLKRDEEPROMINT_F    BLKRDEEPROMINT_V(1U)\n\n#define SGLWREEPROMINT_S    15\n#define SGLWREEPROMINT_V(x) ((x) << SGLWREEPROMINT_S)\n#define SGLWREEPROMINT_F    SGLWREEPROMINT_V(1U)\n\n#define SGLRDEEPROMINT_S    14\n#define SGLRDEEPROMINT_V(x) ((x) << SGLRDEEPROMINT_S)\n#define SGLRDEEPROMINT_F    SGLRDEEPROMINT_V(1U)\n\n#define BLKWRFLASHINT_S    13\n#define BLKWRFLASHINT_V(x) ((x) << BLKWRFLASHINT_S)\n#define BLKWRFLASHINT_F    BLKWRFLASHINT_V(1U)\n\n#define BLKRDFLASHINT_S    12\n#define BLKRDFLASHINT_V(x) ((x) << BLKRDFLASHINT_S)\n#define BLKRDFLASHINT_F    BLKRDFLASHINT_V(1U)\n\n#define SGLWRFLASHINT_S    11\n#define SGLWRFLASHINT_V(x) ((x) << SGLWRFLASHINT_S)\n#define SGLWRFLASHINT_F    SGLWRFLASHINT_V(1U)\n\n#define SGLRDFLASHINT_S    10\n#define SGLRDFLASHINT_V(x) ((x) << SGLRDFLASHINT_S)\n#define SGLRDFLASHINT_F    SGLRDFLASHINT_V(1U)\n\n#define BLKWRBOOTINT_S    9\n#define BLKWRBOOTINT_V(x) ((x) << BLKWRBOOTINT_S)\n#define BLKWRBOOTINT_F    BLKWRBOOTINT_V(1U)\n\n#define BLKRDBOOTINT_S    8\n#define BLKRDBOOTINT_V(x) ((x) << BLKRDBOOTINT_S)\n#define BLKRDBOOTINT_F    BLKRDBOOTINT_V(1U)\n\n#define SGLWRBOOTINT_S    7\n#define SGLWRBOOTINT_V(x) ((x) << SGLWRBOOTINT_S)\n#define SGLWRBOOTINT_F    SGLWRBOOTINT_V(1U)\n\n#define SGLRDBOOTINT_S    6\n#define SGLRDBOOTINT_V(x) ((x) << SGLRDBOOTINT_S)\n#define SGLRDBOOTINT_F    SGLRDBOOTINT_V(1U)\n\n#define ILLWRBEINT_S    5\n#define ILLWRBEINT_V(x) ((x) << ILLWRBEINT_S)\n#define ILLWRBEINT_F    ILLWRBEINT_V(1U)\n\n#define ILLRDBEINT_S    4\n#define ILLRDBEINT_V(x) ((x) << ILLRDBEINT_S)\n#define ILLRDBEINT_F    ILLRDBEINT_V(1U)\n\n#define ILLRDINT_S    3\n#define ILLRDINT_V(x) ((x) << ILLRDINT_S)\n#define ILLRDINT_F    ILLRDINT_V(1U)\n\n#define ILLWRINT_S    2\n#define ILLWRINT_V(x) ((x) << ILLWRINT_S)\n#define ILLWRINT_F    ILLWRINT_V(1U)\n\n#define ILLTRANSINT_S    1\n#define ILLTRANSINT_V(x) ((x) << ILLTRANSINT_S)\n#define ILLTRANSINT_F    ILLTRANSINT_V(1U)\n\n#define RSVDSPACEINT_S    0\n#define RSVDSPACEINT_V(x) ((x) << RSVDSPACEINT_S)\n#define RSVDSPACEINT_F    RSVDSPACEINT_V(1U)\n\n \n#define DBGLAWHLF_S    23\n#define DBGLAWHLF_V(x) ((x) << DBGLAWHLF_S)\n#define DBGLAWHLF_F    DBGLAWHLF_V(1U)\n\n#define DBGLAWPTR_S    16\n#define DBGLAWPTR_M    0x7fU\n#define DBGLAWPTR_G(x) (((x) >> DBGLAWPTR_S) & DBGLAWPTR_M)\n\n#define DBGLAENABLE_S    12\n#define DBGLAENABLE_V(x) ((x) << DBGLAENABLE_S)\n#define DBGLAENABLE_F    DBGLAENABLE_V(1U)\n\n#define DBGLARPTR_S    0\n#define DBGLARPTR_M    0x7fU\n#define DBGLARPTR_V(x) ((x) << DBGLARPTR_S)\n\n#define CRXPKTENC_S    3\n#define CRXPKTENC_V(x) ((x) << CRXPKTENC_S)\n#define CRXPKTENC_F    CRXPKTENC_V(1U)\n\n#define TP_DBG_LA_DATAL_A\t0x7ed8\n#define TP_DBG_LA_CONFIG_A\t0x7ed4\n#define TP_OUT_CONFIG_A\t\t0x7d04\n#define TP_GLOBAL_CONFIG_A\t0x7d08\n\n#define ACTIVEFILTERCOUNTS_S    22\n#define ACTIVEFILTERCOUNTS_V(x) ((x) << ACTIVEFILTERCOUNTS_S)\n#define ACTIVEFILTERCOUNTS_F    ACTIVEFILTERCOUNTS_V(1U)\n\n#define TP_CMM_TCB_BASE_A 0x7d10\n#define TP_CMM_MM_BASE_A 0x7d14\n#define TP_CMM_TIMER_BASE_A 0x7d18\n#define TP_PMM_TX_BASE_A 0x7d20\n#define TP_PMM_RX_BASE_A 0x7d28\n#define TP_PMM_RX_PAGE_SIZE_A 0x7d2c\n#define TP_PMM_RX_MAX_PAGE_A 0x7d30\n#define TP_PMM_TX_PAGE_SIZE_A 0x7d34\n#define TP_PMM_TX_MAX_PAGE_A 0x7d38\n#define TP_CMM_MM_MAX_PSTRUCT_A 0x7e6c\n\n#define PMRXNUMCHN_S    31\n#define PMRXNUMCHN_V(x) ((x) << PMRXNUMCHN_S)\n#define PMRXNUMCHN_F    PMRXNUMCHN_V(1U)\n\n#define PMTXNUMCHN_S    30\n#define PMTXNUMCHN_M    0x3U\n#define PMTXNUMCHN_G(x) (((x) >> PMTXNUMCHN_S) & PMTXNUMCHN_M)\n\n#define PMTXMAXPAGE_S    0\n#define PMTXMAXPAGE_M    0x1fffffU\n#define PMTXMAXPAGE_G(x) (((x) >> PMTXMAXPAGE_S) & PMTXMAXPAGE_M)\n\n#define PMRXMAXPAGE_S    0\n#define PMRXMAXPAGE_M    0x1fffffU\n#define PMRXMAXPAGE_G(x) (((x) >> PMRXMAXPAGE_S) & PMRXMAXPAGE_M)\n\n#define DBGLAMODE_S\t14\n#define DBGLAMODE_M\t0x3U\n#define DBGLAMODE_G(x)\t(((x) >> DBGLAMODE_S) & DBGLAMODE_M)\n\n#define FIVETUPLELOOKUP_S    17\n#define FIVETUPLELOOKUP_M    0x3U\n#define FIVETUPLELOOKUP_V(x) ((x) << FIVETUPLELOOKUP_S)\n#define FIVETUPLELOOKUP_G(x) (((x) >> FIVETUPLELOOKUP_S) & FIVETUPLELOOKUP_M)\n\n#define TP_PARA_REG2_A 0x7d68\n\n#define MAXRXDATA_S    16\n#define MAXRXDATA_M    0xffffU\n#define MAXRXDATA_G(x) (((x) >> MAXRXDATA_S) & MAXRXDATA_M)\n\n#define TP_TIMER_RESOLUTION_A 0x7d90\n\n#define TIMERRESOLUTION_S    16\n#define TIMERRESOLUTION_M    0xffU\n#define TIMERRESOLUTION_G(x) (((x) >> TIMERRESOLUTION_S) & TIMERRESOLUTION_M)\n\n#define TIMESTAMPRESOLUTION_S    8\n#define TIMESTAMPRESOLUTION_M    0xffU\n#define TIMESTAMPRESOLUTION_G(x) \\\n\t(((x) >> TIMESTAMPRESOLUTION_S) & TIMESTAMPRESOLUTION_M)\n\n#define DELAYEDACKRESOLUTION_S    0\n#define DELAYEDACKRESOLUTION_M    0xffU\n#define DELAYEDACKRESOLUTION_G(x) \\\n\t(((x) >> DELAYEDACKRESOLUTION_S) & DELAYEDACKRESOLUTION_M)\n\n#define TP_SHIFT_CNT_A 0x7dc0\n#define TP_RXT_MIN_A 0x7d98\n#define TP_RXT_MAX_A 0x7d9c\n#define TP_PERS_MIN_A 0x7da0\n#define TP_PERS_MAX_A 0x7da4\n#define TP_KEEP_IDLE_A 0x7da8\n#define TP_KEEP_INTVL_A 0x7dac\n#define TP_INIT_SRTT_A 0x7db0\n#define TP_DACK_TIMER_A 0x7db4\n#define TP_FINWAIT2_TIMER_A 0x7db8\n\n#define INITSRTT_S    0\n#define INITSRTT_M    0xffffU\n#define INITSRTT_G(x) (((x) >> INITSRTT_S) & INITSRTT_M)\n\n#define PERSMAX_S    0\n#define PERSMAX_M    0x3fffffffU\n#define PERSMAX_V(x) ((x) << PERSMAX_S)\n#define PERSMAX_G(x) (((x) >> PERSMAX_S) & PERSMAX_M)\n\n#define SYNSHIFTMAX_S    24\n#define SYNSHIFTMAX_M    0xffU\n#define SYNSHIFTMAX_V(x) ((x) << SYNSHIFTMAX_S)\n#define SYNSHIFTMAX_G(x) (((x) >> SYNSHIFTMAX_S) & SYNSHIFTMAX_M)\n\n#define RXTSHIFTMAXR1_S    20\n#define RXTSHIFTMAXR1_M    0xfU\n#define RXTSHIFTMAXR1_V(x) ((x) << RXTSHIFTMAXR1_S)\n#define RXTSHIFTMAXR1_G(x) (((x) >> RXTSHIFTMAXR1_S) & RXTSHIFTMAXR1_M)\n\n#define RXTSHIFTMAXR2_S    16\n#define RXTSHIFTMAXR2_M    0xfU\n#define RXTSHIFTMAXR2_V(x) ((x) << RXTSHIFTMAXR2_S)\n#define RXTSHIFTMAXR2_G(x) (((x) >> RXTSHIFTMAXR2_S) & RXTSHIFTMAXR2_M)\n\n#define PERSHIFTBACKOFFMAX_S    12\n#define PERSHIFTBACKOFFMAX_M    0xfU\n#define PERSHIFTBACKOFFMAX_V(x) ((x) << PERSHIFTBACKOFFMAX_S)\n#define PERSHIFTBACKOFFMAX_G(x) \\\n\t(((x) >> PERSHIFTBACKOFFMAX_S) & PERSHIFTBACKOFFMAX_M)\n\n#define PERSHIFTMAX_S    8\n#define PERSHIFTMAX_M    0xfU\n#define PERSHIFTMAX_V(x) ((x) << PERSHIFTMAX_S)\n#define PERSHIFTMAX_G(x) (((x) >> PERSHIFTMAX_S) & PERSHIFTMAX_M)\n\n#define KEEPALIVEMAXR1_S    4\n#define KEEPALIVEMAXR1_M    0xfU\n#define KEEPALIVEMAXR1_V(x) ((x) << KEEPALIVEMAXR1_S)\n#define KEEPALIVEMAXR1_G(x) (((x) >> KEEPALIVEMAXR1_S) & KEEPALIVEMAXR1_M)\n\n#define KEEPALIVEMAXR2_S    0\n#define KEEPALIVEMAXR2_M    0xfU\n#define KEEPALIVEMAXR2_V(x) ((x) << KEEPALIVEMAXR2_S)\n#define KEEPALIVEMAXR2_G(x) (((x) >> KEEPALIVEMAXR2_S) & KEEPALIVEMAXR2_M)\n\n#define ROWINDEX_S    16\n#define ROWINDEX_V(x) ((x) << ROWINDEX_S)\n\n#define TP_CCTRL_TABLE_A\t0x7ddc\n#define TP_PACE_TABLE_A 0x7dd8\n#define TP_MTU_TABLE_A\t\t0x7de4\n\n#define MTUINDEX_S    24\n#define MTUINDEX_V(x) ((x) << MTUINDEX_S)\n\n#define MTUWIDTH_S    16\n#define MTUWIDTH_M    0xfU\n#define MTUWIDTH_V(x) ((x) << MTUWIDTH_S)\n#define MTUWIDTH_G(x) (((x) >> MTUWIDTH_S) & MTUWIDTH_M)\n\n#define MTUVALUE_S    0\n#define MTUVALUE_M    0x3fffU\n#define MTUVALUE_V(x) ((x) << MTUVALUE_S)\n#define MTUVALUE_G(x) (((x) >> MTUVALUE_S) & MTUVALUE_M)\n\n#define TP_RSS_LKP_TABLE_A\t0x7dec\n#define TP_CMM_MM_RX_FLST_BASE_A 0x7e60\n#define TP_CMM_MM_TX_FLST_BASE_A 0x7e64\n#define TP_CMM_MM_PS_FLST_BASE_A 0x7e68\n\n#define LKPTBLROWVLD_S    31\n#define LKPTBLROWVLD_V(x) ((x) << LKPTBLROWVLD_S)\n#define LKPTBLROWVLD_F    LKPTBLROWVLD_V(1U)\n\n#define LKPTBLQUEUE1_S    10\n#define LKPTBLQUEUE1_M    0x3ffU\n#define LKPTBLQUEUE1_G(x) (((x) >> LKPTBLQUEUE1_S) & LKPTBLQUEUE1_M)\n\n#define LKPTBLQUEUE0_S    0\n#define LKPTBLQUEUE0_M    0x3ffU\n#define LKPTBLQUEUE0_G(x) (((x) >> LKPTBLQUEUE0_S) & LKPTBLQUEUE0_M)\n\n#define TP_TM_PIO_ADDR_A 0x7e18\n#define TP_TM_PIO_DATA_A 0x7e1c\n#define TP_MOD_CONFIG_A 0x7e24\n\n#define TIMERMODE_S    8\n#define TIMERMODE_M    0xffU\n#define TIMERMODE_G(x) (((x) >> TIMERMODE_S) & TIMERMODE_M)\n\n#define TP_TX_MOD_Q1_Q0_TIMER_SEPARATOR_A 0x3\n#define TP_TX_MOD_Q1_Q0_RATE_LIMIT_A 0x8\n\n#define TP_PIO_ADDR_A\t0x7e40\n#define TP_PIO_DATA_A\t0x7e44\n#define TP_MIB_INDEX_A\t0x7e50\n#define TP_MIB_DATA_A\t0x7e54\n#define TP_INT_CAUSE_A\t0x7e74\n\n#define TP_FLM_FREE_PS_CNT_A 0x7e80\n#define TP_FLM_FREE_RX_CNT_A 0x7e84\n\n#define FREEPSTRUCTCOUNT_S    0\n#define FREEPSTRUCTCOUNT_M    0x1fffffU\n#define FREEPSTRUCTCOUNT_G(x) (((x) >> FREEPSTRUCTCOUNT_S) & FREEPSTRUCTCOUNT_M)\n\n#define FREERXPAGECOUNT_S    0\n#define FREERXPAGECOUNT_M    0x1fffffU\n#define FREERXPAGECOUNT_V(x) ((x) << FREERXPAGECOUNT_S)\n#define FREERXPAGECOUNT_G(x) (((x) >> FREERXPAGECOUNT_S) & FREERXPAGECOUNT_M)\n\n#define TP_FLM_FREE_TX_CNT_A 0x7e88\n\n#define FREETXPAGECOUNT_S    0\n#define FREETXPAGECOUNT_M    0x1fffffU\n#define FREETXPAGECOUNT_V(x) ((x) << FREETXPAGECOUNT_S)\n#define FREETXPAGECOUNT_G(x) (((x) >> FREETXPAGECOUNT_S) & FREETXPAGECOUNT_M)\n\n#define FLMTXFLSTEMPTY_S    30\n#define FLMTXFLSTEMPTY_V(x) ((x) << FLMTXFLSTEMPTY_S)\n#define FLMTXFLSTEMPTY_F    FLMTXFLSTEMPTY_V(1U)\n\n#define TP_TX_ORATE_A 0x7ebc\n\n#define OFDRATE3_S    24\n#define OFDRATE3_M    0xffU\n#define OFDRATE3_G(x) (((x) >> OFDRATE3_S) & OFDRATE3_M)\n\n#define OFDRATE2_S    16\n#define OFDRATE2_M    0xffU\n#define OFDRATE2_G(x) (((x) >> OFDRATE2_S) & OFDRATE2_M)\n\n#define OFDRATE1_S    8\n#define OFDRATE1_M    0xffU\n#define OFDRATE1_G(x) (((x) >> OFDRATE1_S) & OFDRATE1_M)\n\n#define OFDRATE0_S    0\n#define OFDRATE0_M    0xffU\n#define OFDRATE0_G(x) (((x) >> OFDRATE0_S) & OFDRATE0_M)\n\n#define TP_TX_TRATE_A 0x7ed0\n\n#define TNLRATE3_S    24\n#define TNLRATE3_M    0xffU\n#define TNLRATE3_G(x) (((x) >> TNLRATE3_S) & TNLRATE3_M)\n\n#define TNLRATE2_S    16\n#define TNLRATE2_M    0xffU\n#define TNLRATE2_G(x) (((x) >> TNLRATE2_S) & TNLRATE2_M)\n\n#define TNLRATE1_S    8\n#define TNLRATE1_M    0xffU\n#define TNLRATE1_G(x) (((x) >> TNLRATE1_S) & TNLRATE1_M)\n\n#define TNLRATE0_S    0\n#define TNLRATE0_M    0xffU\n#define TNLRATE0_G(x) (((x) >> TNLRATE0_S) & TNLRATE0_M)\n\n#define TP_VLAN_PRI_MAP_A 0x140\n\n#define FRAGMENTATION_S    9\n#define FRAGMENTATION_V(x) ((x) << FRAGMENTATION_S)\n#define FRAGMENTATION_F    FRAGMENTATION_V(1U)\n\n#define MPSHITTYPE_S    8\n#define MPSHITTYPE_V(x) ((x) << MPSHITTYPE_S)\n#define MPSHITTYPE_F    MPSHITTYPE_V(1U)\n\n#define MACMATCH_S    7\n#define MACMATCH_V(x) ((x) << MACMATCH_S)\n#define MACMATCH_F    MACMATCH_V(1U)\n\n#define ETHERTYPE_S    6\n#define ETHERTYPE_V(x) ((x) << ETHERTYPE_S)\n#define ETHERTYPE_F    ETHERTYPE_V(1U)\n\n#define PROTOCOL_S    5\n#define PROTOCOL_V(x) ((x) << PROTOCOL_S)\n#define PROTOCOL_F    PROTOCOL_V(1U)\n\n#define TOS_S    4\n#define TOS_V(x) ((x) << TOS_S)\n#define TOS_F    TOS_V(1U)\n\n#define VLAN_S    3\n#define VLAN_V(x) ((x) << VLAN_S)\n#define VLAN_F    VLAN_V(1U)\n\n#define VNIC_ID_S    2\n#define VNIC_ID_V(x) ((x) << VNIC_ID_S)\n#define VNIC_ID_F    VNIC_ID_V(1U)\n\n#define PORT_S    1\n#define PORT_V(x) ((x) << PORT_S)\n#define PORT_F    PORT_V(1U)\n\n#define FCOE_S    0\n#define FCOE_V(x) ((x) << FCOE_S)\n#define FCOE_F    FCOE_V(1U)\n\n#define FILTERMODE_S    15\n#define FILTERMODE_V(x) ((x) << FILTERMODE_S)\n#define FILTERMODE_F    FILTERMODE_V(1U)\n\n#define FCOEMASK_S    14\n#define FCOEMASK_V(x) ((x) << FCOEMASK_S)\n#define FCOEMASK_F    FCOEMASK_V(1U)\n\n#define TP_INGRESS_CONFIG_A\t0x141\n\n#define VNIC_S    11\n#define VNIC_V(x) ((x) << VNIC_S)\n#define VNIC_F    VNIC_V(1U)\n\n#define USE_ENC_IDX_S\t\t13\n#define USE_ENC_IDX_V(x)\t((x) << USE_ENC_IDX_S)\n#define USE_ENC_IDX_F\t\tUSE_ENC_IDX_V(1U)\n\n#define CSUM_HAS_PSEUDO_HDR_S    10\n#define CSUM_HAS_PSEUDO_HDR_V(x) ((x) << CSUM_HAS_PSEUDO_HDR_S)\n#define CSUM_HAS_PSEUDO_HDR_F    CSUM_HAS_PSEUDO_HDR_V(1U)\n\n#define TP_MIB_MAC_IN_ERR_0_A\t0x0\n#define TP_MIB_HDR_IN_ERR_0_A\t0x4\n#define TP_MIB_TCP_IN_ERR_0_A\t0x8\n#define TP_MIB_TCP_OUT_RST_A\t0xc\n#define TP_MIB_TCP_IN_SEG_HI_A\t0x10\n#define TP_MIB_TCP_IN_SEG_LO_A\t0x11\n#define TP_MIB_TCP_OUT_SEG_HI_A\t0x12\n#define TP_MIB_TCP_OUT_SEG_LO_A 0x13\n#define TP_MIB_TCP_RXT_SEG_HI_A\t0x14\n#define TP_MIB_TCP_RXT_SEG_LO_A\t0x15\n#define TP_MIB_TNL_CNG_DROP_0_A 0x18\n#define TP_MIB_OFD_CHN_DROP_0_A 0x1c\n#define TP_MIB_TCP_V6IN_ERR_0_A 0x28\n#define TP_MIB_TCP_V6OUT_RST_A\t0x2c\n#define TP_MIB_OFD_ARP_DROP_A\t0x36\n#define TP_MIB_CPL_IN_REQ_0_A\t0x38\n#define TP_MIB_CPL_OUT_RSP_0_A\t0x3c\n#define TP_MIB_TNL_DROP_0_A\t0x44\n#define TP_MIB_FCOE_DDP_0_A\t0x48\n#define TP_MIB_FCOE_DROP_0_A\t0x4c\n#define TP_MIB_FCOE_BYTE_0_HI_A\t0x50\n#define TP_MIB_OFD_VLN_DROP_0_A\t0x58\n#define TP_MIB_USM_PKTS_A\t0x5c\n#define TP_MIB_RQE_DFR_PKT_A\t0x64\n\n#define ULP_TX_INT_CAUSE_A\t0x8dcc\n#define ULP_TX_TPT_LLIMIT_A\t0x8dd4\n#define ULP_TX_TPT_ULIMIT_A\t0x8dd8\n#define ULP_TX_PBL_LLIMIT_A\t0x8ddc\n#define ULP_TX_PBL_ULIMIT_A\t0x8de0\n#define ULP_TX_ERR_TABLE_BASE_A 0x8e04\n\n#define PBL_BOUND_ERR_CH3_S    31\n#define PBL_BOUND_ERR_CH3_V(x) ((x) << PBL_BOUND_ERR_CH3_S)\n#define PBL_BOUND_ERR_CH3_F    PBL_BOUND_ERR_CH3_V(1U)\n\n#define PBL_BOUND_ERR_CH2_S    30\n#define PBL_BOUND_ERR_CH2_V(x) ((x) << PBL_BOUND_ERR_CH2_S)\n#define PBL_BOUND_ERR_CH2_F    PBL_BOUND_ERR_CH2_V(1U)\n\n#define PBL_BOUND_ERR_CH1_S    29\n#define PBL_BOUND_ERR_CH1_V(x) ((x) << PBL_BOUND_ERR_CH1_S)\n#define PBL_BOUND_ERR_CH1_F    PBL_BOUND_ERR_CH1_V(1U)\n\n#define PBL_BOUND_ERR_CH0_S    28\n#define PBL_BOUND_ERR_CH0_V(x) ((x) << PBL_BOUND_ERR_CH0_S)\n#define PBL_BOUND_ERR_CH0_F    PBL_BOUND_ERR_CH0_V(1U)\n\n#define PM_RX_INT_CAUSE_A\t0x8fdc\n#define PM_RX_STAT_CONFIG_A 0x8fc8\n#define PM_RX_STAT_COUNT_A 0x8fcc\n#define PM_RX_STAT_LSB_A 0x8fd0\n#define PM_RX_DBG_CTRL_A 0x8fd0\n#define PM_RX_DBG_DATA_A 0x8fd4\n#define PM_RX_DBG_STAT_MSB_A 0x10013\n\n#define PMRX_FRAMING_ERROR_F\t0x003ffff0U\n\n#define ZERO_E_CMD_ERROR_S    22\n#define ZERO_E_CMD_ERROR_V(x) ((x) << ZERO_E_CMD_ERROR_S)\n#define ZERO_E_CMD_ERROR_F    ZERO_E_CMD_ERROR_V(1U)\n\n#define OCSPI_PAR_ERROR_S    3\n#define OCSPI_PAR_ERROR_V(x) ((x) << OCSPI_PAR_ERROR_S)\n#define OCSPI_PAR_ERROR_F    OCSPI_PAR_ERROR_V(1U)\n\n#define DB_OPTIONS_PAR_ERROR_S    2\n#define DB_OPTIONS_PAR_ERROR_V(x) ((x) << DB_OPTIONS_PAR_ERROR_S)\n#define DB_OPTIONS_PAR_ERROR_F    DB_OPTIONS_PAR_ERROR_V(1U)\n\n#define IESPI_PAR_ERROR_S    1\n#define IESPI_PAR_ERROR_V(x) ((x) << IESPI_PAR_ERROR_S)\n#define IESPI_PAR_ERROR_F    IESPI_PAR_ERROR_V(1U)\n\n#define ULP_TX_LA_RDPTR_0_A 0x8ec0\n#define ULP_TX_LA_RDDATA_0_A 0x8ec4\n#define ULP_TX_LA_WRPTR_0_A 0x8ec8\n#define ULP_TX_ASIC_DEBUG_CTRL_A 0x8f70\n\n#define ULP_TX_ASIC_DEBUG_0_A 0x8f74\n#define ULP_TX_ASIC_DEBUG_1_A 0x8f78\n#define ULP_TX_ASIC_DEBUG_2_A 0x8f7c\n#define ULP_TX_ASIC_DEBUG_3_A 0x8f80\n#define ULP_TX_ASIC_DEBUG_4_A 0x8f84\n\n \n#define PM_RX_BASE_ADDR 0x8fc0\n\n#define PMRX_E_PCMD_PAR_ERROR_S    0\n#define PMRX_E_PCMD_PAR_ERROR_V(x) ((x) << PMRX_E_PCMD_PAR_ERROR_S)\n#define PMRX_E_PCMD_PAR_ERROR_F    PMRX_E_PCMD_PAR_ERROR_V(1U)\n\n#define PM_TX_INT_CAUSE_A\t0x8ffc\n#define PM_TX_STAT_CONFIG_A 0x8fe8\n#define PM_TX_STAT_COUNT_A 0x8fec\n#define PM_TX_STAT_LSB_A 0x8ff0\n#define PM_TX_DBG_CTRL_A 0x8ff0\n#define PM_TX_DBG_DATA_A 0x8ff4\n#define PM_TX_DBG_STAT_MSB_A 0x1001a\n\n#define PCMD_LEN_OVFL0_S    31\n#define PCMD_LEN_OVFL0_V(x) ((x) << PCMD_LEN_OVFL0_S)\n#define PCMD_LEN_OVFL0_F    PCMD_LEN_OVFL0_V(1U)\n\n#define PCMD_LEN_OVFL1_S    30\n#define PCMD_LEN_OVFL1_V(x) ((x) << PCMD_LEN_OVFL1_S)\n#define PCMD_LEN_OVFL1_F    PCMD_LEN_OVFL1_V(1U)\n\n#define PCMD_LEN_OVFL2_S    29\n#define PCMD_LEN_OVFL2_V(x) ((x) << PCMD_LEN_OVFL2_S)\n#define PCMD_LEN_OVFL2_F    PCMD_LEN_OVFL2_V(1U)\n\n#define ZERO_C_CMD_ERROR_S    28\n#define ZERO_C_CMD_ERROR_V(x) ((x) << ZERO_C_CMD_ERROR_S)\n#define ZERO_C_CMD_ERROR_F    ZERO_C_CMD_ERROR_V(1U)\n\n#define  PMTX_FRAMING_ERROR_F 0x0ffffff0U\n\n#define OESPI_PAR_ERROR_S    3\n#define OESPI_PAR_ERROR_V(x) ((x) << OESPI_PAR_ERROR_S)\n#define OESPI_PAR_ERROR_F    OESPI_PAR_ERROR_V(1U)\n\n#define ICSPI_PAR_ERROR_S    1\n#define ICSPI_PAR_ERROR_V(x) ((x) << ICSPI_PAR_ERROR_S)\n#define ICSPI_PAR_ERROR_F    ICSPI_PAR_ERROR_V(1U)\n\n#define PMTX_C_PCMD_PAR_ERROR_S    0\n#define PMTX_C_PCMD_PAR_ERROR_V(x) ((x) << PMTX_C_PCMD_PAR_ERROR_S)\n#define PMTX_C_PCMD_PAR_ERROR_F    PMTX_C_PCMD_PAR_ERROR_V(1U)\n\n#define MPS_PORT_STAT_TX_PORT_BYTES_L 0x400\n#define MPS_PORT_STAT_TX_PORT_BYTES_H 0x404\n#define MPS_PORT_STAT_TX_PORT_FRAMES_L 0x408\n#define MPS_PORT_STAT_TX_PORT_FRAMES_H 0x40c\n#define MPS_PORT_STAT_TX_PORT_BCAST_L 0x410\n#define MPS_PORT_STAT_TX_PORT_BCAST_H 0x414\n#define MPS_PORT_STAT_TX_PORT_MCAST_L 0x418\n#define MPS_PORT_STAT_TX_PORT_MCAST_H 0x41c\n#define MPS_PORT_STAT_TX_PORT_UCAST_L 0x420\n#define MPS_PORT_STAT_TX_PORT_UCAST_H 0x424\n#define MPS_PORT_STAT_TX_PORT_ERROR_L 0x428\n#define MPS_PORT_STAT_TX_PORT_ERROR_H 0x42c\n#define MPS_PORT_STAT_TX_PORT_64B_L 0x430\n#define MPS_PORT_STAT_TX_PORT_64B_H 0x434\n#define MPS_PORT_STAT_TX_PORT_65B_127B_L 0x438\n#define MPS_PORT_STAT_TX_PORT_65B_127B_H 0x43c\n#define MPS_PORT_STAT_TX_PORT_128B_255B_L 0x440\n#define MPS_PORT_STAT_TX_PORT_128B_255B_H 0x444\n#define MPS_PORT_STAT_TX_PORT_256B_511B_L 0x448\n#define MPS_PORT_STAT_TX_PORT_256B_511B_H 0x44c\n#define MPS_PORT_STAT_TX_PORT_512B_1023B_L 0x450\n#define MPS_PORT_STAT_TX_PORT_512B_1023B_H 0x454\n#define MPS_PORT_STAT_TX_PORT_1024B_1518B_L 0x458\n#define MPS_PORT_STAT_TX_PORT_1024B_1518B_H 0x45c\n#define MPS_PORT_STAT_TX_PORT_1519B_MAX_L 0x460\n#define MPS_PORT_STAT_TX_PORT_1519B_MAX_H 0x464\n#define MPS_PORT_STAT_TX_PORT_DROP_L 0x468\n#define MPS_PORT_STAT_TX_PORT_DROP_H 0x46c\n#define MPS_PORT_STAT_TX_PORT_PAUSE_L 0x470\n#define MPS_PORT_STAT_TX_PORT_PAUSE_H 0x474\n#define MPS_PORT_STAT_TX_PORT_PPP0_L 0x478\n#define MPS_PORT_STAT_TX_PORT_PPP0_H 0x47c\n#define MPS_PORT_STAT_TX_PORT_PPP1_L 0x480\n#define MPS_PORT_STAT_TX_PORT_PPP1_H 0x484\n#define MPS_PORT_STAT_TX_PORT_PPP2_L 0x488\n#define MPS_PORT_STAT_TX_PORT_PPP2_H 0x48c\n#define MPS_PORT_STAT_TX_PORT_PPP3_L 0x490\n#define MPS_PORT_STAT_TX_PORT_PPP3_H 0x494\n#define MPS_PORT_STAT_TX_PORT_PPP4_L 0x498\n#define MPS_PORT_STAT_TX_PORT_PPP4_H 0x49c\n#define MPS_PORT_STAT_TX_PORT_PPP5_L 0x4a0\n#define MPS_PORT_STAT_TX_PORT_PPP5_H 0x4a4\n#define MPS_PORT_STAT_TX_PORT_PPP6_L 0x4a8\n#define MPS_PORT_STAT_TX_PORT_PPP6_H 0x4ac\n#define MPS_PORT_STAT_TX_PORT_PPP7_L 0x4b0\n#define MPS_PORT_STAT_TX_PORT_PPP7_H 0x4b4\n#define MPS_PORT_STAT_LB_PORT_BYTES_L 0x4c0\n#define MPS_PORT_STAT_LB_PORT_BYTES_H 0x4c4\n#define MPS_PORT_STAT_LB_PORT_FRAMES_L 0x4c8\n#define MPS_PORT_STAT_LB_PORT_FRAMES_H 0x4cc\n#define MPS_PORT_STAT_LB_PORT_BCAST_L 0x4d0\n#define MPS_PORT_STAT_LB_PORT_BCAST_H 0x4d4\n#define MPS_PORT_STAT_LB_PORT_MCAST_L 0x4d8\n#define MPS_PORT_STAT_LB_PORT_MCAST_H 0x4dc\n#define MPS_PORT_STAT_LB_PORT_UCAST_L 0x4e0\n#define MPS_PORT_STAT_LB_PORT_UCAST_H 0x4e4\n#define MPS_PORT_STAT_LB_PORT_ERROR_L 0x4e8\n#define MPS_PORT_STAT_LB_PORT_ERROR_H 0x4ec\n#define MPS_PORT_STAT_LB_PORT_64B_L 0x4f0\n#define MPS_PORT_STAT_LB_PORT_64B_H 0x4f4\n#define MPS_PORT_STAT_LB_PORT_65B_127B_L 0x4f8\n#define MPS_PORT_STAT_LB_PORT_65B_127B_H 0x4fc\n#define MPS_PORT_STAT_LB_PORT_128B_255B_L 0x500\n#define MPS_PORT_STAT_LB_PORT_128B_255B_H 0x504\n#define MPS_PORT_STAT_LB_PORT_256B_511B_L 0x508\n#define MPS_PORT_STAT_LB_PORT_256B_511B_H 0x50c\n#define MPS_PORT_STAT_LB_PORT_512B_1023B_L 0x510\n#define MPS_PORT_STAT_LB_PORT_512B_1023B_H 0x514\n#define MPS_PORT_STAT_LB_PORT_1024B_1518B_L 0x518\n#define MPS_PORT_STAT_LB_PORT_1024B_1518B_H 0x51c\n#define MPS_PORT_STAT_LB_PORT_1519B_MAX_L 0x520\n#define MPS_PORT_STAT_LB_PORT_1519B_MAX_H 0x524\n#define MPS_PORT_STAT_LB_PORT_DROP_FRAMES 0x528\n#define MPS_PORT_STAT_LB_PORT_DROP_FRAMES_L 0x528\n#define MPS_PORT_STAT_RX_PORT_BYTES_L 0x540\n#define MPS_PORT_STAT_RX_PORT_BYTES_H 0x544\n#define MPS_PORT_STAT_RX_PORT_FRAMES_L 0x548\n#define MPS_PORT_STAT_RX_PORT_FRAMES_H 0x54c\n#define MPS_PORT_STAT_RX_PORT_BCAST_L 0x550\n#define MPS_PORT_STAT_RX_PORT_BCAST_H 0x554\n#define MPS_PORT_STAT_RX_PORT_MCAST_L 0x558\n#define MPS_PORT_STAT_RX_PORT_MCAST_H 0x55c\n#define MPS_PORT_STAT_RX_PORT_UCAST_L 0x560\n#define MPS_PORT_STAT_RX_PORT_UCAST_H 0x564\n#define MPS_PORT_STAT_RX_PORT_MTU_ERROR_L 0x568\n#define MPS_PORT_STAT_RX_PORT_MTU_ERROR_H 0x56c\n#define MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L 0x570\n#define MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H 0x574\n#define MPS_PORT_STAT_RX_PORT_CRC_ERROR_L 0x578\n#define MPS_PORT_STAT_RX_PORT_CRC_ERROR_H 0x57c\n#define MPS_PORT_STAT_RX_PORT_LEN_ERROR_L 0x580\n#define MPS_PORT_STAT_RX_PORT_LEN_ERROR_H 0x584\n#define MPS_PORT_STAT_RX_PORT_SYM_ERROR_L 0x588\n#define MPS_PORT_STAT_RX_PORT_SYM_ERROR_H 0x58c\n#define MPS_PORT_STAT_RX_PORT_64B_L 0x590\n#define MPS_PORT_STAT_RX_PORT_64B_H 0x594\n#define MPS_PORT_STAT_RX_PORT_65B_127B_L 0x598\n#define MPS_PORT_STAT_RX_PORT_65B_127B_H 0x59c\n#define MPS_PORT_STAT_RX_PORT_128B_255B_L 0x5a0\n#define MPS_PORT_STAT_RX_PORT_128B_255B_H 0x5a4\n#define MPS_PORT_STAT_RX_PORT_256B_511B_L 0x5a8\n#define MPS_PORT_STAT_RX_PORT_256B_511B_H 0x5ac\n#define MPS_PORT_STAT_RX_PORT_512B_1023B_L 0x5b0\n#define MPS_PORT_STAT_RX_PORT_512B_1023B_H 0x5b4\n#define MPS_PORT_STAT_RX_PORT_1024B_1518B_L 0x5b8\n#define MPS_PORT_STAT_RX_PORT_1024B_1518B_H 0x5bc\n#define MPS_PORT_STAT_RX_PORT_1519B_MAX_L 0x5c0\n#define MPS_PORT_STAT_RX_PORT_1519B_MAX_H 0x5c4\n#define MPS_PORT_STAT_RX_PORT_PAUSE_L 0x5c8\n#define MPS_PORT_STAT_RX_PORT_PAUSE_H 0x5cc\n#define MPS_PORT_STAT_RX_PORT_PPP0_L 0x5d0\n#define MPS_PORT_STAT_RX_PORT_PPP0_H 0x5d4\n#define MPS_PORT_STAT_RX_PORT_PPP1_L 0x5d8\n#define MPS_PORT_STAT_RX_PORT_PPP1_H 0x5dc\n#define MPS_PORT_STAT_RX_PORT_PPP2_L 0x5e0\n#define MPS_PORT_STAT_RX_PORT_PPP2_H 0x5e4\n#define MPS_PORT_STAT_RX_PORT_PPP3_L 0x5e8\n#define MPS_PORT_STAT_RX_PORT_PPP3_H 0x5ec\n#define MPS_PORT_STAT_RX_PORT_PPP4_L 0x5f0\n#define MPS_PORT_STAT_RX_PORT_PPP4_H 0x5f4\n#define MPS_PORT_STAT_RX_PORT_PPP5_L 0x5f8\n#define MPS_PORT_STAT_RX_PORT_PPP5_H 0x5fc\n#define MPS_PORT_STAT_RX_PORT_PPP6_L 0x600\n#define MPS_PORT_STAT_RX_PORT_PPP6_H 0x604\n#define MPS_PORT_STAT_RX_PORT_PPP7_L 0x608\n#define MPS_PORT_STAT_RX_PORT_PPP7_H 0x60c\n#define MPS_PORT_STAT_RX_PORT_LESS_64B_L 0x610\n#define MPS_PORT_STAT_RX_PORT_LESS_64B_H 0x614\n#define MAC_PORT_MAGIC_MACID_LO 0x824\n#define MAC_PORT_MAGIC_MACID_HI 0x828\n#define MAC_PORT_TX_TS_VAL_LO   0x928\n#define MAC_PORT_TX_TS_VAL_HI   0x92c\n\n#define MAC_PORT_EPIO_DATA0_A 0x8c0\n#define MAC_PORT_EPIO_DATA1_A 0x8c4\n#define MAC_PORT_EPIO_DATA2_A 0x8c8\n#define MAC_PORT_EPIO_DATA3_A 0x8cc\n#define MAC_PORT_EPIO_OP_A 0x8d0\n\n#define MAC_PORT_CFG2_A 0x818\n\n#define MAC_PORT_PTP_SUM_LO_A 0x990\n#define MAC_PORT_PTP_SUM_HI_A 0x994\n\n#define MPS_CMN_CTL_A\t0x9000\n\n#define COUNTPAUSEMCRX_S    5\n#define COUNTPAUSEMCRX_V(x) ((x) << COUNTPAUSEMCRX_S)\n#define COUNTPAUSEMCRX_F    COUNTPAUSEMCRX_V(1U)\n\n#define COUNTPAUSESTATRX_S    4\n#define COUNTPAUSESTATRX_V(x) ((x) << COUNTPAUSESTATRX_S)\n#define COUNTPAUSESTATRX_F    COUNTPAUSESTATRX_V(1U)\n\n#define COUNTPAUSEMCTX_S    3\n#define COUNTPAUSEMCTX_V(x) ((x) << COUNTPAUSEMCTX_S)\n#define COUNTPAUSEMCTX_F    COUNTPAUSEMCTX_V(1U)\n\n#define COUNTPAUSESTATTX_S    2\n#define COUNTPAUSESTATTX_V(x) ((x) << COUNTPAUSESTATTX_S)\n#define COUNTPAUSESTATTX_F    COUNTPAUSESTATTX_V(1U)\n\n#define NUMPORTS_S    0\n#define NUMPORTS_M    0x3U\n#define NUMPORTS_G(x) (((x) >> NUMPORTS_S) & NUMPORTS_M)\n\n#define MPS_INT_CAUSE_A 0x9008\n#define MPS_TX_INT_CAUSE_A 0x9408\n#define MPS_STAT_CTL_A 0x9600\n\n#define FRMERR_S    15\n#define FRMERR_V(x) ((x) << FRMERR_S)\n#define FRMERR_F    FRMERR_V(1U)\n\n#define SECNTERR_S    14\n#define SECNTERR_V(x) ((x) << SECNTERR_S)\n#define SECNTERR_F    SECNTERR_V(1U)\n\n#define BUBBLE_S    13\n#define BUBBLE_V(x) ((x) << BUBBLE_S)\n#define BUBBLE_F    BUBBLE_V(1U)\n\n#define TXDESCFIFO_S    9\n#define TXDESCFIFO_M    0xfU\n#define TXDESCFIFO_V(x) ((x) << TXDESCFIFO_S)\n\n#define TXDATAFIFO_S    5\n#define TXDATAFIFO_M    0xfU\n#define TXDATAFIFO_V(x) ((x) << TXDATAFIFO_S)\n\n#define NCSIFIFO_S    4\n#define NCSIFIFO_V(x) ((x) << NCSIFIFO_S)\n#define NCSIFIFO_F    NCSIFIFO_V(1U)\n\n#define TPFIFO_S    0\n#define TPFIFO_M    0xfU\n#define TPFIFO_V(x) ((x) << TPFIFO_S)\n\n#define MPS_STAT_PERR_INT_CAUSE_SRAM_A\t\t0x9614\n#define MPS_STAT_PERR_INT_CAUSE_TX_FIFO_A\t0x9620\n#define MPS_STAT_PERR_INT_CAUSE_RX_FIFO_A\t0x962c\n\n#define MPS_STAT_RX_BG_0_MAC_DROP_FRAME_L 0x9640\n#define MPS_STAT_RX_BG_0_MAC_DROP_FRAME_H 0x9644\n#define MPS_STAT_RX_BG_1_MAC_DROP_FRAME_L 0x9648\n#define MPS_STAT_RX_BG_1_MAC_DROP_FRAME_H 0x964c\n#define MPS_STAT_RX_BG_2_MAC_DROP_FRAME_L 0x9650\n#define MPS_STAT_RX_BG_2_MAC_DROP_FRAME_H 0x9654\n#define MPS_STAT_RX_BG_3_MAC_DROP_FRAME_L 0x9658\n#define MPS_STAT_RX_BG_3_MAC_DROP_FRAME_H 0x965c\n#define MPS_STAT_RX_BG_0_LB_DROP_FRAME_L 0x9660\n#define MPS_STAT_RX_BG_0_LB_DROP_FRAME_H 0x9664\n#define MPS_STAT_RX_BG_1_LB_DROP_FRAME_L 0x9668\n#define MPS_STAT_RX_BG_1_LB_DROP_FRAME_H 0x966c\n#define MPS_STAT_RX_BG_2_LB_DROP_FRAME_L 0x9670\n#define MPS_STAT_RX_BG_2_LB_DROP_FRAME_H 0x9674\n#define MPS_STAT_RX_BG_3_LB_DROP_FRAME_L 0x9678\n#define MPS_STAT_RX_BG_3_LB_DROP_FRAME_H 0x967c\n#define MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_L 0x9680\n#define MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_H 0x9684\n#define MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_L 0x9688\n#define MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_H 0x968c\n#define MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_L 0x9690\n#define MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_H 0x9694\n#define MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_L 0x9698\n#define MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_H 0x969c\n#define MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_L 0x96a0\n#define MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_H 0x96a4\n#define MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_L 0x96a8\n#define MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_H 0x96ac\n#define MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_L 0x96b0\n#define MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_H 0x96b4\n#define MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_L 0x96b8\n#define MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_H 0x96bc\n\n#define MPS_TRC_CFG_A 0x9800\n\n#define TRCFIFOEMPTY_S    4\n#define TRCFIFOEMPTY_V(x) ((x) << TRCFIFOEMPTY_S)\n#define TRCFIFOEMPTY_F    TRCFIFOEMPTY_V(1U)\n\n#define TRCIGNOREDROPINPUT_S    3\n#define TRCIGNOREDROPINPUT_V(x) ((x) << TRCIGNOREDROPINPUT_S)\n#define TRCIGNOREDROPINPUT_F    TRCIGNOREDROPINPUT_V(1U)\n\n#define TRCKEEPDUPLICATES_S    2\n#define TRCKEEPDUPLICATES_V(x) ((x) << TRCKEEPDUPLICATES_S)\n#define TRCKEEPDUPLICATES_F    TRCKEEPDUPLICATES_V(1U)\n\n#define TRCEN_S    1\n#define TRCEN_V(x) ((x) << TRCEN_S)\n#define TRCEN_F    TRCEN_V(1U)\n\n#define TRCMULTIFILTER_S    0\n#define TRCMULTIFILTER_V(x) ((x) << TRCMULTIFILTER_S)\n#define TRCMULTIFILTER_F    TRCMULTIFILTER_V(1U)\n\n#define MPS_TRC_RSS_CONTROL_A\t\t0x9808\n#define MPS_TRC_FILTER1_RSS_CONTROL_A\t0x9ff4\n#define MPS_TRC_FILTER2_RSS_CONTROL_A\t0x9ffc\n#define MPS_TRC_FILTER3_RSS_CONTROL_A\t0xa004\n#define MPS_T5_TRC_RSS_CONTROL_A\t0xa00c\n\n#define RSSCONTROL_S    16\n#define RSSCONTROL_V(x) ((x) << RSSCONTROL_S)\n\n#define QUEUENUMBER_S    0\n#define QUEUENUMBER_V(x) ((x) << QUEUENUMBER_S)\n\n#define TFINVERTMATCH_S    24\n#define TFINVERTMATCH_V(x) ((x) << TFINVERTMATCH_S)\n#define TFINVERTMATCH_F    TFINVERTMATCH_V(1U)\n\n#define TFEN_S    22\n#define TFEN_V(x) ((x) << TFEN_S)\n#define TFEN_F    TFEN_V(1U)\n\n#define TFPORT_S    18\n#define TFPORT_M    0xfU\n#define TFPORT_V(x) ((x) << TFPORT_S)\n#define TFPORT_G(x) (((x) >> TFPORT_S) & TFPORT_M)\n\n#define TFLENGTH_S    8\n#define TFLENGTH_M    0x1fU\n#define TFLENGTH_V(x) ((x) << TFLENGTH_S)\n#define TFLENGTH_G(x) (((x) >> TFLENGTH_S) & TFLENGTH_M)\n\n#define TFOFFSET_S    0\n#define TFOFFSET_M    0x1fU\n#define TFOFFSET_V(x) ((x) << TFOFFSET_S)\n#define TFOFFSET_G(x) (((x) >> TFOFFSET_S) & TFOFFSET_M)\n\n#define T5_TFINVERTMATCH_S    25\n#define T5_TFINVERTMATCH_V(x) ((x) << T5_TFINVERTMATCH_S)\n#define T5_TFINVERTMATCH_F    T5_TFINVERTMATCH_V(1U)\n\n#define T5_TFEN_S    23\n#define T5_TFEN_V(x) ((x) << T5_TFEN_S)\n#define T5_TFEN_F    T5_TFEN_V(1U)\n\n#define T5_TFPORT_S    18\n#define T5_TFPORT_M    0x1fU\n#define T5_TFPORT_V(x) ((x) << T5_TFPORT_S)\n#define T5_TFPORT_G(x) (((x) >> T5_TFPORT_S) & T5_TFPORT_M)\n\n#define MPS_TRC_FILTER_MATCH_CTL_A_A 0x9810\n#define MPS_TRC_FILTER_MATCH_CTL_B_A 0x9820\n\n#define TFMINPKTSIZE_S    16\n#define TFMINPKTSIZE_M    0x1ffU\n#define TFMINPKTSIZE_V(x) ((x) << TFMINPKTSIZE_S)\n#define TFMINPKTSIZE_G(x) (((x) >> TFMINPKTSIZE_S) & TFMINPKTSIZE_M)\n\n#define TFCAPTUREMAX_S    0\n#define TFCAPTUREMAX_M    0x3fffU\n#define TFCAPTUREMAX_V(x) ((x) << TFCAPTUREMAX_S)\n#define TFCAPTUREMAX_G(x) (((x) >> TFCAPTUREMAX_S) & TFCAPTUREMAX_M)\n\n#define MPS_TRC_FILTER0_MATCH_A 0x9c00\n#define MPS_TRC_FILTER0_DONT_CARE_A 0x9c80\n#define MPS_TRC_FILTER1_MATCH_A 0x9d00\n\n#define TP_RSS_CONFIG_A 0x7df0\n\n#define TNL4TUPENIPV6_S    31\n#define TNL4TUPENIPV6_V(x) ((x) << TNL4TUPENIPV6_S)\n#define TNL4TUPENIPV6_F    TNL4TUPENIPV6_V(1U)\n\n#define TNL2TUPENIPV6_S    30\n#define TNL2TUPENIPV6_V(x) ((x) << TNL2TUPENIPV6_S)\n#define TNL2TUPENIPV6_F    TNL2TUPENIPV6_V(1U)\n\n#define TNL4TUPENIPV4_S    29\n#define TNL4TUPENIPV4_V(x) ((x) << TNL4TUPENIPV4_S)\n#define TNL4TUPENIPV4_F    TNL4TUPENIPV4_V(1U)\n\n#define TNL2TUPENIPV4_S    28\n#define TNL2TUPENIPV4_V(x) ((x) << TNL2TUPENIPV4_S)\n#define TNL2TUPENIPV4_F    TNL2TUPENIPV4_V(1U)\n\n#define TNLTCPSEL_S    27\n#define TNLTCPSEL_V(x) ((x) << TNLTCPSEL_S)\n#define TNLTCPSEL_F    TNLTCPSEL_V(1U)\n\n#define TNLIP6SEL_S    26\n#define TNLIP6SEL_V(x) ((x) << TNLIP6SEL_S)\n#define TNLIP6SEL_F    TNLIP6SEL_V(1U)\n\n#define TNLVRTSEL_S    25\n#define TNLVRTSEL_V(x) ((x) << TNLVRTSEL_S)\n#define TNLVRTSEL_F    TNLVRTSEL_V(1U)\n\n#define TNLMAPEN_S    24\n#define TNLMAPEN_V(x) ((x) << TNLMAPEN_S)\n#define TNLMAPEN_F    TNLMAPEN_V(1U)\n\n#define OFDHASHSAVE_S    19\n#define OFDHASHSAVE_V(x) ((x) << OFDHASHSAVE_S)\n#define OFDHASHSAVE_F    OFDHASHSAVE_V(1U)\n\n#define OFDVRTSEL_S    18\n#define OFDVRTSEL_V(x) ((x) << OFDVRTSEL_S)\n#define OFDVRTSEL_F    OFDVRTSEL_V(1U)\n\n#define OFDMAPEN_S    17\n#define OFDMAPEN_V(x) ((x) << OFDMAPEN_S)\n#define OFDMAPEN_F    OFDMAPEN_V(1U)\n\n#define OFDLKPEN_S    16\n#define OFDLKPEN_V(x) ((x) << OFDLKPEN_S)\n#define OFDLKPEN_F    OFDLKPEN_V(1U)\n\n#define SYN4TUPENIPV6_S    15\n#define SYN4TUPENIPV6_V(x) ((x) << SYN4TUPENIPV6_S)\n#define SYN4TUPENIPV6_F    SYN4TUPENIPV6_V(1U)\n\n#define SYN2TUPENIPV6_S    14\n#define SYN2TUPENIPV6_V(x) ((x) << SYN2TUPENIPV6_S)\n#define SYN2TUPENIPV6_F    SYN2TUPENIPV6_V(1U)\n\n#define SYN4TUPENIPV4_S    13\n#define SYN4TUPENIPV4_V(x) ((x) << SYN4TUPENIPV4_S)\n#define SYN4TUPENIPV4_F    SYN4TUPENIPV4_V(1U)\n\n#define SYN2TUPENIPV4_S    12\n#define SYN2TUPENIPV4_V(x) ((x) << SYN2TUPENIPV4_S)\n#define SYN2TUPENIPV4_F    SYN2TUPENIPV4_V(1U)\n\n#define SYNIP6SEL_S    11\n#define SYNIP6SEL_V(x) ((x) << SYNIP6SEL_S)\n#define SYNIP6SEL_F    SYNIP6SEL_V(1U)\n\n#define SYNVRTSEL_S    10\n#define SYNVRTSEL_V(x) ((x) << SYNVRTSEL_S)\n#define SYNVRTSEL_F    SYNVRTSEL_V(1U)\n\n#define SYNMAPEN_S    9\n#define SYNMAPEN_V(x) ((x) << SYNMAPEN_S)\n#define SYNMAPEN_F    SYNMAPEN_V(1U)\n\n#define SYNLKPEN_S    8\n#define SYNLKPEN_V(x) ((x) << SYNLKPEN_S)\n#define SYNLKPEN_F    SYNLKPEN_V(1U)\n\n#define CHANNELENABLE_S    7\n#define CHANNELENABLE_V(x) ((x) << CHANNELENABLE_S)\n#define CHANNELENABLE_F    CHANNELENABLE_V(1U)\n\n#define PORTENABLE_S    6\n#define PORTENABLE_V(x) ((x) << PORTENABLE_S)\n#define PORTENABLE_F    PORTENABLE_V(1U)\n\n#define TNLALLLOOKUP_S    5\n#define TNLALLLOOKUP_V(x) ((x) << TNLALLLOOKUP_S)\n#define TNLALLLOOKUP_F    TNLALLLOOKUP_V(1U)\n\n#define VIRTENABLE_S    4\n#define VIRTENABLE_V(x) ((x) << VIRTENABLE_S)\n#define VIRTENABLE_F    VIRTENABLE_V(1U)\n\n#define CONGESTIONENABLE_S    3\n#define CONGESTIONENABLE_V(x) ((x) << CONGESTIONENABLE_S)\n#define CONGESTIONENABLE_F    CONGESTIONENABLE_V(1U)\n\n#define HASHTOEPLITZ_S    2\n#define HASHTOEPLITZ_V(x) ((x) << HASHTOEPLITZ_S)\n#define HASHTOEPLITZ_F    HASHTOEPLITZ_V(1U)\n\n#define UDPENABLE_S    1\n#define UDPENABLE_V(x) ((x) << UDPENABLE_S)\n#define UDPENABLE_F    UDPENABLE_V(1U)\n\n#define DISABLE_S    0\n#define DISABLE_V(x) ((x) << DISABLE_S)\n#define DISABLE_F    DISABLE_V(1U)\n\n#define TP_RSS_CONFIG_TNL_A 0x7df4\n\n#define MASKSIZE_S    28\n#define MASKSIZE_M    0xfU\n#define MASKSIZE_V(x) ((x) << MASKSIZE_S)\n#define MASKSIZE_G(x) (((x) >> MASKSIZE_S) & MASKSIZE_M)\n\n#define MASKFILTER_S    16\n#define MASKFILTER_M    0x7ffU\n#define MASKFILTER_V(x) ((x) << MASKFILTER_S)\n#define MASKFILTER_G(x) (((x) >> MASKFILTER_S) & MASKFILTER_M)\n\n#define USEWIRECH_S    0\n#define USEWIRECH_V(x) ((x) << USEWIRECH_S)\n#define USEWIRECH_F    USEWIRECH_V(1U)\n\n#define HASHALL_S    2\n#define HASHALL_V(x) ((x) << HASHALL_S)\n#define HASHALL_F    HASHALL_V(1U)\n\n#define HASHETH_S    1\n#define HASHETH_V(x) ((x) << HASHETH_S)\n#define HASHETH_F    HASHETH_V(1U)\n\n#define TP_RSS_CONFIG_OFD_A 0x7df8\n\n#define RRCPLMAPEN_S    20\n#define RRCPLMAPEN_V(x) ((x) << RRCPLMAPEN_S)\n#define RRCPLMAPEN_F    RRCPLMAPEN_V(1U)\n\n#define RRCPLQUEWIDTH_S    16\n#define RRCPLQUEWIDTH_M    0xfU\n#define RRCPLQUEWIDTH_V(x) ((x) << RRCPLQUEWIDTH_S)\n#define RRCPLQUEWIDTH_G(x) (((x) >> RRCPLQUEWIDTH_S) & RRCPLQUEWIDTH_M)\n\n#define TP_RSS_CONFIG_SYN_A 0x7dfc\n#define TP_RSS_CONFIG_VRT_A 0x7e00\n\n#define VFRDRG_S    25\n#define VFRDRG_V(x) ((x) << VFRDRG_S)\n#define VFRDRG_F    VFRDRG_V(1U)\n\n#define VFRDEN_S    24\n#define VFRDEN_V(x) ((x) << VFRDEN_S)\n#define VFRDEN_F    VFRDEN_V(1U)\n\n#define VFPERREN_S    23\n#define VFPERREN_V(x) ((x) << VFPERREN_S)\n#define VFPERREN_F    VFPERREN_V(1U)\n\n#define KEYPERREN_S    22\n#define KEYPERREN_V(x) ((x) << KEYPERREN_S)\n#define KEYPERREN_F    KEYPERREN_V(1U)\n\n#define DISABLEVLAN_S    21\n#define DISABLEVLAN_V(x) ((x) << DISABLEVLAN_S)\n#define DISABLEVLAN_F    DISABLEVLAN_V(1U)\n\n#define ENABLEUP0_S    20\n#define ENABLEUP0_V(x) ((x) << ENABLEUP0_S)\n#define ENABLEUP0_F    ENABLEUP0_V(1U)\n\n#define HASHDELAY_S    16\n#define HASHDELAY_M    0xfU\n#define HASHDELAY_V(x) ((x) << HASHDELAY_S)\n#define HASHDELAY_G(x) (((x) >> HASHDELAY_S) & HASHDELAY_M)\n\n#define VFWRADDR_S    8\n#define VFWRADDR_M    0x7fU\n#define VFWRADDR_V(x) ((x) << VFWRADDR_S)\n#define VFWRADDR_G(x) (((x) >> VFWRADDR_S) & VFWRADDR_M)\n\n#define KEYMODE_S    6\n#define KEYMODE_M    0x3U\n#define KEYMODE_V(x) ((x) << KEYMODE_S)\n#define KEYMODE_G(x) (((x) >> KEYMODE_S) & KEYMODE_M)\n\n#define VFWREN_S    5\n#define VFWREN_V(x) ((x) << VFWREN_S)\n#define VFWREN_F    VFWREN_V(1U)\n\n#define KEYWREN_S    4\n#define KEYWREN_V(x) ((x) << KEYWREN_S)\n#define KEYWREN_F    KEYWREN_V(1U)\n\n#define KEYWRADDR_S    0\n#define KEYWRADDR_M    0xfU\n#define KEYWRADDR_V(x) ((x) << KEYWRADDR_S)\n#define KEYWRADDR_G(x) (((x) >> KEYWRADDR_S) & KEYWRADDR_M)\n\n#define KEYWRADDRX_S    30\n#define KEYWRADDRX_M    0x3U\n#define KEYWRADDRX_V(x) ((x) << KEYWRADDRX_S)\n#define KEYWRADDRX_G(x) (((x) >> KEYWRADDRX_S) & KEYWRADDRX_M)\n\n#define KEYEXTEND_S    26\n#define KEYEXTEND_V(x) ((x) << KEYEXTEND_S)\n#define KEYEXTEND_F    KEYEXTEND_V(1U)\n\n#define LKPIDXSIZE_S    24\n#define LKPIDXSIZE_M    0x3U\n#define LKPIDXSIZE_V(x) ((x) << LKPIDXSIZE_S)\n#define LKPIDXSIZE_G(x) (((x) >> LKPIDXSIZE_S) & LKPIDXSIZE_M)\n\n#define TP_RSS_VFL_CONFIG_A 0x3a\n#define TP_RSS_VFH_CONFIG_A 0x3b\n\n#define ENABLEUDPHASH_S    31\n#define ENABLEUDPHASH_V(x) ((x) << ENABLEUDPHASH_S)\n#define ENABLEUDPHASH_F    ENABLEUDPHASH_V(1U)\n\n#define VFUPEN_S    30\n#define VFUPEN_V(x) ((x) << VFUPEN_S)\n#define VFUPEN_F    VFUPEN_V(1U)\n\n#define VFVLNEX_S    28\n#define VFVLNEX_V(x) ((x) << VFVLNEX_S)\n#define VFVLNEX_F    VFVLNEX_V(1U)\n\n#define VFPRTEN_S    27\n#define VFPRTEN_V(x) ((x) << VFPRTEN_S)\n#define VFPRTEN_F    VFPRTEN_V(1U)\n\n#define VFCHNEN_S    26\n#define VFCHNEN_V(x) ((x) << VFCHNEN_S)\n#define VFCHNEN_F    VFCHNEN_V(1U)\n\n#define DEFAULTQUEUE_S    16\n#define DEFAULTQUEUE_M    0x3ffU\n#define DEFAULTQUEUE_G(x) (((x) >> DEFAULTQUEUE_S) & DEFAULTQUEUE_M)\n\n#define VFIP6TWOTUPEN_S    6\n#define VFIP6TWOTUPEN_V(x) ((x) << VFIP6TWOTUPEN_S)\n#define VFIP6TWOTUPEN_F    VFIP6TWOTUPEN_V(1U)\n\n#define VFIP4FOURTUPEN_S    5\n#define VFIP4FOURTUPEN_V(x) ((x) << VFIP4FOURTUPEN_S)\n#define VFIP4FOURTUPEN_F    VFIP4FOURTUPEN_V(1U)\n\n#define VFIP4TWOTUPEN_S    4\n#define VFIP4TWOTUPEN_V(x) ((x) << VFIP4TWOTUPEN_S)\n#define VFIP4TWOTUPEN_F    VFIP4TWOTUPEN_V(1U)\n\n#define KEYINDEX_S    0\n#define KEYINDEX_M    0xfU\n#define KEYINDEX_G(x) (((x) >> KEYINDEX_S) & KEYINDEX_M)\n\n#define MAPENABLE_S    31\n#define MAPENABLE_V(x) ((x) << MAPENABLE_S)\n#define MAPENABLE_F    MAPENABLE_V(1U)\n\n#define CHNENABLE_S    30\n#define CHNENABLE_V(x) ((x) << CHNENABLE_S)\n#define CHNENABLE_F    CHNENABLE_V(1U)\n\n#define LE_DB_DBGI_CONFIG_A 0x19cf0\n\n#define DBGICMDBUSY_S    3\n#define DBGICMDBUSY_V(x) ((x) << DBGICMDBUSY_S)\n#define DBGICMDBUSY_F    DBGICMDBUSY_V(1U)\n\n#define DBGICMDSTRT_S    2\n#define DBGICMDSTRT_V(x) ((x) << DBGICMDSTRT_S)\n#define DBGICMDSTRT_F    DBGICMDSTRT_V(1U)\n\n#define DBGICMDMODE_S    0\n#define DBGICMDMODE_M    0x3U\n#define DBGICMDMODE_V(x) ((x) << DBGICMDMODE_S)\n\n#define LE_DB_DBGI_REQ_TCAM_CMD_A 0x19cf4\n\n#define DBGICMD_S    20\n#define DBGICMD_M    0xfU\n#define DBGICMD_V(x) ((x) << DBGICMD_S)\n\n#define DBGITID_S    0\n#define DBGITID_M    0xfffffU\n#define DBGITID_V(x) ((x) << DBGITID_S)\n\n#define LE_DB_DBGI_REQ_DATA_A 0x19d00\n#define LE_DB_DBGI_RSP_STATUS_A 0x19d94\n\n#define LE_DB_DBGI_RSP_DATA_A 0x19da0\n\n#define PRTENABLE_S    29\n#define PRTENABLE_V(x) ((x) << PRTENABLE_S)\n#define PRTENABLE_F    PRTENABLE_V(1U)\n\n#define UDPFOURTUPEN_S    28\n#define UDPFOURTUPEN_V(x) ((x) << UDPFOURTUPEN_S)\n#define UDPFOURTUPEN_F    UDPFOURTUPEN_V(1U)\n\n#define IP6FOURTUPEN_S    27\n#define IP6FOURTUPEN_V(x) ((x) << IP6FOURTUPEN_S)\n#define IP6FOURTUPEN_F    IP6FOURTUPEN_V(1U)\n\n#define IP6TWOTUPEN_S    26\n#define IP6TWOTUPEN_V(x) ((x) << IP6TWOTUPEN_S)\n#define IP6TWOTUPEN_F    IP6TWOTUPEN_V(1U)\n\n#define IP4FOURTUPEN_S    25\n#define IP4FOURTUPEN_V(x) ((x) << IP4FOURTUPEN_S)\n#define IP4FOURTUPEN_F    IP4FOURTUPEN_V(1U)\n\n#define IP4TWOTUPEN_S    24\n#define IP4TWOTUPEN_V(x) ((x) << IP4TWOTUPEN_S)\n#define IP4TWOTUPEN_F    IP4TWOTUPEN_V(1U)\n\n#define IVFWIDTH_S    20\n#define IVFWIDTH_M    0xfU\n#define IVFWIDTH_V(x) ((x) << IVFWIDTH_S)\n#define IVFWIDTH_G(x) (((x) >> IVFWIDTH_S) & IVFWIDTH_M)\n\n#define CH1DEFAULTQUEUE_S    10\n#define CH1DEFAULTQUEUE_M    0x3ffU\n#define CH1DEFAULTQUEUE_V(x) ((x) << CH1DEFAULTQUEUE_S)\n#define CH1DEFAULTQUEUE_G(x) (((x) >> CH1DEFAULTQUEUE_S) & CH1DEFAULTQUEUE_M)\n\n#define CH0DEFAULTQUEUE_S    0\n#define CH0DEFAULTQUEUE_M    0x3ffU\n#define CH0DEFAULTQUEUE_V(x) ((x) << CH0DEFAULTQUEUE_S)\n#define CH0DEFAULTQUEUE_G(x) (((x) >> CH0DEFAULTQUEUE_S) & CH0DEFAULTQUEUE_M)\n\n#define VFLKPIDX_S    8\n#define VFLKPIDX_M    0xffU\n#define VFLKPIDX_G(x) (((x) >> VFLKPIDX_S) & VFLKPIDX_M)\n\n#define T6_VFWRADDR_S    8\n#define T6_VFWRADDR_M    0xffU\n#define T6_VFWRADDR_V(x) ((x) << T6_VFWRADDR_S)\n#define T6_VFWRADDR_G(x) (((x) >> T6_VFWRADDR_S) & T6_VFWRADDR_M)\n\n#define TP_RSS_CONFIG_CNG_A 0x7e04\n#define TP_RSS_SECRET_KEY0_A 0x40\n#define TP_RSS_PF0_CONFIG_A 0x30\n#define TP_RSS_PF_MAP_A 0x38\n#define TP_RSS_PF_MSK_A 0x39\n\n#define PF1LKPIDX_S    3\n\n#define PF0LKPIDX_M    0x7U\n\n#define PF1MSKSIZE_S    4\n#define PF1MSKSIZE_M    0xfU\n\n#define CHNCOUNT3_S    31\n#define CHNCOUNT3_V(x) ((x) << CHNCOUNT3_S)\n#define CHNCOUNT3_F    CHNCOUNT3_V(1U)\n\n#define CHNCOUNT2_S    30\n#define CHNCOUNT2_V(x) ((x) << CHNCOUNT2_S)\n#define CHNCOUNT2_F    CHNCOUNT2_V(1U)\n\n#define CHNCOUNT1_S    29\n#define CHNCOUNT1_V(x) ((x) << CHNCOUNT1_S)\n#define CHNCOUNT1_F    CHNCOUNT1_V(1U)\n\n#define CHNCOUNT0_S    28\n#define CHNCOUNT0_V(x) ((x) << CHNCOUNT0_S)\n#define CHNCOUNT0_F    CHNCOUNT0_V(1U)\n\n#define CHNUNDFLOW3_S    27\n#define CHNUNDFLOW3_V(x) ((x) << CHNUNDFLOW3_S)\n#define CHNUNDFLOW3_F    CHNUNDFLOW3_V(1U)\n\n#define CHNUNDFLOW2_S    26\n#define CHNUNDFLOW2_V(x) ((x) << CHNUNDFLOW2_S)\n#define CHNUNDFLOW2_F    CHNUNDFLOW2_V(1U)\n\n#define CHNUNDFLOW1_S    25\n#define CHNUNDFLOW1_V(x) ((x) << CHNUNDFLOW1_S)\n#define CHNUNDFLOW1_F    CHNUNDFLOW1_V(1U)\n\n#define CHNUNDFLOW0_S    24\n#define CHNUNDFLOW0_V(x) ((x) << CHNUNDFLOW0_S)\n#define CHNUNDFLOW0_F    CHNUNDFLOW0_V(1U)\n\n#define RSTCHN3_S    19\n#define RSTCHN3_V(x) ((x) << RSTCHN3_S)\n#define RSTCHN3_F    RSTCHN3_V(1U)\n\n#define RSTCHN2_S    18\n#define RSTCHN2_V(x) ((x) << RSTCHN2_S)\n#define RSTCHN2_F    RSTCHN2_V(1U)\n\n#define RSTCHN1_S    17\n#define RSTCHN1_V(x) ((x) << RSTCHN1_S)\n#define RSTCHN1_F    RSTCHN1_V(1U)\n\n#define RSTCHN0_S    16\n#define RSTCHN0_V(x) ((x) << RSTCHN0_S)\n#define RSTCHN0_F    RSTCHN0_V(1U)\n\n#define UPDVLD_S    15\n#define UPDVLD_V(x) ((x) << UPDVLD_S)\n#define UPDVLD_F    UPDVLD_V(1U)\n\n#define XOFF_S    14\n#define XOFF_V(x) ((x) << XOFF_S)\n#define XOFF_F    XOFF_V(1U)\n\n#define UPDCHN3_S    13\n#define UPDCHN3_V(x) ((x) << UPDCHN3_S)\n#define UPDCHN3_F    UPDCHN3_V(1U)\n\n#define UPDCHN2_S    12\n#define UPDCHN2_V(x) ((x) << UPDCHN2_S)\n#define UPDCHN2_F    UPDCHN2_V(1U)\n\n#define UPDCHN1_S    11\n#define UPDCHN1_V(x) ((x) << UPDCHN1_S)\n#define UPDCHN1_F    UPDCHN1_V(1U)\n\n#define UPDCHN0_S    10\n#define UPDCHN0_V(x) ((x) << UPDCHN0_S)\n#define UPDCHN0_F    UPDCHN0_V(1U)\n\n#define QUEUE_S    0\n#define QUEUE_M    0x3ffU\n#define QUEUE_V(x) ((x) << QUEUE_S)\n#define QUEUE_G(x) (((x) >> QUEUE_S) & QUEUE_M)\n\n#define MPS_TRC_INT_CAUSE_A\t0x985c\n\n#define MISCPERR_S    8\n#define MISCPERR_V(x) ((x) << MISCPERR_S)\n#define MISCPERR_F    MISCPERR_V(1U)\n\n#define PKTFIFO_S    4\n#define PKTFIFO_M    0xfU\n#define PKTFIFO_V(x) ((x) << PKTFIFO_S)\n\n#define FILTMEM_S    0\n#define FILTMEM_M    0xfU\n#define FILTMEM_V(x) ((x) << FILTMEM_S)\n\n#define MPS_CLS_INT_CAUSE_A 0xd028\n\n#define HASHSRAM_S    2\n#define HASHSRAM_V(x) ((x) << HASHSRAM_S)\n#define HASHSRAM_F    HASHSRAM_V(1U)\n\n#define MATCHTCAM_S    1\n#define MATCHTCAM_V(x) ((x) << MATCHTCAM_S)\n#define MATCHTCAM_F    MATCHTCAM_V(1U)\n\n#define MATCHSRAM_S    0\n#define MATCHSRAM_V(x) ((x) << MATCHSRAM_S)\n#define MATCHSRAM_F    MATCHSRAM_V(1U)\n\n#define MPS_RX_PG_RSV0_A 0x11010\n#define MPS_RX_PG_RSV4_A 0x11020\n#define MPS_RX_PERR_INT_CAUSE_A 0x11074\n#define MPS_RX_MAC_BG_PG_CNT0_A 0x11208\n#define MPS_RX_LPBK_BG_PG_CNT0_A 0x11218\n\n#define MPS_RX_VXLAN_TYPE_A 0x11234\n\n#define VXLAN_EN_S    16\n#define VXLAN_EN_V(x) ((x) << VXLAN_EN_S)\n#define VXLAN_EN_F    VXLAN_EN_V(1U)\n\n#define VXLAN_S    0\n#define VXLAN_M    0xffffU\n#define VXLAN_V(x) ((x) << VXLAN_S)\n#define VXLAN_G(x) (((x) >> VXLAN_S) & VXLAN_M)\n\n#define MPS_RX_GENEVE_TYPE_A 0x11238\n\n#define GENEVE_EN_S    16\n#define GENEVE_EN_V(x) ((x) << GENEVE_EN_S)\n#define GENEVE_EN_F    GENEVE_EN_V(1U)\n\n#define GENEVE_S    0\n#define GENEVE_M    0xffffU\n#define GENEVE_V(x) ((x) << GENEVE_S)\n#define GENEVE_G(x) (((x) >> GENEVE_S) & GENEVE_M)\n\n#define MPS_CLS_TCAM_Y_L_A 0xf000\n#define MPS_CLS_TCAM_DATA0_A 0xf000\n#define MPS_CLS_TCAM_DATA1_A 0xf004\n\n#define CTLREQID_S    30\n#define CTLREQID_V(x) ((x) << CTLREQID_S)\n\n#define MPS_VF_RPLCT_MAP0_A 0x1111c\n#define MPS_VF_RPLCT_MAP1_A 0x11120\n#define MPS_VF_RPLCT_MAP2_A 0x11124\n#define MPS_VF_RPLCT_MAP3_A 0x11128\n#define MPS_VF_RPLCT_MAP4_A 0x11300\n#define MPS_VF_RPLCT_MAP5_A 0x11304\n#define MPS_VF_RPLCT_MAP6_A 0x11308\n#define MPS_VF_RPLCT_MAP7_A 0x1130c\n\n#define VIDL_S    16\n#define VIDL_M    0xffffU\n#define VIDL_G(x) (((x) >> VIDL_S) & VIDL_M)\n\n#define DATALKPTYPE_S    10\n#define DATALKPTYPE_M    0x3U\n#define DATALKPTYPE_G(x) (((x) >> DATALKPTYPE_S) & DATALKPTYPE_M)\n\n#define DATAPORTNUM_S    12\n#define DATAPORTNUM_M    0xfU\n#define DATAPORTNUM_V(x) ((x) << DATAPORTNUM_S)\n#define DATAPORTNUM_G(x) (((x) >> DATAPORTNUM_S) & DATAPORTNUM_M)\n\n#define DATALKPTYPE_S    10\n#define DATALKPTYPE_M    0x3U\n#define DATALKPTYPE_V(x) ((x) << DATALKPTYPE_S)\n#define DATALKPTYPE_G(x) (((x) >> DATALKPTYPE_S) & DATALKPTYPE_M)\n\n#define DATADIPHIT_S    8\n#define DATADIPHIT_V(x) ((x) << DATADIPHIT_S)\n#define DATADIPHIT_F    DATADIPHIT_V(1U)\n\n#define DATAVIDH2_S    7\n#define DATAVIDH2_V(x) ((x) << DATAVIDH2_S)\n#define DATAVIDH2_F    DATAVIDH2_V(1U)\n\n#define DATAVIDH1_S    0\n#define DATAVIDH1_M    0x7fU\n#define DATAVIDH1_G(x) (((x) >> DATAVIDH1_S) & DATAVIDH1_M)\n\n#define MPS_CLS_TCAM_RDATA0_REQ_ID1_A 0xf020\n#define MPS_CLS_TCAM_RDATA1_REQ_ID1_A 0xf024\n#define MPS_CLS_TCAM_RDATA2_REQ_ID1_A 0xf028\n\n#define USED_S    16\n#define USED_M    0x7ffU\n#define USED_G(x) (((x) >> USED_S) & USED_M)\n\n#define ALLOC_S    0\n#define ALLOC_M    0x7ffU\n#define ALLOC_G(x) (((x) >> ALLOC_S) & ALLOC_M)\n\n#define T5_USED_S    16\n#define T5_USED_M    0xfffU\n#define T5_USED_G(x) (((x) >> T5_USED_S) & T5_USED_M)\n\n#define T5_ALLOC_S    0\n#define T5_ALLOC_M    0xfffU\n#define T5_ALLOC_G(x) (((x) >> T5_ALLOC_S) & T5_ALLOC_M)\n\n#define DMACH_S    0\n#define DMACH_M    0xffffU\n#define DMACH_G(x) (((x) >> DMACH_S) & DMACH_M)\n\n#define MPS_CLS_TCAM_X_L_A 0xf008\n#define MPS_CLS_TCAM_DATA2_CTL_A 0xf008\n\n#define CTLCMDTYPE_S    31\n#define CTLCMDTYPE_V(x) ((x) << CTLCMDTYPE_S)\n#define CTLCMDTYPE_F    CTLCMDTYPE_V(1U)\n\n#define CTLTCAMSEL_S    25\n#define CTLTCAMSEL_V(x) ((x) << CTLTCAMSEL_S)\n\n#define CTLTCAMINDEX_S    17\n#define CTLTCAMINDEX_V(x) ((x) << CTLTCAMINDEX_S)\n\n#define CTLXYBITSEL_S    16\n#define CTLXYBITSEL_V(x) ((x) << CTLXYBITSEL_S)\n\n#define MPS_CLS_TCAM_Y_L(idx) (MPS_CLS_TCAM_Y_L_A + (idx) * 16)\n#define NUM_MPS_CLS_TCAM_Y_L_INSTANCES 512\n\n#define MPS_CLS_TCAM_X_L(idx) (MPS_CLS_TCAM_X_L_A + (idx) * 16)\n#define NUM_MPS_CLS_TCAM_X_L_INSTANCES 512\n\n#define MPS_CLS_SRAM_L_A 0xe000\n\n#define T6_MULTILISTEN0_S    26\n\n#define T6_SRAM_PRIO3_S    23\n#define T6_SRAM_PRIO3_M    0x7U\n#define T6_SRAM_PRIO3_G(x) (((x) >> T6_SRAM_PRIO3_S) & T6_SRAM_PRIO3_M)\n\n#define T6_SRAM_PRIO2_S    20\n#define T6_SRAM_PRIO2_M    0x7U\n#define T6_SRAM_PRIO2_G(x) (((x) >> T6_SRAM_PRIO2_S) & T6_SRAM_PRIO2_M)\n\n#define T6_SRAM_PRIO1_S    17\n#define T6_SRAM_PRIO1_M    0x7U\n#define T6_SRAM_PRIO1_G(x) (((x) >> T6_SRAM_PRIO1_S) & T6_SRAM_PRIO1_M)\n\n#define T6_SRAM_PRIO0_S    14\n#define T6_SRAM_PRIO0_M    0x7U\n#define T6_SRAM_PRIO0_G(x) (((x) >> T6_SRAM_PRIO0_S) & T6_SRAM_PRIO0_M)\n\n#define T6_SRAM_VLD_S    13\n#define T6_SRAM_VLD_V(x) ((x) << T6_SRAM_VLD_S)\n#define T6_SRAM_VLD_F    T6_SRAM_VLD_V(1U)\n\n#define T6_REPLICATE_S    12\n#define T6_REPLICATE_V(x) ((x) << T6_REPLICATE_S)\n#define T6_REPLICATE_F    T6_REPLICATE_V(1U)\n\n#define T6_PF_S    9\n#define T6_PF_M    0x7U\n#define T6_PF_G(x) (((x) >> T6_PF_S) & T6_PF_M)\n\n#define T6_VF_VALID_S    8\n#define T6_VF_VALID_V(x) ((x) << T6_VF_VALID_S)\n#define T6_VF_VALID_F    T6_VF_VALID_V(1U)\n\n#define T6_VF_S    0\n#define T6_VF_M    0xffU\n#define T6_VF_G(x) (((x) >> T6_VF_S) & T6_VF_M)\n\n#define MPS_CLS_SRAM_H_A 0xe004\n\n#define MPS_CLS_SRAM_L(idx) (MPS_CLS_SRAM_L_A + (idx) * 8)\n#define NUM_MPS_CLS_SRAM_L_INSTANCES 336\n\n#define MPS_CLS_SRAM_H(idx) (MPS_CLS_SRAM_H_A + (idx) * 8)\n#define NUM_MPS_CLS_SRAM_H_INSTANCES 336\n\n#define MULTILISTEN0_S    25\n\n#define REPLICATE_S    11\n#define REPLICATE_V(x) ((x) << REPLICATE_S)\n#define REPLICATE_F    REPLICATE_V(1U)\n\n#define PF_S    8\n#define PF_M    0x7U\n#define PF_G(x) (((x) >> PF_S) & PF_M)\n\n#define VF_VALID_S    7\n#define VF_VALID_V(x) ((x) << VF_VALID_S)\n#define VF_VALID_F    VF_VALID_V(1U)\n\n#define VF_S    0\n#define VF_M    0x7fU\n#define VF_G(x) (((x) >> VF_S) & VF_M)\n\n#define SRAM_PRIO3_S    22\n#define SRAM_PRIO3_M    0x7U\n#define SRAM_PRIO3_G(x) (((x) >> SRAM_PRIO3_S) & SRAM_PRIO3_M)\n\n#define SRAM_PRIO2_S    19\n#define SRAM_PRIO2_M    0x7U\n#define SRAM_PRIO2_G(x) (((x) >> SRAM_PRIO2_S) & SRAM_PRIO2_M)\n\n#define SRAM_PRIO1_S    16\n#define SRAM_PRIO1_M    0x7U\n#define SRAM_PRIO1_G(x) (((x) >> SRAM_PRIO1_S) & SRAM_PRIO1_M)\n\n#define SRAM_PRIO0_S    13\n#define SRAM_PRIO0_M    0x7U\n#define SRAM_PRIO0_G(x) (((x) >> SRAM_PRIO0_S) & SRAM_PRIO0_M)\n\n#define SRAM_VLD_S    12\n#define SRAM_VLD_V(x) ((x) << SRAM_VLD_S)\n#define SRAM_VLD_F    SRAM_VLD_V(1U)\n\n#define PORTMAP_S    0\n#define PORTMAP_M    0xfU\n#define PORTMAP_G(x) (((x) >> PORTMAP_S) & PORTMAP_M)\n\n#define CPL_INTR_CAUSE_A 0x19054\n\n#define CIM_OP_MAP_PERR_S    5\n#define CIM_OP_MAP_PERR_V(x) ((x) << CIM_OP_MAP_PERR_S)\n#define CIM_OP_MAP_PERR_F    CIM_OP_MAP_PERR_V(1U)\n\n#define CIM_OVFL_ERROR_S    4\n#define CIM_OVFL_ERROR_V(x) ((x) << CIM_OVFL_ERROR_S)\n#define CIM_OVFL_ERROR_F    CIM_OVFL_ERROR_V(1U)\n\n#define TP_FRAMING_ERROR_S    3\n#define TP_FRAMING_ERROR_V(x) ((x) << TP_FRAMING_ERROR_S)\n#define TP_FRAMING_ERROR_F    TP_FRAMING_ERROR_V(1U)\n\n#define SGE_FRAMING_ERROR_S    2\n#define SGE_FRAMING_ERROR_V(x) ((x) << SGE_FRAMING_ERROR_S)\n#define SGE_FRAMING_ERROR_F    SGE_FRAMING_ERROR_V(1U)\n\n#define CIM_FRAMING_ERROR_S    1\n#define CIM_FRAMING_ERROR_V(x) ((x) << CIM_FRAMING_ERROR_S)\n#define CIM_FRAMING_ERROR_F    CIM_FRAMING_ERROR_V(1U)\n\n#define ZERO_SWITCH_ERROR_S    0\n#define ZERO_SWITCH_ERROR_V(x) ((x) << ZERO_SWITCH_ERROR_S)\n#define ZERO_SWITCH_ERROR_F    ZERO_SWITCH_ERROR_V(1U)\n\n#define SMB_INT_CAUSE_A 0x19090\n\n#define MSTTXFIFOPARINT_S    21\n#define MSTTXFIFOPARINT_V(x) ((x) << MSTTXFIFOPARINT_S)\n#define MSTTXFIFOPARINT_F    MSTTXFIFOPARINT_V(1U)\n\n#define MSTRXFIFOPARINT_S    20\n#define MSTRXFIFOPARINT_V(x) ((x) << MSTRXFIFOPARINT_S)\n#define MSTRXFIFOPARINT_F    MSTRXFIFOPARINT_V(1U)\n\n#define SLVFIFOPARINT_S    19\n#define SLVFIFOPARINT_V(x) ((x) << SLVFIFOPARINT_S)\n#define SLVFIFOPARINT_F    SLVFIFOPARINT_V(1U)\n\n#define ULP_RX_INT_CAUSE_A 0x19158\n#define ULP_RX_ISCSI_LLIMIT_A 0x1915c\n#define ULP_RX_ISCSI_ULIMIT_A 0x19160\n#define ULP_RX_ISCSI_TAGMASK_A 0x19164\n#define ULP_RX_ISCSI_PSZ_A 0x19168\n#define ULP_RX_TDDP_LLIMIT_A 0x1916c\n#define ULP_RX_TDDP_ULIMIT_A 0x19170\n#define ULP_RX_STAG_LLIMIT_A 0x1917c\n#define ULP_RX_STAG_ULIMIT_A 0x19180\n#define ULP_RX_RQ_LLIMIT_A 0x19184\n#define ULP_RX_RQ_ULIMIT_A 0x19188\n#define ULP_RX_PBL_LLIMIT_A 0x1918c\n#define ULP_RX_PBL_ULIMIT_A 0x19190\n#define ULP_RX_CTX_BASE_A 0x19194\n#define ULP_RX_RQUDP_LLIMIT_A 0x191a4\n#define ULP_RX_RQUDP_ULIMIT_A 0x191a8\n#define ULP_RX_LA_CTL_A 0x1923c\n#define ULP_RX_LA_RDPTR_A 0x19240\n#define ULP_RX_LA_RDDATA_A 0x19244\n#define ULP_RX_LA_WRPTR_A 0x19248\n#define ULP_RX_TLS_KEY_LLIMIT_A 0x192ac\n#define ULP_RX_TLS_KEY_ULIMIT_A 0x192b0\n\n#define HPZ3_S    24\n#define HPZ3_V(x) ((x) << HPZ3_S)\n\n#define HPZ2_S    16\n#define HPZ2_V(x) ((x) << HPZ2_S)\n\n#define HPZ1_S    8\n#define HPZ1_V(x) ((x) << HPZ1_S)\n\n#define HPZ0_S    0\n#define HPZ0_V(x) ((x) << HPZ0_S)\n\n#define ULP_RX_TDDP_PSZ_A 0x19178\n\n \n#define SF_DATA_A 0x193f8\n#define SF_OP_A 0x193fc\n\n#define SF_BUSY_S    31\n#define SF_BUSY_V(x) ((x) << SF_BUSY_S)\n#define SF_BUSY_F    SF_BUSY_V(1U)\n\n#define SF_LOCK_S    4\n#define SF_LOCK_V(x) ((x) << SF_LOCK_S)\n#define SF_LOCK_F    SF_LOCK_V(1U)\n\n#define SF_CONT_S    3\n#define SF_CONT_V(x) ((x) << SF_CONT_S)\n#define SF_CONT_F    SF_CONT_V(1U)\n\n#define BYTECNT_S    1\n#define BYTECNT_V(x) ((x) << BYTECNT_S)\n\n#define OP_S    0\n#define OP_V(x) ((x) << OP_S)\n#define OP_F    OP_V(1U)\n\n#define PL_PF_INT_CAUSE_A 0x3c0\n\n#define PFSW_S    3\n#define PFSW_V(x) ((x) << PFSW_S)\n#define PFSW_F    PFSW_V(1U)\n\n#define PFCIM_S    1\n#define PFCIM_V(x) ((x) << PFCIM_S)\n#define PFCIM_F    PFCIM_V(1U)\n\n#define PL_PF_INT_ENABLE_A 0x3c4\n#define PL_PF_CTL_A 0x3c8\n\n#define PL_WHOAMI_A 0x19400\n\n#define SOURCEPF_S    8\n#define SOURCEPF_M    0x7U\n#define SOURCEPF_G(x) (((x) >> SOURCEPF_S) & SOURCEPF_M)\n\n#define T6_SOURCEPF_S    9\n#define T6_SOURCEPF_M    0x7U\n#define T6_SOURCEPF_G(x) (((x) >> T6_SOURCEPF_S) & T6_SOURCEPF_M)\n\n#define PL_INT_CAUSE_A 0x1940c\n\n#define ULP_TX_S    27\n#define ULP_TX_V(x) ((x) << ULP_TX_S)\n#define ULP_TX_F    ULP_TX_V(1U)\n\n#define SGE_S    26\n#define SGE_V(x) ((x) << SGE_S)\n#define SGE_F    SGE_V(1U)\n\n#define CPL_SWITCH_S    24\n#define CPL_SWITCH_V(x) ((x) << CPL_SWITCH_S)\n#define CPL_SWITCH_F    CPL_SWITCH_V(1U)\n\n#define ULP_RX_S    23\n#define ULP_RX_V(x) ((x) << ULP_RX_S)\n#define ULP_RX_F    ULP_RX_V(1U)\n\n#define PM_RX_S    22\n#define PM_RX_V(x) ((x) << PM_RX_S)\n#define PM_RX_F    PM_RX_V(1U)\n\n#define PM_TX_S    21\n#define PM_TX_V(x) ((x) << PM_TX_S)\n#define PM_TX_F    PM_TX_V(1U)\n\n#define MA_S    20\n#define MA_V(x) ((x) << MA_S)\n#define MA_F    MA_V(1U)\n\n#define TP_S    19\n#define TP_V(x) ((x) << TP_S)\n#define TP_F    TP_V(1U)\n\n#define LE_S    18\n#define LE_V(x) ((x) << LE_S)\n#define LE_F    LE_V(1U)\n\n#define EDC1_S    17\n#define EDC1_V(x) ((x) << EDC1_S)\n#define EDC1_F    EDC1_V(1U)\n\n#define EDC0_S    16\n#define EDC0_V(x) ((x) << EDC0_S)\n#define EDC0_F    EDC0_V(1U)\n\n#define MC_S    15\n#define MC_V(x) ((x) << MC_S)\n#define MC_F    MC_V(1U)\n\n#define PCIE_S    14\n#define PCIE_V(x) ((x) << PCIE_S)\n#define PCIE_F    PCIE_V(1U)\n\n#define XGMAC_KR1_S    12\n#define XGMAC_KR1_V(x) ((x) << XGMAC_KR1_S)\n#define XGMAC_KR1_F    XGMAC_KR1_V(1U)\n\n#define XGMAC_KR0_S    11\n#define XGMAC_KR0_V(x) ((x) << XGMAC_KR0_S)\n#define XGMAC_KR0_F    XGMAC_KR0_V(1U)\n\n#define XGMAC1_S    10\n#define XGMAC1_V(x) ((x) << XGMAC1_S)\n#define XGMAC1_F    XGMAC1_V(1U)\n\n#define XGMAC0_S    9\n#define XGMAC0_V(x) ((x) << XGMAC0_S)\n#define XGMAC0_F    XGMAC0_V(1U)\n\n#define SMB_S    8\n#define SMB_V(x) ((x) << SMB_S)\n#define SMB_F    SMB_V(1U)\n\n#define SF_S    7\n#define SF_V(x) ((x) << SF_S)\n#define SF_F    SF_V(1U)\n\n#define PL_S    6\n#define PL_V(x) ((x) << PL_S)\n#define PL_F    PL_V(1U)\n\n#define NCSI_S    5\n#define NCSI_V(x) ((x) << NCSI_S)\n#define NCSI_F    NCSI_V(1U)\n\n#define MPS_S    4\n#define MPS_V(x) ((x) << MPS_S)\n#define MPS_F    MPS_V(1U)\n\n#define CIM_S    0\n#define CIM_V(x) ((x) << CIM_S)\n#define CIM_F    CIM_V(1U)\n\n#define MC1_S    31\n#define MC1_V(x) ((x) << MC1_S)\n#define MC1_F    MC1_V(1U)\n\n#define PL_INT_ENABLE_A 0x19410\n#define PL_INT_MAP0_A 0x19414\n#define PL_RST_A 0x19428\n\n#define PIORST_S    1\n#define PIORST_V(x) ((x) << PIORST_S)\n#define PIORST_F    PIORST_V(1U)\n\n#define PIORSTMODE_S    0\n#define PIORSTMODE_V(x) ((x) << PIORSTMODE_S)\n#define PIORSTMODE_F    PIORSTMODE_V(1U)\n\n#define PL_PL_INT_CAUSE_A 0x19430\n\n#define FATALPERR_S    4\n#define FATALPERR_V(x) ((x) << FATALPERR_S)\n#define FATALPERR_F    FATALPERR_V(1U)\n\n#define PERRVFID_S    0\n#define PERRVFID_V(x) ((x) << PERRVFID_S)\n#define PERRVFID_F    PERRVFID_V(1U)\n\n#define PL_REV_A 0x1943c\n\n#define REV_S    0\n#define REV_M    0xfU\n#define REV_V(x) ((x) << REV_S)\n#define REV_G(x) (((x) >> REV_S) & REV_M)\n\n#define HASHTBLMEMCRCERR_S    27\n#define HASHTBLMEMCRCERR_V(x) ((x) << HASHTBLMEMCRCERR_S)\n#define HASHTBLMEMCRCERR_F    HASHTBLMEMCRCERR_V(1U)\n\n#define CMDTIDERR_S    22\n#define CMDTIDERR_V(x) ((x) << CMDTIDERR_S)\n#define CMDTIDERR_F    CMDTIDERR_V(1U)\n\n#define T6_UNKNOWNCMD_S    3\n#define T6_UNKNOWNCMD_V(x) ((x) << T6_UNKNOWNCMD_S)\n#define T6_UNKNOWNCMD_F    T6_UNKNOWNCMD_V(1U)\n\n#define T6_LIP0_S    2\n#define T6_LIP0_V(x) ((x) << T6_LIP0_S)\n#define T6_LIP0_F    T6_LIP0_V(1U)\n\n#define T6_LIPMISS_S    1\n#define T6_LIPMISS_V(x) ((x) << T6_LIPMISS_S)\n#define T6_LIPMISS_F    T6_LIPMISS_V(1U)\n\n#define LE_DB_CONFIG_A 0x19c04\n#define LE_DB_ROUTING_TABLE_INDEX_A 0x19c10\n#define LE_DB_ACTIVE_TABLE_START_INDEX_A 0x19c10\n#define LE_DB_FILTER_TABLE_INDEX_A 0x19c14\n#define LE_DB_SERVER_INDEX_A 0x19c18\n#define LE_DB_SRVR_START_INDEX_A 0x19c18\n#define LE_DB_CLIP_TABLE_INDEX_A 0x19c1c\n#define LE_DB_ACT_CNT_IPV4_A 0x19c20\n#define LE_DB_ACT_CNT_IPV6_A 0x19c24\n#define LE_DB_HASH_CONFIG_A 0x19c28\n\n#define HASHTIDSIZE_S    16\n#define HASHTIDSIZE_M    0x3fU\n#define HASHTIDSIZE_G(x) (((x) >> HASHTIDSIZE_S) & HASHTIDSIZE_M)\n\n#define HASHTBLSIZE_S    3\n#define HASHTBLSIZE_M    0x1ffffU\n#define HASHTBLSIZE_G(x) (((x) >> HASHTBLSIZE_S) & HASHTBLSIZE_M)\n\n#define LE_DB_HASH_TID_BASE_A 0x19c30\n#define LE_DB_HASH_TBL_BASE_ADDR_A 0x19c30\n#define LE_DB_INT_CAUSE_A 0x19c3c\n#define LE_DB_CLCAM_TID_BASE_A 0x19df4\n#define LE_DB_TID_HASHBASE_A 0x19df8\n#define T6_LE_DB_HASH_TID_BASE_A 0x19df8\n\n#define HASHEN_S    20\n#define HASHEN_V(x) ((x) << HASHEN_S)\n#define HASHEN_F    HASHEN_V(1U)\n\n#define ASLIPCOMPEN_S    17\n#define ASLIPCOMPEN_V(x) ((x) << ASLIPCOMPEN_S)\n#define ASLIPCOMPEN_F    ASLIPCOMPEN_V(1U)\n\n#define REQQPARERR_S    16\n#define REQQPARERR_V(x) ((x) << REQQPARERR_S)\n#define REQQPARERR_F    REQQPARERR_V(1U)\n\n#define UNKNOWNCMD_S    15\n#define UNKNOWNCMD_V(x) ((x) << UNKNOWNCMD_S)\n#define UNKNOWNCMD_F    UNKNOWNCMD_V(1U)\n\n#define PARITYERR_S    6\n#define PARITYERR_V(x) ((x) << PARITYERR_S)\n#define PARITYERR_F    PARITYERR_V(1U)\n\n#define LIPMISS_S    5\n#define LIPMISS_V(x) ((x) << LIPMISS_S)\n#define LIPMISS_F    LIPMISS_V(1U)\n\n#define LIP0_S    4\n#define LIP0_V(x) ((x) << LIP0_S)\n#define LIP0_F    LIP0_V(1U)\n\n#define BASEADDR_S    3\n#define BASEADDR_M    0x1fffffffU\n#define BASEADDR_G(x) (((x) >> BASEADDR_S) & BASEADDR_M)\n\n#define TCAMINTPERR_S    13\n#define TCAMINTPERR_V(x) ((x) << TCAMINTPERR_S)\n#define TCAMINTPERR_F    TCAMINTPERR_V(1U)\n\n#define SSRAMINTPERR_S    10\n#define SSRAMINTPERR_V(x) ((x) << SSRAMINTPERR_S)\n#define SSRAMINTPERR_F    SSRAMINTPERR_V(1U)\n\n#define LE_DB_RSP_CODE_0_A\t0x19c74\n\n#define TCAM_ACTV_HIT_S\t\t0\n#define TCAM_ACTV_HIT_M\t\t0x1fU\n#define TCAM_ACTV_HIT_V(x)\t((x) << TCAM_ACTV_HIT_S)\n#define TCAM_ACTV_HIT_G(x)\t(((x) >> TCAM_ACTV_HIT_S) & TCAM_ACTV_HIT_M)\n\n#define LE_DB_RSP_CODE_1_A     0x19c78\n\n#define HASH_ACTV_HIT_S\t\t25\n#define HASH_ACTV_HIT_M\t\t0x1fU\n#define HASH_ACTV_HIT_V(x)\t((x) << HASH_ACTV_HIT_S)\n#define HASH_ACTV_HIT_G(x)\t(((x) >> HASH_ACTV_HIT_S) & HASH_ACTV_HIT_M)\n\n#define LE_3_DB_HASH_MASK_GEN_IPV4_T6_A\t0x19eac\n#define LE_4_DB_HASH_MASK_GEN_IPV4_T6_A\t0x19eb0\n\n#define NCSI_INT_CAUSE_A 0x1a0d8\n\n#define CIM_DM_PRTY_ERR_S    8\n#define CIM_DM_PRTY_ERR_V(x) ((x) << CIM_DM_PRTY_ERR_S)\n#define CIM_DM_PRTY_ERR_F    CIM_DM_PRTY_ERR_V(1U)\n\n#define MPS_DM_PRTY_ERR_S    7\n#define MPS_DM_PRTY_ERR_V(x) ((x) << MPS_DM_PRTY_ERR_S)\n#define MPS_DM_PRTY_ERR_F    MPS_DM_PRTY_ERR_V(1U)\n\n#define TXFIFO_PRTY_ERR_S    1\n#define TXFIFO_PRTY_ERR_V(x) ((x) << TXFIFO_PRTY_ERR_S)\n#define TXFIFO_PRTY_ERR_F    TXFIFO_PRTY_ERR_V(1U)\n\n#define RXFIFO_PRTY_ERR_S    0\n#define RXFIFO_PRTY_ERR_V(x) ((x) << RXFIFO_PRTY_ERR_S)\n#define RXFIFO_PRTY_ERR_F    RXFIFO_PRTY_ERR_V(1U)\n\n#define XGMAC_PORT_CFG2_A 0x1018\n\n#define PATEN_S    18\n#define PATEN_V(x) ((x) << PATEN_S)\n#define PATEN_F    PATEN_V(1U)\n\n#define MAGICEN_S    17\n#define MAGICEN_V(x) ((x) << MAGICEN_S)\n#define MAGICEN_F    MAGICEN_V(1U)\n\n#define XGMAC_PORT_MAGIC_MACID_LO 0x1024\n#define XGMAC_PORT_MAGIC_MACID_HI 0x1028\n\n#define XGMAC_PORT_EPIO_DATA0_A 0x10c0\n#define XGMAC_PORT_EPIO_DATA1_A 0x10c4\n#define XGMAC_PORT_EPIO_DATA2_A 0x10c8\n#define XGMAC_PORT_EPIO_DATA3_A 0x10cc\n#define XGMAC_PORT_EPIO_OP_A 0x10d0\n\n#define EPIOWR_S    8\n#define EPIOWR_V(x) ((x) << EPIOWR_S)\n#define EPIOWR_F    EPIOWR_V(1U)\n\n#define ADDRESS_S    0\n#define ADDRESS_V(x) ((x) << ADDRESS_S)\n\n#define MAC_PORT_INT_CAUSE_A 0x8dc\n#define XGMAC_PORT_INT_CAUSE_A 0x10dc\n\n#define TP_TX_MOD_QUEUE_REQ_MAP_A 0x7e28\n\n#define TP_TX_MOD_QUEUE_WEIGHT0_A 0x7e30\n#define TP_TX_MOD_CHANNEL_WEIGHT_A 0x7e34\n\n#define TX_MOD_QUEUE_REQ_MAP_S    0\n#define TX_MOD_QUEUE_REQ_MAP_V(x) ((x) << TX_MOD_QUEUE_REQ_MAP_S)\n\n#define TX_MODQ_WEIGHT3_S    24\n#define TX_MODQ_WEIGHT3_V(x) ((x) << TX_MODQ_WEIGHT3_S)\n\n#define TX_MODQ_WEIGHT2_S    16\n#define TX_MODQ_WEIGHT2_V(x) ((x) << TX_MODQ_WEIGHT2_S)\n\n#define TX_MODQ_WEIGHT1_S    8\n#define TX_MODQ_WEIGHT1_V(x) ((x) << TX_MODQ_WEIGHT1_S)\n\n#define TX_MODQ_WEIGHT0_S    0\n#define TX_MODQ_WEIGHT0_V(x) ((x) << TX_MODQ_WEIGHT0_S)\n\n#define TP_TX_SCHED_HDR_A 0x23\n#define TP_TX_SCHED_FIFO_A 0x24\n#define TP_TX_SCHED_PCMD_A 0x25\n\n#define NUM_MPS_CLS_SRAM_L_INSTANCES 336\n#define NUM_MPS_T5_CLS_SRAM_L_INSTANCES 512\n\n#define T5_PORT0_BASE 0x30000\n#define T5_PORT_STRIDE 0x4000\n#define T5_PORT_BASE(idx) (T5_PORT0_BASE + (idx) * T5_PORT_STRIDE)\n#define T5_PORT_REG(idx, reg) (T5_PORT_BASE(idx) + (reg))\n\n#define MC_0_BASE_ADDR 0x40000\n#define MC_1_BASE_ADDR 0x48000\n#define MC_STRIDE (MC_1_BASE_ADDR - MC_0_BASE_ADDR)\n#define MC_REG(reg, idx) (reg + MC_STRIDE * idx)\n\n#define MC_P_BIST_CMD_A\t\t\t0x41400\n#define MC_P_BIST_CMD_ADDR_A\t\t0x41404\n#define MC_P_BIST_CMD_LEN_A\t\t0x41408\n#define MC_P_BIST_DATA_PATTERN_A\t0x4140c\n#define MC_P_BIST_STATUS_RDATA_A\t0x41488\n\n#define EDC_T50_BASE_ADDR\t\t0x50000\n\n#define EDC_H_BIST_CMD_A\t\t0x50004\n#define EDC_H_BIST_CMD_ADDR_A\t\t0x50008\n#define EDC_H_BIST_CMD_LEN_A\t\t0x5000c\n#define EDC_H_BIST_DATA_PATTERN_A\t0x50010\n#define EDC_H_BIST_STATUS_RDATA_A\t0x50028\n\n#define EDC_H_ECC_ERR_ADDR_A\t\t0x50084\n#define EDC_T51_BASE_ADDR\t\t0x50800\n\n#define EDC_T5_STRIDE (EDC_T51_BASE_ADDR - EDC_T50_BASE_ADDR)\n#define EDC_T5_REG(reg, idx) (reg + EDC_T5_STRIDE * idx)\n\n#define PL_VF_REV_A 0x4\n#define PL_VF_WHOAMI_A 0x0\n#define PL_VF_REVISION_A 0x8\n\n \n#define CIM_HOST_ACC_CTRL_A\t0x7b50\n#define CIM_HOST_ACC_DATA_A\t0x7b54\n#define UP_UP_DBG_LA_CFG_A\t0x140\n#define UP_UP_DBG_LA_DATA_A\t0x144\n\n#define HOSTBUSY_S\t17\n#define HOSTBUSY_V(x)\t((x) << HOSTBUSY_S)\n#define HOSTBUSY_F\tHOSTBUSY_V(1U)\n\n#define HOSTWRITE_S\t16\n#define HOSTWRITE_V(x)\t((x) << HOSTWRITE_S)\n#define HOSTWRITE_F\tHOSTWRITE_V(1U)\n\n#define CIM_IBQ_DBG_CFG_A 0x7b60\n\n#define IBQDBGADDR_S    16\n#define IBQDBGADDR_M    0xfffU\n#define IBQDBGADDR_V(x) ((x) << IBQDBGADDR_S)\n#define IBQDBGADDR_G(x) (((x) >> IBQDBGADDR_S) & IBQDBGADDR_M)\n\n#define IBQDBGBUSY_S    1\n#define IBQDBGBUSY_V(x) ((x) << IBQDBGBUSY_S)\n#define IBQDBGBUSY_F    IBQDBGBUSY_V(1U)\n\n#define IBQDBGEN_S    0\n#define IBQDBGEN_V(x) ((x) << IBQDBGEN_S)\n#define IBQDBGEN_F    IBQDBGEN_V(1U)\n\n#define CIM_OBQ_DBG_CFG_A 0x7b64\n\n#define OBQDBGADDR_S    16\n#define OBQDBGADDR_M    0xfffU\n#define OBQDBGADDR_V(x) ((x) << OBQDBGADDR_S)\n#define OBQDBGADDR_G(x) (((x) >> OBQDBGADDR_S) & OBQDBGADDR_M)\n\n#define OBQDBGBUSY_S    1\n#define OBQDBGBUSY_V(x) ((x) << OBQDBGBUSY_S)\n#define OBQDBGBUSY_F    OBQDBGBUSY_V(1U)\n\n#define OBQDBGEN_S    0\n#define OBQDBGEN_V(x) ((x) << OBQDBGEN_S)\n#define OBQDBGEN_F    OBQDBGEN_V(1U)\n\n#define CIM_IBQ_DBG_DATA_A 0x7b68\n#define CIM_OBQ_DBG_DATA_A 0x7b6c\n#define CIM_DEBUGCFG_A 0x7b70\n#define CIM_DEBUGSTS_A 0x7b74\n\n#define POLADBGRDPTR_S\t\t23\n#define POLADBGRDPTR_M\t\t0x1ffU\n#define POLADBGRDPTR_V(x)\t((x) << POLADBGRDPTR_S)\n\n#define POLADBGWRPTR_S\t\t16\n#define POLADBGWRPTR_M\t\t0x1ffU\n#define POLADBGWRPTR_G(x)\t(((x) >> POLADBGWRPTR_S) & POLADBGWRPTR_M)\n\n#define PILADBGRDPTR_S\t\t14\n#define PILADBGRDPTR_M\t\t0x1ffU\n#define PILADBGRDPTR_V(x)\t((x) << PILADBGRDPTR_S)\n\n#define PILADBGWRPTR_S\t\t0\n#define PILADBGWRPTR_M\t\t0x1ffU\n#define PILADBGWRPTR_G(x)\t(((x) >> PILADBGWRPTR_S) & PILADBGWRPTR_M)\n\n#define LADBGEN_S\t12\n#define LADBGEN_V(x)\t((x) << LADBGEN_S)\n#define LADBGEN_F\tLADBGEN_V(1U)\n\n#define CIM_PO_LA_DEBUGDATA_A 0x7b78\n#define CIM_PI_LA_DEBUGDATA_A 0x7b7c\n#define CIM_PO_LA_MADEBUGDATA_A\t0x7b80\n#define CIM_PI_LA_MADEBUGDATA_A\t0x7b84\n\n#define UPDBGLARDEN_S\t\t1\n#define UPDBGLARDEN_V(x)\t((x) << UPDBGLARDEN_S)\n#define UPDBGLARDEN_F\t\tUPDBGLARDEN_V(1U)\n\n#define UPDBGLAEN_S\t0\n#define UPDBGLAEN_V(x)\t((x) << UPDBGLAEN_S)\n#define UPDBGLAEN_F\tUPDBGLAEN_V(1U)\n\n#define UPDBGLARDPTR_S\t\t2\n#define UPDBGLARDPTR_M\t\t0xfffU\n#define UPDBGLARDPTR_V(x)\t((x) << UPDBGLARDPTR_S)\n\n#define UPDBGLAWRPTR_S    16\n#define UPDBGLAWRPTR_M    0xfffU\n#define UPDBGLAWRPTR_G(x) (((x) >> UPDBGLAWRPTR_S) & UPDBGLAWRPTR_M)\n\n#define UPDBGLACAPTPCONLY_S\t30\n#define UPDBGLACAPTPCONLY_V(x)\t((x) << UPDBGLACAPTPCONLY_S)\n#define UPDBGLACAPTPCONLY_F\tUPDBGLACAPTPCONLY_V(1U)\n\n#define CIM_QUEUE_CONFIG_REF_A 0x7b48\n#define CIM_QUEUE_CONFIG_CTRL_A 0x7b4c\n\n#define CIMQSIZE_S    24\n#define CIMQSIZE_M    0x3fU\n#define CIMQSIZE_G(x) (((x) >> CIMQSIZE_S) & CIMQSIZE_M)\n\n#define CIMQBASE_S    16\n#define CIMQBASE_M    0x3fU\n#define CIMQBASE_G(x) (((x) >> CIMQBASE_S) & CIMQBASE_M)\n\n#define QUEFULLTHRSH_S    0\n#define QUEFULLTHRSH_M    0x1ffU\n#define QUEFULLTHRSH_G(x) (((x) >> QUEFULLTHRSH_S) & QUEFULLTHRSH_M)\n\n#define UP_IBQ_0_RDADDR_A 0x10\n#define UP_IBQ_0_SHADOW_RDADDR_A 0x280\n#define UP_OBQ_0_REALADDR_A 0x104\n#define UP_OBQ_0_SHADOW_REALADDR_A 0x394\n\n#define IBQRDADDR_S    0\n#define IBQRDADDR_M    0x1fffU\n#define IBQRDADDR_G(x) (((x) >> IBQRDADDR_S) & IBQRDADDR_M)\n\n#define IBQWRADDR_S    0\n#define IBQWRADDR_M    0x1fffU\n#define IBQWRADDR_G(x) (((x) >> IBQWRADDR_S) & IBQWRADDR_M)\n\n#define QUERDADDR_S    0\n#define QUERDADDR_M    0x7fffU\n#define QUERDADDR_G(x) (((x) >> QUERDADDR_S) & QUERDADDR_M)\n\n#define QUEREMFLITS_S    0\n#define QUEREMFLITS_M    0x7ffU\n#define QUEREMFLITS_G(x) (((x) >> QUEREMFLITS_S) & QUEREMFLITS_M)\n\n#define QUEEOPCNT_S    16\n#define QUEEOPCNT_M    0xfffU\n#define QUEEOPCNT_G(x) (((x) >> QUEEOPCNT_S) & QUEEOPCNT_M)\n\n#define QUESOPCNT_S    0\n#define QUESOPCNT_M    0xfffU\n#define QUESOPCNT_G(x) (((x) >> QUESOPCNT_S) & QUESOPCNT_M)\n\n#define OBQSELECT_S    4\n#define OBQSELECT_V(x) ((x) << OBQSELECT_S)\n#define OBQSELECT_F    OBQSELECT_V(1U)\n\n#define IBQSELECT_S    3\n#define IBQSELECT_V(x) ((x) << IBQSELECT_S)\n#define IBQSELECT_F    IBQSELECT_V(1U)\n\n#define QUENUMSELECT_S    0\n#define QUENUMSELECT_V(x) ((x) << QUENUMSELECT_S)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}