vendor_name = ModelSim
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/somador.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/somador.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/ALU.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/ram_data.mif
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/datapath.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/datapath.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/mux1.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/decode.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/decode.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/control_block.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/control_unity.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/contador.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/contador.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/control_unity.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/rom_data.mif
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/ram.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/ram.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/rom.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/rom.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/ram_test.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/processador.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/rom_test.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/BINBCD16.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/ADD3.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/seg7.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/DIV.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/db/processador.cbx.xml
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/db/altsyncram_1281.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/db/decode_c8f.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/db/cntr_7oi.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/db/add_sub_rlh.tdf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/db/altsyncram_u792.tdf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processador_4/db/altsyncram_okd1.tdf
design_name = processador
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a0 , DM|altsyncram_component|auto_generated|ram_block1a0, processador, 1
instance = comp, \BO|bank|data_rtl_1|auto_generated|ram_block1a0 , BO|bank|data_rtl_1|auto_generated|ram_block1a0, processador, 1
instance = comp, \div|Add0~0 , div|Add0~0, processador, 1
instance = comp, \div|Add0~4 , div|Add0~4, processador, 1
instance = comp, \div|Add0~8 , div|Add0~8, processador, 1
instance = comp, \div|Add0~10 , div|Add0~10, processador, 1
instance = comp, \div|Add0~12 , div|Add0~12, processador, 1
instance = comp, \div|Add0~22 , div|Add0~22, processador, 1
instance = comp, \div|Add0~30 , div|Add0~30, processador, 1
instance = comp, \BINBDC|add2|ADD3_out[2]~0 , BINBDC|add2|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add4|ADD3_out[2]~0 , BINBDC|add4|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add5|ADD3_out[2]~0 , BINBDC|add5|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add6|ADD3_out[2]~0 , BINBDC|add6|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add7|ADD3_out[2]~0 , BINBDC|add7|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add8|ADD3_out[2]~0 , BINBDC|add8|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add9|ADD3_out[2]~0 , BINBDC|add9|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add10|ADD3_out[0] , BINBDC|add10|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add11|ADD3_out[1]~1 , BINBDC|add11|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add0|ADD3_out[3]~0 , BINBDC|add0|ADD3_out[3]~0, processador, 1
instance = comp, \BINBDC|add14|ADD3_out[0]~2 , BINBDC|add14|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add5|ADD3_out[3] , BINBDC|add5|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add16|ADD3_out[0]~2 , BINBDC|add16|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add17|ADD3_out[0]~2 , BINBDC|add17|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add18|ADD3_out[2]~0 , BINBDC|add18|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add19|ADD3_out[0]~2 , BINBDC|add19|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add20|ADD3_out[0]~2 , BINBDC|add20|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add21|ADD3_out[0] , BINBDC|add21|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add15|ADD3_out[3]~3 , BINBDC|add15|ADD3_out[3]~3, processador, 1
instance = comp, \BINBDC|add24|ADD3_out[2]~0 , BINBDC|add24|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add25|ADD3_out[2]~0 , BINBDC|add25|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add26|ADD3_out[0]~2 , BINBDC|add26|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add27|ADD3_out[2]~0 , BINBDC|add27|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add21|ADD3_out[3] , BINBDC|add21|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add24|ADD3_out[3]~3 , BINBDC|add24|ADD3_out[3]~3, processador, 1
instance = comp, \BINBDC|add31|ADD3_out[2]~0 , BINBDC|add31|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add28|ADD3_out[3] , BINBDC|add28|ADD3_out[3], processador, 1
instance = comp, \CU|IR|data_out[10] , CU|IR|data_out[10], processador, 1
instance = comp, \CU|IR|data_out[11] , CU|IR|data_out[11], processador, 1
instance = comp, \CU|IR|data_out[4] , CU|IR|data_out[4], processador, 1
instance = comp, \CU|IR|data_out[3] , CU|IR|data_out[3], processador, 1
instance = comp, \div|cnt[2] , div|cnt[2], processador, 1
instance = comp, \div|Equal0~0 , div|Equal0~0, processador, 1
instance = comp, \div|cnt[6] , div|cnt[6], processador, 1
instance = comp, \div|cnt~2 , div|cnt~2, processador, 1
instance = comp, \clk~I , clk, processador, 1
instance = comp, \clk~clkctrl , clk~clkctrl, processador, 1
instance = comp, \CU|IR|data_out[3]~feeder , CU|IR|data_out[3]~feeder, processador, 1
instance = comp, \CU|IR|data_out[10]~feeder , CU|IR|data_out[10]~feeder, processador, 1
instance = comp, \CU|IR|data_out[11]~feeder , CU|IR|data_out[11]~feeder, processador, 1
instance = comp, \div|Add0~34 , div|Add0~34, processador, 1
instance = comp, \div|Add0~36 , div|Add0~36, processador, 1
instance = comp, \div|cnt~1 , div|cnt~1, processador, 1
instance = comp, \div|cnt[5] , div|cnt[5], processador, 1
instance = comp, \div|cnt~0 , div|cnt~0, processador, 1
instance = comp, \div|cnt[4] , div|cnt[4], processador, 1
instance = comp, \div|cnt~3 , div|cnt~3, processador, 1
instance = comp, \div|cnt[0] , div|cnt[0], processador, 1
instance = comp, \div|Add0~2 , div|Add0~2, processador, 1
instance = comp, \div|cnt[1] , div|cnt[1], processador, 1
instance = comp, \div|Add0~6 , div|Add0~6, processador, 1
instance = comp, \div|cnt[3] , div|cnt[3], processador, 1
instance = comp, \div|Add0~14 , div|Add0~14, processador, 1
instance = comp, \div|cnt[7] , div|cnt[7], processador, 1
instance = comp, \div|Add0~16 , div|Add0~16, processador, 1
instance = comp, \div|cnt~4 , div|cnt~4, processador, 1
instance = comp, \div|cnt[8] , div|cnt[8], processador, 1
instance = comp, \div|cnt~5 , div|cnt~5, processador, 1
instance = comp, \div|cnt[11] , div|cnt[11], processador, 1
instance = comp, \div|Add0~18 , div|Add0~18, processador, 1
instance = comp, \div|cnt[9] , div|cnt[9], processador, 1
instance = comp, \div|Add0~20 , div|Add0~20, processador, 1
instance = comp, \div|cnt[10] , div|cnt[10], processador, 1
instance = comp, \div|Equal0~2 , div|Equal0~2, processador, 1
instance = comp, \div|Equal0~1 , div|Equal0~1, processador, 1
instance = comp, \div|Add0~24 , div|Add0~24, processador, 1
instance = comp, \div|cnt~6 , div|cnt~6, processador, 1
instance = comp, \div|cnt[12] , div|cnt[12], processador, 1
instance = comp, \div|Add0~26 , div|Add0~26, processador, 1
instance = comp, \div|cnt[13] , div|cnt[13], processador, 1
instance = comp, \div|Add0~28 , div|Add0~28, processador, 1
instance = comp, \div|cnt[14] , div|cnt[14], processador, 1
instance = comp, \div|Equal0~3 , div|Equal0~3, processador, 1
instance = comp, \div|Equal0~4 , div|Equal0~4, processador, 1
instance = comp, \div|cnt~9 , div|cnt~9, processador, 1
instance = comp, \div|cnt[18] , div|cnt[18], processador, 1
instance = comp, \div|Add0~38 , div|Add0~38, processador, 1
instance = comp, \div|cnt[19] , div|cnt[19], processador, 1
instance = comp, \div|Add0~40 , div|Add0~40, processador, 1
instance = comp, \div|cnt~8 , div|cnt~8, processador, 1
instance = comp, \div|cnt[20] , div|cnt[20], processador, 1
instance = comp, \div|cnt~7 , div|cnt~7, processador, 1
instance = comp, \div|cnt[15] , div|cnt[15], processador, 1
instance = comp, \div|Add0~32 , div|Add0~32, processador, 1
instance = comp, \div|cnt[17] , div|cnt[17], processador, 1
instance = comp, \div|cnt[16] , div|cnt[16], processador, 1
instance = comp, \div|Equal0~5 , div|Equal0~5, processador, 1
instance = comp, \div|ax~0 , div|ax~0, processador, 1
instance = comp, \div|ax , div|ax, processador, 1
instance = comp, \div|ax~clkctrl , div|ax~clkctrl, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0, processador, 1
instance = comp, \~GND , ~GND, processador, 1
instance = comp, \CU|BC|y_present.start~feeder , CU|BC|y_present.start~feeder, processador, 1
instance = comp, \r~I , r, processador, 1
instance = comp, \r~clkctrl , r~clkctrl, processador, 1
instance = comp, \CU|BC|y_present.start , CU|BC|y_present.start, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|_~0 , CU|PC|LPM_COUNTER_component|auto_generated|_~0, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] , CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0], processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] , CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1], processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] , CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2], processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] , CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3], processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4] , CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4], processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5 , CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5] , CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5], processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6 , CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6] , CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6], processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7 , CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7, processador, 1
instance = comp, \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7] , CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7], processador, 1
instance = comp, \IM|altsyncram_component|auto_generated|ram_block1a0 , IM|altsyncram_component|auto_generated|ram_block1a0, processador, 1
instance = comp, \CU|IR|data_out[13] , CU|IR|data_out[13], processador, 1
instance = comp, \CU|IR|data_out[14] , CU|IR|data_out[14], processador, 1
instance = comp, \CU|BC|Selector11~1 , CU|BC|Selector11~1, processador, 1
instance = comp, \CU|IR|data_out[12]~feeder , CU|IR|data_out[12]~feeder, processador, 1
instance = comp, \CU|IR|data_out[12] , CU|IR|data_out[12], processador, 1
instance = comp, \CU|BC|y_next.sum1~0 , CU|BC|y_next.sum1~0, processador, 1
instance = comp, \CU|BC|comb~1 , CU|BC|comb~1, processador, 1
instance = comp, \CU|BC|y_next.sum1_318 , CU|BC|y_next.sum1_318, processador, 1
instance = comp, \CU|BC|y_present.sum1 , CU|BC|y_present.sum1, processador, 1
instance = comp, \CU|BC|y_next.sum2_306 , CU|BC|y_next.sum2_306, processador, 1
instance = comp, \CU|BC|y_present.sum2 , CU|BC|y_present.sum2, processador, 1
instance = comp, \CU|BC|y_next.decoding_387 , CU|BC|y_next.decoding_387, processador, 1
instance = comp, \CU|BC|y_present.decoding , CU|BC|y_present.decoding, processador, 1
instance = comp, \CU|BC|y_next.store1~0 , CU|BC|y_next.store1~0, processador, 1
instance = comp, \CU|BC|comb~2 , CU|BC|comb~2, processador, 1
instance = comp, \CU|BC|y_next.store1_345 , CU|BC|y_next.store1_345, processador, 1
instance = comp, \CU|BC|y_present.store1~feeder , CU|BC|y_present.store1~feeder, processador, 1
instance = comp, \CU|BC|y_present.store1 , CU|BC|y_present.store1, processador, 1
instance = comp, \CU|BC|y_next.store2_333 , CU|BC|y_next.store2_333, processador, 1
instance = comp, \CU|BC|y_present.store2 , CU|BC|y_present.store2, processador, 1
instance = comp, \CU|BC|WideOr0~0 , CU|BC|WideOr0~0, processador, 1
instance = comp, \CU|BC|y_next.search_402 , CU|BC|y_next.search_402, processador, 1
instance = comp, \CU|BC|y_present.search , CU|BC|y_present.search, processador, 1
instance = comp, \CU|BC|y_present.search~clkctrl , CU|BC|y_present.search~clkctrl, processador, 1
instance = comp, \CU|IR|data_out[15] , CU|IR|data_out[15], processador, 1
instance = comp, \CU|BC|Selector11~0 , CU|BC|Selector11~0, processador, 1
instance = comp, \CU|BC|Selector11~0clkctrl , CU|BC|Selector11~0clkctrl, processador, 1
instance = comp, \CU|BC|comb~0 , CU|BC|comb~0, processador, 1
instance = comp, \CU|BC|y_next.load1~0 , CU|BC|y_next.load1~0, processador, 1
instance = comp, \CU|BC|y_next.load1_372 , CU|BC|y_next.load1_372, processador, 1
instance = comp, \CU|BC|y_present.load1 , CU|BC|y_present.load1, processador, 1
instance = comp, \CU|BC|y_next.load2_360 , CU|BC|y_next.load2_360, processador, 1
instance = comp, \CU|BC|y_present.load2 , CU|BC|y_present.load2, processador, 1
instance = comp, \CU|BC|RF_W_wr , CU|BC|RF_W_wr, processador, 1
instance = comp, \CU|BC|RF_Rp_rd , CU|BC|RF_Rp_rd, processador, 1
instance = comp, \CU|IR|data_out[0]~feeder , CU|IR|data_out[0]~feeder, processador, 1
instance = comp, \CU|IR|data_out[0] , CU|IR|data_out[0], processador, 1
instance = comp, \CU|BC|D_addr[0]~0 , CU|BC|D_addr[0]~0, processador, 1
instance = comp, \CU|IR|data_out[1] , CU|IR|data_out[1], processador, 1
instance = comp, \CU|BC|D_addr[1]~1 , CU|BC|D_addr[1]~1, processador, 1
instance = comp, \CU|IR|data_out[2]~feeder , CU|IR|data_out[2]~feeder, processador, 1
instance = comp, \CU|IR|data_out[2] , CU|IR|data_out[2], processador, 1
instance = comp, \CU|BC|D_addr[2]~2 , CU|BC|D_addr[2]~2, processador, 1
instance = comp, \CU|BC|D_addr[3]~3 , CU|BC|D_addr[3]~3, processador, 1
instance = comp, \CU|BC|D_addr[4]~4 , CU|BC|D_addr[4]~4, processador, 1
instance = comp, \CU|IR|data_out[5]~feeder , CU|IR|data_out[5]~feeder, processador, 1
instance = comp, \CU|IR|data_out[5] , CU|IR|data_out[5], processador, 1
instance = comp, \CU|BC|D_addr[5]~5 , CU|BC|D_addr[5]~5, processador, 1
instance = comp, \CU|IR|data_out[6]~feeder , CU|IR|data_out[6]~feeder, processador, 1
instance = comp, \CU|IR|data_out[6] , CU|IR|data_out[6], processador, 1
instance = comp, \CU|BC|D_addr[6]~6 , CU|BC|D_addr[6]~6, processador, 1
instance = comp, \CU|IR|data_out[7]~feeder , CU|IR|data_out[7]~feeder, processador, 1
instance = comp, \CU|IR|data_out[7] , CU|IR|data_out[7], processador, 1
instance = comp, \CU|BC|D_addr[7]~7 , CU|BC|D_addr[7]~7, processador, 1
instance = comp, \addr_in[0]~I , addr_in[0], processador, 1
instance = comp, \addr_in[1]~I , addr_in[1], processador, 1
instance = comp, \addr_in[2]~I , addr_in[2], processador, 1
instance = comp, \addr_in[3]~I , addr_in[3], processador, 1
instance = comp, \addr_in[4]~I , addr_in[4], processador, 1
instance = comp, \addr_in[5]~I , addr_in[5], processador, 1
instance = comp, \addr_in[6]~I , addr_in[6], processador, 1
instance = comp, \addr_in[7]~I , addr_in[7], processador, 1
instance = comp, \CU|IR|data_out[8]~feeder , CU|IR|data_out[8]~feeder, processador, 1
instance = comp, \CU|IR|data_out[8] , CU|IR|data_out[8], processador, 1
instance = comp, \CU|BC|RF_W_addr[0]~0 , CU|BC|RF_W_addr[0]~0, processador, 1
instance = comp, \CU|IR|data_out[9]~feeder , CU|IR|data_out[9]~feeder, processador, 1
instance = comp, \CU|IR|data_out[9] , CU|IR|data_out[9], processador, 1
instance = comp, \CU|BC|RF_W_addr[1]~1 , CU|BC|RF_W_addr[1]~1, processador, 1
instance = comp, \CU|BC|RF_W_addr[2]~2 , CU|BC|RF_W_addr[2]~2, processador, 1
instance = comp, \CU|BC|RF_W_addr[3]~3 , CU|BC|RF_W_addr[3]~3, processador, 1
instance = comp, \CU|BC|RF_W_wr~0 , CU|BC|RF_W_wr~0, processador, 1
instance = comp, \CU|BC|RF_Rp_addr[0]~0 , CU|BC|RF_Rp_addr[0]~0, processador, 1
instance = comp, \CU|BC|RF_Rp_addr[1]~1 , CU|BC|RF_Rp_addr[1]~1, processador, 1
instance = comp, \CU|BC|RF_Rp_addr[2]~2 , CU|BC|RF_Rp_addr[2]~2, processador, 1
instance = comp, \CU|BC|RF_Rp_addr[3]~3 , CU|BC|RF_Rp_addr[3]~3, processador, 1
instance = comp, \CU|BC|RF_s , CU|BC|RF_s, processador, 1
instance = comp, \CU|BC|RF_Rq_addr[0]~0 , CU|BC|RF_Rq_addr[0]~0, processador, 1
instance = comp, \CU|BC|RF_Rq_addr[1]~1 , CU|BC|RF_Rq_addr[1]~1, processador, 1
instance = comp, \CU|BC|RF_Rq_addr[2]~2 , CU|BC|RF_Rq_addr[2]~2, processador, 1
instance = comp, \CU|BC|RF_Rq_addr[3]~3 , CU|BC|RF_Rq_addr[3]~3, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34, processador, 1
instance = comp, \BO|bank|data_rtl_0|auto_generated|ram_block1a0 , BO|bank|data_rtl_0|auto_generated|ram_block1a0, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32, processador, 1
instance = comp, \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48 , BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48, processador, 1
instance = comp, \BINBDC|add1|ADD3_out[2]~0 , BINBDC|add1|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add1|ADD3_out[1]~1 , BINBDC|add1|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add1|ADD3_out[0] , BINBDC|add1|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add2|ADD3_out[1]~1 , BINBDC|add2|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add2|ADD3_out[0] , BINBDC|add2|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add3_3|ADD3_out[1]~1 , BINBDC|add3_3|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add3_3|ADD3_out[2]~0 , BINBDC|add3_3|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add3_3|ADD3_out[0] , BINBDC|add3_3|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add4|ADD3_out[1]~1 , BINBDC|add4|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add4|ADD3_out[0] , BINBDC|add4|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add5|ADD3_out[1]~1 , BINBDC|add5|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add5|ADD3_out[0] , BINBDC|add5|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add6|ADD3_out[1]~1 , BINBDC|add6|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add6|ADD3_out[0] , BINBDC|add6|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add7|ADD3_out[1]~1 , BINBDC|add7|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add7|ADD3_out[0] , BINBDC|add7|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add8|ADD3_out[0] , BINBDC|add8|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add8|ADD3_out[1]~1 , BINBDC|add8|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add9|ADD3_out[1]~1 , BINBDC|add9|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add9|ADD3_out[0] , BINBDC|add9|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add10|ADD3_out[2]~0 , BINBDC|add10|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add10|ADD3_out[1]~1 , BINBDC|add10|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add11|ADD3_out[0] , BINBDC|add11|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add11|ADD3_out[2]~0 , BINBDC|add11|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add12|ADD3_out[1]~1 , BINBDC|add12|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add12|ADD3_out[0] , BINBDC|add12|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add12|ADD3_out[2]~0 , BINBDC|add12|ADD3_out[2]~0, processador, 1
instance = comp, \disp1|SD~0 , disp1|SD~0, processador, 1
instance = comp, \disp1|SD~1 , disp1|SD~1, processador, 1
instance = comp, \disp1|SD~2 , disp1|SD~2, processador, 1
instance = comp, \disp1|SD~3 , disp1|SD~3, processador, 1
instance = comp, \disp1|SD~4 , disp1|SD~4, processador, 1
instance = comp, \disp1|SD~5 , disp1|SD~5, processador, 1
instance = comp, \disp1|SD~6 , disp1|SD~6, processador, 1
instance = comp, \BINBDC|add3_3|ADD3_out[3]~2 , BINBDC|add3_3|ADD3_out[3]~2, processador, 1
instance = comp, \BINBDC|add2|ADD3_out[3] , BINBDC|add2|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add1|ADD3_out[3]~2 , BINBDC|add1|ADD3_out[3]~2, processador, 1
instance = comp, \BINBDC|add14|ADD3_out[1]~1 , BINBDC|add14|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add4|ADD3_out[3] , BINBDC|add4|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add14|ADD3_out[2]~0 , BINBDC|add14|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add15|ADD3_out[0]~2 , BINBDC|add15|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add15|ADD3_out[1]~1 , BINBDC|add15|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add15|ADD3_out[2]~0 , BINBDC|add15|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add16|ADD3_out[1]~1 , BINBDC|add16|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add6|ADD3_out[3]~2 , BINBDC|add6|ADD3_out[3]~2, processador, 1
instance = comp, \BINBDC|add16|ADD3_out[2]~0 , BINBDC|add16|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add17|ADD3_out[1]~1 , BINBDC|add17|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add7|ADD3_out[3] , BINBDC|add7|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add17|ADD3_out[2]~0 , BINBDC|add17|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add18|ADD3_out[1]~1 , BINBDC|add18|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add18|ADD3_out[0] , BINBDC|add18|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add8|ADD3_out[3] , BINBDC|add8|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add19|ADD3_out[1]~1 , BINBDC|add19|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add9|ADD3_out[3]~2 , BINBDC|add9|ADD3_out[3]~2, processador, 1
instance = comp, \BINBDC|add19|ADD3_out[2]~0 , BINBDC|add19|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add20|ADD3_out[1]~1 , BINBDC|add20|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add10|ADD3_out[3] , BINBDC|add10|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add20|ADD3_out[2]~0 , BINBDC|add20|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add21|ADD3_out[1]~1 , BINBDC|add21|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add11|ADD3_out[3] , BINBDC|add11|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add21|ADD3_out[2]~0 , BINBDC|add21|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add22|ADD3_out[2]~0 , BINBDC|add22|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add22|ADD3_out[1]~2 , BINBDC|add22|ADD3_out[1]~2, processador, 1
instance = comp, \BINBDC|add12|ADD3_out[3]~2 , BINBDC|add12|ADD3_out[3]~2, processador, 1
instance = comp, \BINBDC|add22|ADD3_out[0]~1 , BINBDC|add22|ADD3_out[0]~1, processador, 1
instance = comp, \disp2|SD~0 , disp2|SD~0, processador, 1
instance = comp, \disp2|SD~1 , disp2|SD~1, processador, 1
instance = comp, \disp2|SD~2 , disp2|SD~2, processador, 1
instance = comp, \disp2|SD~3 , disp2|SD~3, processador, 1
instance = comp, \disp2|SD~4 , disp2|SD~4, processador, 1
instance = comp, \disp2|SD~5 , disp2|SD~5, processador, 1
instance = comp, \disp2|SD~6 , disp2|SD~6, processador, 1
instance = comp, \BINBDC|add16|ADD3_out[3] , BINBDC|add16|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add13|ADD3_out[3]~3 , BINBDC|add13|ADD3_out[3]~3, processador, 1
instance = comp, \BINBDC|add13|ADD3_out[3]~9 , BINBDC|add13|ADD3_out[3]~9, processador, 1
instance = comp, \BINBDC|add14|ADD3_out[3] , BINBDC|add14|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add24|ADD3_out[1]~1 , BINBDC|add24|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add17|ADD3_out[3] , BINBDC|add17|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add24|ADD3_out[0]~2 , BINBDC|add24|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add25|ADD3_out[0]~2 , BINBDC|add25|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add18|ADD3_out[3] , BINBDC|add18|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add25|ADD3_out[1]~1 , BINBDC|add25|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add26|ADD3_out[2]~0 , BINBDC|add26|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add19|ADD3_out[3] , BINBDC|add19|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add26|ADD3_out[1]~1 , BINBDC|add26|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add27|ADD3_out[0] , BINBDC|add27|ADD3_out[0], processador, 1
instance = comp, \BINBDC|add20|ADD3_out[3] , BINBDC|add20|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add27|ADD3_out[1]~1 , BINBDC|add27|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add28|ADD3_out[1]~1 , BINBDC|add28|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add28|ADD3_out[0]~2 , BINBDC|add28|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add28|ADD3_out[2]~0 , BINBDC|add28|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add29|ADD3_out[0]~1 , BINBDC|add29|ADD3_out[0]~1, processador, 1
instance = comp, \BINBDC|add29|ADD3_out[1]~2 , BINBDC|add29|ADD3_out[1]~2, processador, 1
instance = comp, \BINBDC|add22|ADD3_out[3] , BINBDC|add22|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add29|ADD3_out[2]~0 , BINBDC|add29|ADD3_out[2]~0, processador, 1
instance = comp, \disp3|SD~0 , disp3|SD~0, processador, 1
instance = comp, \disp3|SD~1 , disp3|SD~1, processador, 1
instance = comp, \disp3|SD~2 , disp3|SD~2, processador, 1
instance = comp, \disp3|SD~3 , disp3|SD~3, processador, 1
instance = comp, \disp3|SD~4 , disp3|SD~4, processador, 1
instance = comp, \disp3|SD~5 , disp3|SD~5, processador, 1
instance = comp, \disp3|SD~6 , disp3|SD~6, processador, 1
instance = comp, \BINBDC|add23|ADD3_out[3]~0 , BINBDC|add23|ADD3_out[3]~0, processador, 1
instance = comp, \BINBDC|add25|ADD3_out[3]~3 , BINBDC|add25|ADD3_out[3]~3, processador, 1
instance = comp, \BINBDC|add26|ADD3_out[3] , BINBDC|add26|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add31|ADD3_out[0]~2 , BINBDC|add31|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add31|ADD3_out[1]~1 , BINBDC|add31|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add27|ADD3_out[3] , BINBDC|add27|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add32|ADD3_out[1]~1 , BINBDC|add32|ADD3_out[1]~1, processador, 1
instance = comp, \BINBDC|add32|ADD3_out[0]~2 , BINBDC|add32|ADD3_out[0]~2, processador, 1
instance = comp, \BINBDC|add32|ADD3_out[2]~0 , BINBDC|add32|ADD3_out[2]~0, processador, 1
instance = comp, \BINBDC|add33|ADD3_out[0]~1 , BINBDC|add33|ADD3_out[0]~1, processador, 1
instance = comp, \BINBDC|add29|ADD3_out[3] , BINBDC|add29|ADD3_out[3], processador, 1
instance = comp, \BINBDC|add33|ADD3_out[1]~2 , BINBDC|add33|ADD3_out[1]~2, processador, 1
instance = comp, \BINBDC|add33|ADD3_out[2]~0 , BINBDC|add33|ADD3_out[2]~0, processador, 1
instance = comp, \disp4|SD~0 , disp4|SD~0, processador, 1
instance = comp, \disp4|SD~1 , disp4|SD~1, processador, 1
instance = comp, \disp4|SD~2 , disp4|SD~2, processador, 1
instance = comp, \disp4|SD~3 , disp4|SD~3, processador, 1
instance = comp, \disp4|SD~4 , disp4|SD~4, processador, 1
instance = comp, \disp4|SD~5 , disp4|SD~5, processador, 1
instance = comp, \disp4|SD~6 , disp4|SD~6, processador, 1
instance = comp, \hex0[0]~I , hex0[0], processador, 1
instance = comp, \hex0[1]~I , hex0[1], processador, 1
instance = comp, \hex0[2]~I , hex0[2], processador, 1
instance = comp, \hex0[3]~I , hex0[3], processador, 1
instance = comp, \hex0[4]~I , hex0[4], processador, 1
instance = comp, \hex0[5]~I , hex0[5], processador, 1
instance = comp, \hex0[6]~I , hex0[6], processador, 1
instance = comp, \hex1[0]~I , hex1[0], processador, 1
instance = comp, \hex1[1]~I , hex1[1], processador, 1
instance = comp, \hex1[2]~I , hex1[2], processador, 1
instance = comp, \hex1[3]~I , hex1[3], processador, 1
instance = comp, \hex1[4]~I , hex1[4], processador, 1
instance = comp, \hex1[5]~I , hex1[5], processador, 1
instance = comp, \hex1[6]~I , hex1[6], processador, 1
instance = comp, \hex2[0]~I , hex2[0], processador, 1
instance = comp, \hex2[1]~I , hex2[1], processador, 1
instance = comp, \hex2[2]~I , hex2[2], processador, 1
instance = comp, \hex2[3]~I , hex2[3], processador, 1
instance = comp, \hex2[4]~I , hex2[4], processador, 1
instance = comp, \hex2[5]~I , hex2[5], processador, 1
instance = comp, \hex2[6]~I , hex2[6], processador, 1
instance = comp, \hex3[0]~I , hex3[0], processador, 1
instance = comp, \hex3[1]~I , hex3[1], processador, 1
instance = comp, \hex3[2]~I , hex3[2], processador, 1
instance = comp, \hex3[3]~I , hex3[3], processador, 1
instance = comp, \hex3[4]~I , hex3[4], processador, 1
instance = comp, \hex3[5]~I , hex3[5], processador, 1
instance = comp, \hex3[6]~I , hex3[6], processador, 1
instance = comp, \rom_addr_t[0]~I , rom_addr_t[0], processador, 1
instance = comp, \rom_addr_t[1]~I , rom_addr_t[1], processador, 1
instance = comp, \rom_addr_t[2]~I , rom_addr_t[2], processador, 1
instance = comp, \rom_addr_t[3]~I , rom_addr_t[3], processador, 1
instance = comp, \rom_addr_t[4]~I , rom_addr_t[4], processador, 1
instance = comp, \rom_addr_t[5]~I , rom_addr_t[5], processador, 1
instance = comp, \rom_addr_t[6]~I , rom_addr_t[6], processador, 1
instance = comp, \rom_addr_t[7]~I , rom_addr_t[7], processador, 1
instance = comp, \rom_rd_t~I , rom_rd_t, processador, 1
instance = comp, \rom_data_t[0]~I , rom_data_t[0], processador, 1
instance = comp, \rom_data_t[1]~I , rom_data_t[1], processador, 1
instance = comp, \rom_data_t[2]~I , rom_data_t[2], processador, 1
instance = comp, \rom_data_t[3]~I , rom_data_t[3], processador, 1
instance = comp, \rom_data_t[4]~I , rom_data_t[4], processador, 1
instance = comp, \rom_data_t[5]~I , rom_data_t[5], processador, 1
instance = comp, \rom_data_t[6]~I , rom_data_t[6], processador, 1
instance = comp, \rom_data_t[7]~I , rom_data_t[7], processador, 1
instance = comp, \rom_data_t[8]~I , rom_data_t[8], processador, 1
instance = comp, \rom_data_t[9]~I , rom_data_t[9], processador, 1
instance = comp, \rom_data_t[10]~I , rom_data_t[10], processador, 1
instance = comp, \rom_data_t[11]~I , rom_data_t[11], processador, 1
instance = comp, \rom_data_t[12]~I , rom_data_t[12], processador, 1
instance = comp, \rom_data_t[13]~I , rom_data_t[13], processador, 1
instance = comp, \rom_data_t[14]~I , rom_data_t[14], processador, 1
instance = comp, \rom_data_t[15]~I , rom_data_t[15], processador, 1
instance = comp, \R_data_t[0]~I , R_data_t[0], processador, 1
instance = comp, \R_data_t[1]~I , R_data_t[1], processador, 1
instance = comp, \R_data_t[2]~I , R_data_t[2], processador, 1
instance = comp, \R_data_t[3]~I , R_data_t[3], processador, 1
instance = comp, \R_data_t[4]~I , R_data_t[4], processador, 1
instance = comp, \R_data_t[5]~I , R_data_t[5], processador, 1
instance = comp, \R_data_t[6]~I , R_data_t[6], processador, 1
instance = comp, \R_data_t[7]~I , R_data_t[7], processador, 1
instance = comp, \R_data_t[8]~I , R_data_t[8], processador, 1
instance = comp, \R_data_t[9]~I , R_data_t[9], processador, 1
instance = comp, \R_data_t[10]~I , R_data_t[10], processador, 1
instance = comp, \R_data_t[11]~I , R_data_t[11], processador, 1
instance = comp, \R_data_t[12]~I , R_data_t[12], processador, 1
instance = comp, \R_data_t[13]~I , R_data_t[13], processador, 1
instance = comp, \R_data_t[14]~I , R_data_t[14], processador, 1
instance = comp, \R_data_t[15]~I , R_data_t[15], processador, 1
instance = comp, \RAM_W_data_t[0]~I , RAM_W_data_t[0], processador, 1
instance = comp, \RAM_W_data_t[1]~I , RAM_W_data_t[1], processador, 1
instance = comp, \RAM_W_data_t[2]~I , RAM_W_data_t[2], processador, 1
instance = comp, \RAM_W_data_t[3]~I , RAM_W_data_t[3], processador, 1
instance = comp, \RAM_W_data_t[4]~I , RAM_W_data_t[4], processador, 1
instance = comp, \RAM_W_data_t[5]~I , RAM_W_data_t[5], processador, 1
instance = comp, \RAM_W_data_t[6]~I , RAM_W_data_t[6], processador, 1
instance = comp, \RAM_W_data_t[7]~I , RAM_W_data_t[7], processador, 1
instance = comp, \RAM_W_data_t[8]~I , RAM_W_data_t[8], processador, 1
instance = comp, \RAM_W_data_t[9]~I , RAM_W_data_t[9], processador, 1
instance = comp, \RAM_W_data_t[10]~I , RAM_W_data_t[10], processador, 1
instance = comp, \RAM_W_data_t[11]~I , RAM_W_data_t[11], processador, 1
instance = comp, \RAM_W_data_t[12]~I , RAM_W_data_t[12], processador, 1
instance = comp, \RAM_W_data_t[13]~I , RAM_W_data_t[13], processador, 1
instance = comp, \RAM_W_data_t[14]~I , RAM_W_data_t[14], processador, 1
instance = comp, \RAM_W_data_t[15]~I , RAM_W_data_t[15], processador, 1
instance = comp, \I_rd_t~I , I_rd_t, processador, 1
instance = comp, \RF_s_t~I , RF_s_t, processador, 1
instance = comp, \RF_W_wr_t~I , RF_W_wr_t, processador, 1
instance = comp, \RF_Rp_rd_t~I , RF_Rp_rd_t, processador, 1
instance = comp, \RF_Rq_rd_t~I , RF_Rq_rd_t, processador, 1
instance = comp, \alu_s0_t~I , alu_s0_t, processador, 1
instance = comp, \D_rd_t~I , D_rd_t, processador, 1
instance = comp, \D_wr_t~I , D_wr_t, processador, 1
instance = comp, \RF_W_addr_t[0]~I , RF_W_addr_t[0], processador, 1
instance = comp, \RF_W_addr_t[1]~I , RF_W_addr_t[1], processador, 1
instance = comp, \RF_W_addr_t[2]~I , RF_W_addr_t[2], processador, 1
instance = comp, \RF_W_addr_t[3]~I , RF_W_addr_t[3], processador, 1
instance = comp, \RF_Rp_addr_t[0]~I , RF_Rp_addr_t[0], processador, 1
instance = comp, \RF_Rp_addr_t[1]~I , RF_Rp_addr_t[1], processador, 1
instance = comp, \RF_Rp_addr_t[2]~I , RF_Rp_addr_t[2], processador, 1
instance = comp, \RF_Rp_addr_t[3]~I , RF_Rp_addr_t[3], processador, 1
instance = comp, \RF_Rq_addr_t[0]~I , RF_Rq_addr_t[0], processador, 1
instance = comp, \RF_Rq_addr_t[1]~I , RF_Rq_addr_t[1], processador, 1
instance = comp, \RF_Rq_addr_t[2]~I , RF_Rq_addr_t[2], processador, 1
instance = comp, \RF_Rq_addr_t[3]~I , RF_Rq_addr_t[3], processador, 1
instance = comp, \D_addr_t[0]~I , D_addr_t[0], processador, 1
instance = comp, \D_addr_t[1]~I , D_addr_t[1], processador, 1
instance = comp, \D_addr_t[2]~I , D_addr_t[2], processador, 1
instance = comp, \D_addr_t[3]~I , D_addr_t[3], processador, 1
instance = comp, \D_addr_t[4]~I , D_addr_t[4], processador, 1
instance = comp, \D_addr_t[5]~I , D_addr_t[5], processador, 1
instance = comp, \D_addr_t[6]~I , D_addr_t[6], processador, 1
instance = comp, \D_addr_t[7]~I , D_addr_t[7], processador, 1
