Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/IRRAM.v" in library work
Compiling verilog file "REG_FILE.v" in library work
Module <IRRAM> compiled
Compiling verilog file "ipcore_dir/DRAM.v" in library work
Module <REG_FILE> compiled
Compiling verilog file "ControlUnit.v" in library work
Module <DRAM> compiled
Compiling verilog file "BrUnit.v" in library work
Module <ControlUnit> compiled
Compiling verilog file "ALU.v" in library work
Module <BrUnit> compiled
Compiling verilog file "PredictUnit.v" in library work
Module <ALU> compiled
Compiling verilog file "MEM_WB.v" in library work
Module <PredictUnit> compiled
Compiling verilog file "MEM.v" in library work
Module <MEM_WB> compiled
Compiling verilog file "IF_ID.v" in library work
Module <MEM> compiled
Compiling verilog file "IF.v" in library work
Module <IF_ID> compiled
Compiling verilog file "ID_EX.v" in library work
Module <IF> compiled
Compiling verilog file "ID.v" in library work
Module <ID_EX> compiled
Compiling verilog file "HazardUnit.v" in library work
Module <ID> compiled
Compiling verilog file "EXE_MEM.v" in library work
Module <HazardUnit> compiled
Compiling verilog file "EXE.v" in library work
Module <EXE_MEM> compiled
Compiling verilog file "cpu.v" in library work
Module <EXE> compiled
Compiling verilog file "top.v" in library work
Module <CPU> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <IF> in library <work>.

Analyzing hierarchy for module <PredictUnit> in library <work>.

Analyzing hierarchy for module <IF_ID> in library <work>.

Analyzing hierarchy for module <ID> in library <work>.

Analyzing hierarchy for module <ID_EX> in library <work>.

Analyzing hierarchy for module <EXE> in library <work>.

Analyzing hierarchy for module <EXE_MEM> in library <work>.

Analyzing hierarchy for module <MEM> in library <work>.

Analyzing hierarchy for module <MEM_WB> in library <work>.

Analyzing hierarchy for module <HazardUnit> in library <work>.

Analyzing hierarchy for module <REG_FILE> in library <work>.

Analyzing hierarchy for module <ControlUnit> in library <work>.

Analyzing hierarchy for module <BrUnit> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <CPU> in library <work>.
WARNING:Xst:852 - "cpu.v" line 142: Unconnected input port 'PCF' of instance 'id_' is tied to GND.
Module <CPU> is correct for synthesis.
 
Analyzing module <IF> in library <work>.
Module <IF> is correct for synthesis.
 
Analyzing module <PredictUnit> in library <work>.
Module <PredictUnit> is correct for synthesis.
 
Analyzing module <IF_ID> in library <work>.
Module <IF_ID> is correct for synthesis.
 
Analyzing module <ID> in library <work>.
Module <ID> is correct for synthesis.
 
Analyzing module <REG_FILE> in library <work>.
Module <REG_FILE> is correct for synthesis.
 
Analyzing module <ControlUnit> in library <work>.
Module <ControlUnit> is correct for synthesis.
 
Analyzing module <BrUnit> in library <work>.
Module <BrUnit> is correct for synthesis.
 
Analyzing module <ID_EX> in library <work>.
Module <ID_EX> is correct for synthesis.
 
Analyzing module <EXE> in library <work>.
Module <EXE> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <EXE_MEM> in library <work>.
Module <EXE_MEM> is correct for synthesis.
 
Analyzing module <MEM> in library <work>.
Module <MEM> is correct for synthesis.
 
Analyzing module <MEM_WB> in library <work>.
Module <MEM_WB> is correct for synthesis.
 
Analyzing module <HazardUnit> in library <work>.
Module <HazardUnit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PredictUnit>.
    Related source file is "PredictUnit.v".
WARNING:Xst:647 - Input <InstrF<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PCPredictF>.
    Found 2-bit comparator greater for signal <PreBr$cmp_gt0000> created at line 56.
    Found 2-bit updown counter for signal <times>.
    Found 32-bit comparator equal for signal <times$cmp_eq0000> created at line 43.
    Found 32-bit comparator not equal for signal <times$cmp_ne0000> created at line 43.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <PredictUnit> synthesized.


Synthesizing Unit <IF_ID>.
    Related source file is "IF_ID.v".
    Found 32-bit register for signal <PCPlus4D>.
    Found 32-bit register for signal <InstrD>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <IF_ID> synthesized.


Synthesizing Unit <ID_EX>.
    Related source file is "ID_EX.v".
    Found 1-bit register for signal <RegDstE>.
    Found 5-bit register for signal <RsE>.
    Found 5-bit register for signal <RtE>.
    Found 1-bit register for signal <MemWriteE>.
    Found 1-bit register for signal <RegWriteE>.
    Found 32-bit register for signal <RD1E>.
    Found 32-bit register for signal <RD2E>.
    Found 32-bit register for signal <SignImmE>.
    Found 1-bit register for signal <ALUSrcE>.
    Found 4-bit register for signal <ALUControlE>.
    Found 5-bit register for signal <RdE>.
    Found 1-bit register for signal <MemtoRegE>.
    Summary:
	inferred 120 D-type flip-flop(s).
Unit <ID_EX> synthesized.


Synthesizing Unit <EXE_MEM>.
    Related source file is "EXE_MEM.v".
    Found 32-bit register for signal <WriteDataM>.
    Found 1-bit register for signal <MemWriteM>.
    Found 1-bit register for signal <RegWriteM>.
    Found 5-bit register for signal <WriteRegM>.
    Found 32-bit register for signal <ALUOutM>.
    Found 1-bit register for signal <MemtoRegM>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <EXE_MEM> synthesized.


Synthesizing Unit <MEM_WB>.
    Related source file is "MEM_WB.v".
    Found 32-bit register for signal <ReadDataW>.
    Found 1-bit register for signal <RegWriteW>.
    Found 5-bit register for signal <WriteRegW>.
    Found 32-bit register for signal <ALUOutW>.
    Found 1-bit register for signal <MemtoRegW>.
    Summary:
	inferred  71 D-type flip-flop(s).
Unit <MEM_WB> synthesized.


Synthesizing Unit <HazardUnit>.
    Related source file is "HazardUnit.v".
    Found 5-bit comparator equal for signal <branchstall$cmp_eq0000> created at line 51.
    Found 5-bit comparator equal for signal <branchstall$cmp_eq0001> created at line 51.
    Found 5-bit comparator equal for signal <ForwardAE$cmp_eq0000> created at line 66.
    Found 5-bit comparator equal for signal <ForwardAE$cmp_eq0001> created at line 73.
    Found 5-bit comparator equal for signal <ForwardBE$cmp_eq0000> created at line 68.
    Found 5-bit comparator equal for signal <ForwardBE$cmp_eq0001> created at line 75.
    Found 5-bit comparator equal for signal <lwstall$cmp_eq0000> created at line 48.
    Found 5-bit comparator equal for signal <lwstall$cmp_eq0001> created at line 48.
    Summary:
	inferred   8 Comparator(s).
Unit <HazardUnit> synthesized.


Synthesizing Unit <REG_FILE>.
    Related source file is "REG_FILE.v".
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 77.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 78.
    Found 1024-bit register for signal <r>.
    Found 5-bit comparator equal for signal <r1_dout$cmp_eq0000> created at line 77.
    Found 5-bit comparator equal for signal <r2_dout$cmp_eq0000> created at line 78.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <r>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <REG_FILE> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "ControlUnit.v".
WARNING:Xst:737 - Found 3-bit latch for signal <BrTypeD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ControlUnit> synthesized.


Synthesizing Unit <BrUnit>.
    Related source file is "BrUnit.v".
WARNING:Xst:647 - Input <BranchD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit comparator equal for signal <BrTrue$cmp_eq0001> created at line 34.
    Found 33-bit comparator greatequal for signal <BrTrue$cmp_ge0000> created at line 46.
    Found 33-bit comparator greater for signal <BrTrue$cmp_gt0000> created at line 38.
    Found 33-bit comparator lessequal for signal <BrTrue$cmp_le0000> created at line 50.
    Found 33-bit comparator less for signal <BrTrue$cmp_lt0000> created at line 42.
    Found 32-bit comparator not equal for signal <BrTrue$cmp_ne0000> created at line 54.
    Summary:
	inferred   6 Comparator(s).
Unit <BrUnit> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 32-bit addsub for signal <alu_out$addsub0000>.
    Found 32-bit comparator less for signal <alu_out$cmp_lt0000> created at line 38.
    Found 32-bit comparator less for signal <alu_out$cmp_lt0001> created at line 39.
    Found 32-bit shifter logical left for signal <alu_out$shift0000> created at line 41.
    Found 32-bit shifter arithmetic right for signal <alu_out$shift0001> created at line 42.
    Found 32-bit shifter logical right for signal <alu_out$shift0002> created at line 43.
    Found 32-bit xor2 for signal <alu_out$xor0000> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <IF>.
    Related source file is "IF.v".
    Found 32-bit adder for signal <PCPlus4F>.
    Found 32-bit register for signal <PCF>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <IF> synthesized.


Synthesizing Unit <ID>.
    Related source file is "ID.v".
    Found 32-bit adder for signal <PCBranchD>.
    Found 32-bit subtractor for signal <$sub0000> created at line 88.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ID> synthesized.


Synthesizing Unit <EXE>.
    Related source file is "EXE.v".
    Found 32-bit 4-to-1 multiplexer for signal <WriteDataE>.
    Found 32-bit 4-to-1 multiplexer for signal <SrcAE>.
    Summary:
	inferred  64 Multiplexer(s).
Unit <EXE> synthesized.


Synthesizing Unit <MEM>.
    Related source file is "MEM.v".
WARNING:Xst:647 - Input <ALUOutM<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <MEM> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "cpu.v".
Unit <CPU> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Counters                                             : 1
 2-bit updown counter                                  : 1
# Registers                                            : 59
 1-bit register                                        : 10
 32-bit register                                       : 43
 4-bit register                                        : 1
 5-bit register                                        : 5
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 21
 2-bit comparator greater                              : 1
 32-bit comparator equal                               : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 2
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 33-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 4
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/IRRAM.ngc>.
Reading core <ipcore_dir/DRAM.ngc>.
Loading core <IRRAM> for timing and area information for instance <iram>.
Loading core <DRAM> for timing and area information for instance <dram>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Counters                                             : 1
 2-bit updown counter                                  : 1
# Registers                                            : 1415
 Flip-Flops                                            : 1415
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 21
 2-bit comparator greater                              : 1
 32-bit comparator equal                               : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 2
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 33-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 66
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <PredictUnit> ...

Optimizing unit <IF_ID> ...

Optimizing unit <ID_EX> ...

Optimizing unit <EXE_MEM> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <HazardUnit> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <BrUnit> ...

Optimizing unit <ALU> ...

Optimizing unit <IF> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <EXE> ...

Optimizing unit <ID> ...

Optimizing unit <CPU> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex/RdE_0> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex/RdE_1> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex/RdE_2> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex/RdE_3> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_15> in Unit <top> is equivalent to the following 17 FFs/Latches, which will be removed : <cpu/id_ex/SignImmE_16> <cpu/id_ex/SignImmE_17> <cpu/id_ex/SignImmE_18> <cpu/id_ex/SignImmE_19> <cpu/id_ex/SignImmE_20> <cpu/id_ex/SignImmE_21> <cpu/id_ex/SignImmE_22> <cpu/id_ex/SignImmE_23> <cpu/id_ex/SignImmE_24> <cpu/id_ex/SignImmE_25> <cpu/id_ex/SignImmE_26> <cpu/id_ex/SignImmE_27> <cpu/id_ex/SignImmE_28> <cpu/id_ex/SignImmE_29> <cpu/id_ex/SignImmE_30> <cpu/id_ex/SignImmE_31> <cpu/id_ex/RdE_4> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 44.
FlipFlop cpu/if_id/InstrD_16 has been replicated 2 time(s)
FlipFlop cpu/if_id/InstrD_17 has been replicated 1 time(s)
FlipFlop cpu/if_id/InstrD_21 has been replicated 1 time(s)
FlipFlop cpu/if_id/InstrD_24 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1401
 Flip-Flops                                            : 1401

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 4892
#      BUF                         : 4
#      GND                         : 5
#      INV                         : 36
#      LUT1                        : 29
#      LUT2                        : 121
#      LUT2_L                      : 7
#      LUT3                        : 1719
#      LUT3_D                      : 45
#      LUT3_L                      : 67
#      LUT4                        : 926
#      LUT4_D                      : 49
#      LUT4_L                      : 100
#      MUXCY                       : 223
#      MUXF5                       : 913
#      MUXF6                       : 345
#      MUXF7                       : 140
#      MUXF8                       : 64
#      VCC                         : 3
#      XORCY                       : 96
# FlipFlops/Latches                : 1468
#      FD                          : 64
#      FDC                         : 51
#      FDCE                        : 1159
#      FDE                         : 191
#      LD                          : 3
# RAMS                             : 256
#      RAM16X1D                    : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     2110  out of   4656    45%  
 Number of Slice Flip Flops:           1468  out of   9312    15%  
 Number of 4 input LUTs:               3611  out of   9312    38%  
    Number used as logic:              3099
    Number used as RAMs:                512
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    232     0%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                | Clock buffer(FF name)                  | Load  |
----------------------------------------------------------------------------+----------------------------------------+-------+
clk                                                                         | BUFGP                                  | 1721  |
cpu/id_/control_unit/BrTypeD_not0001(cpu/id_/control_unit/BrTypeD_not0001:O)| NONE(*)(cpu/id_/control_unit/BrTypeD_2)| 3     |
----------------------------------------------------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------+-------------------------------+-------+
Control Signal                                                            | Buffer(FF name)               | Load  |
--------------------------------------------------------------------------+-------------------------------+-------+
cpu/exe_mem/rst_n_inv(cpu/predict_unit/rst_n_inv1_INV_0:O)                | NONE(cpu/exe_mem/MemWriteM)   | 404   |
cpu/predict_unit/rst_n_inv1_INV_0_1(cpu/predict_unit/rst_n_inv1_INV_0_1:O)| NONE(cpu/id_/reg_file/r_3_12) | 403   |
cpu/predict_unit/rst_n_inv1_INV_0_2(cpu/predict_unit/rst_n_inv1_INV_0_2:O)| NONE(cpu/id_/reg_file/r_20_24)| 403   |
--------------------------------------------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.758ns (Maximum Frequency: 72.687MHz)
   Minimum input arrival time before clock: 4.412ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.758ns (frequency: 72.687MHz)
  Total number of paths / destination ports: 3145773 / 4250
-------------------------------------------------------------------------
Delay:               13.758ns (Levels of Logic = 26)
  Source:            cpu/if_id/InstrD_23 (FF)
  Destination:       cpu/if_id/InstrD_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cpu/if_id/InstrD_23 to cpu/if_id/InstrD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           135   0.514   1.104  cpu/if_id/InstrD_23 (cpu/if_id/InstrD_23)
     LUT4:I3->O            1   0.612   0.387  cpu/hazard_unit/branchstall_cmp_eq0000562 (cpu/hazard_unit/branchstall_cmp_eq0000562)
     LUT4:I2->O            4   0.612   0.502  cpu/hazard_unit/branchstall_cmp_eq0000578 (cpu/hazard_unit/branchstall_cmp_eq0000)
     LUT4:I3->O           32   0.612   1.225  cpu/hazard_unit/ForwardAD_1 (cpu/hazard_unit/ForwardAD)
     LUT4:I0->O            1   0.612   0.000  cpu/id_/RD1<1>11 (cpu/id_/RD1<1>1)
     MUXF5:I1->O           3   0.278   0.481  cpu/id_/RD1<1>1_f5 (cpu/RD1D<1>)
     LUT4:I2->O            1   0.612   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_lut<0> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<0> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<1> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<2> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<3> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<4> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<5> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<6> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<7> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<8> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<9> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<10> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<11> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<12> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<13> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<14> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<14>)
     MUXCY:CI->O           1   0.399   0.360  cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<15> (cpu/id_/br_unit/Mcompar_BrTrue_cmp_eq0001_cy<15>)
     LUT4_D:I3->LO         1   0.612   0.103  cpu/id_/ClearD249 (N1579)
     LUT4:I3->O            5   0.612   0.541  cpu/id_/ClearD2239_1 (cpu/id_/ClearD2239)
     LUT4_D:I3->O         17   0.612   0.962  cpu/if_id/InstrD_and0000 (cpu/if_id/InstrD_and0000)
     LUT2:I1->O            1   0.612   0.000  cpu/if_id/InstrD_mux0000<22>1 (cpu/if_id/InstrD_mux0000<22>)
     FDCE:D                    0.268          cpu/if_id/InstrD_22
    ----------------------------------------
    Total                     13.758ns (8.093ns logic, 5.665ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 191 / 191
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       cpu/id_ex/RsE_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to cpu/id_ex/RsE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.106   1.122  rst_n_IBUF (rst_n_IBUF)
     LUT3:I2->O           90   0.612   1.088  cpu/id_ex/RD1E_and00001 (cpu/id_ex/RD1E_and0000)
     FDE:CE                    0.483          cpu/id_ex/RsE_0
    ----------------------------------------
    Total                      4.412ns (2.201ns logic, 2.211ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.47 secs
 
--> 

Total memory usage is 274696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    9 (   0 filtered)

