Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 16:40:11 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_3/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0                 2929        0.004        0.000                      0                 2929        2.229        0.000                       0                  2930  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.504}        5.009           199.641         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.062        0.000                      0                 2929        0.004        0.000                      0                 2929        2.229        0.000                       0                  2930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 demux/sel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.504ns period=5.009ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.504ns period=5.009ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.009ns  (vclock rise@5.009ns - vclock rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 2.000ns (41.920%)  route 2.771ns (58.080%))
  Logic Levels:           17  (CARRY8=9 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 6.778 - 5.009 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.171ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.155ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, routed)        1.281     2.242    demux/CLK
    SLICE_X130Y478       FDRE                                         r  demux/sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y478       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.321 r  demux/sel_reg[5]/Q
                         net (fo=35, routed)          0.309     2.630    demux/sel[5]
    SLICE_X130Y479       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[7])
                                                      0.134     2.764 r  demux/sel_reg[8]_i_6/O[7]
                         net (fo=37, routed)          0.254     3.018    p_1_in[8]
    SLICE_X133Y478       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.102     3.120 r  sel[8]_i_219/O
                         net (fo=2, routed)           0.153     3.273    sel[8]_i_219_n_0
    SLICE_X133Y478       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.361 r  sel[8]_i_226/O
                         net (fo=1, routed)           0.022     3.383    demux/S[1]
    SLICE_X133Y478       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.542 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.568    demux/sel_reg[8]_i_191_n_0
    SLICE_X133Y479       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.645 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.261     3.906    demux_n_10
    SLICE_X132Y483       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     4.010 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.268     4.278    demux/sel[8]_i_64[1]
    SLICE_X132Y481       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     4.458 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.249     4.707    demux_n_86
    SLICE_X133Y482       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     4.846 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.162     5.008    sel[8]_i_36_n_0
    SLICE_X133Y482       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.133 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.016     5.149    demux/sel[8]_i_28_0[1]
    SLICE_X133Y482       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.339 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.365    demux/sel_reg[8]_i_20_n_0
    SLICE_X133Y483       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.421 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.376     5.797    demux/O[0]
    SLICE_X131Y481       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.003 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.306     6.309    demux_n_106
    SLICE_X131Y482       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     6.362 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     6.377    demux/sel_reg[6]_0[6]
    SLICE_X131Y482       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.494 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.520    demux/sel_reg[8]_i_4_n_0
    SLICE_X131Y483       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.576 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.144     6.720    demux/sel_reg[8]_i_3_n_15
    SLICE_X130Y483       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.756 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.109     6.865    demux/sel[4]_i_2_n_0
    SLICE_X130Y482       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.964 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.049     7.013    demux/sel20_in[1]
    SLICE_X130Y482       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.009     5.009 r  
    AR14                                              0.000     5.009 r  clk (IN)
                         net (fo=0)                   0.000     5.009    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.368 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.368    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.368 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.655    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.679 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, routed)        1.099     6.778    demux/CLK
    SLICE_X130Y482       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.307     7.085    
                         clock uncertainty           -0.035     7.050    
    SLICE_X130Y482       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.075    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  0.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 demux/genblk1[123].z_reg[123][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.504ns period=5.009ns})
  Destination:            genblk1[123].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.504ns period=5.009ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.060ns (36.145%)  route 0.106ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.104ns (routing 0.155ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.171ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, routed)        1.104     1.774    demux/CLK
    SLICE_X132Y442       FDRE                                         r  demux/genblk1[123].z_reg[123][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y442       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.834 r  demux/genblk1[123].z_reg[123][6]/Q
                         net (fo=1, routed)           0.106     1.940    genblk1[123].reg_in/D[6]
    SLICE_X134Y440       FDRE                                         r  genblk1[123].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, routed)        1.274     2.235    genblk1[123].reg_in/CLK
    SLICE_X134Y440       FDRE                                         r  genblk1[123].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.361     1.874    
    SLICE_X134Y440       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.936    genblk1[123].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.504 }
Period(ns):         5.009
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.009       3.719      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.504       2.229      SLICE_X133Y496  demux/genblk1[318].z_reg[318][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.504       2.229      SLICE_X124Y448  genblk1[0].reg_in/reg_out_reg[7]/C



