#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun 23 21:13:12 2018
# Process ID: 27084
# Current directory: C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/bio_portable
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19760 C:\Users\Diabolum\Desktop\蛋白质序列鉴定硬件加速工程\硬件工程\bio_portable\bio_portable.xpr
# Log file: C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/bio_portable/vivado.log
# Journal file: C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/bio_portable\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/bio_portable/bio_portable.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Diabolum/Desktop/bio2/bak/hw_new/bio_portable' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/project/vivado/ku115/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:axisrd2axi:1.0'. The one found in IP location 'd:/project/vivado/ku115/ip/ip_repo/axis2mmrd' will take precedence over the same IP in location c:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/ip/ip_repo/axis2mmrd
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'fudan:bio:ds_top:1.0'. The one found in IP location 'd:/project/vivado/ku115/ip/ip_repo/ds_top' will take precedence over the same IP in location c:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/ip/ip_repo/ds_top
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'fudan:bio:data_path:1.0'. The one found in IP location 'c:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/ip/ip_repo/data_path' will take precedence over the same IP in location d:/project/vivado/ku115/ip/ip_repo/data_path
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 898.051 ; gain = 197.797
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/ip'.
add_files -norecurse -scan_for_includes C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/system_wrapper.v
import_files -norecurse C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/system_wrapper.v
add_files -fileset constrs_1 -norecurse C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/xdma_test.xdc
import_files -fileset constrs_1 C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/xdma_test.xdc
open_bd_design {C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/bio_portable/bio_portable.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:user:axisrd2axi:1.0 - axisrd2axi_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- fudan:bio:data_path:1.0 - data_path_0
Adding cell -- xilinx.com:ip:ddr3:1.4 - ddr3_0
Adding cell -- fudan:bio:ds_top:1.0 - ds_top_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr3_0_200M
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:xdma:4.0 - xdma_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <system> from BD file <C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/bio_portable/bio_portable.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.055 ; gain = 89.645
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
CRITICAL WARNING: [BD 41-1761] Reset pin '/data_path_0/rst' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/data_path_0/dma_clk
/data_path_0/ddr_clk
/data_path_0/usr_clk

WARNING: [BD 41-927] Following properties on pin /axisrd2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ddr3_0_0_c0_ddr3_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axisrd2axi_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /data_path_0/dma_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_xdma_0_0_axi_aclk 
WARNING: [BD 41-927] Following properties on pin /data_path_0/ddr_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ddr3_0_0_c0_ddr3_ui_clk 
WARNING: [BD 41-927] Following properties on pin /data_path_0/usr_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ds_top_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ds_top_0/m_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ds_top_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1897.684 ; gain = 866.730
save_bd_design
Wrote  : <C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/bio_portable/bio_portable.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Diabolum/Desktop/蛋白质序列鉴定硬件加速工程/硬件工程/bio_portable/bio_portable.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 23 21:19:55 2018...
