#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c018b90c60 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001c018c7b660_0 .net "PC", 31 0, v000001c018c70370_0;  1 drivers
v000001c018c7b7a0_0 .var "clk", 0 0;
v000001c018c7a6c0_0 .net "clkout", 0 0, L_000001c018b86b60;  1 drivers
v000001c018c7b0c0_0 .net "cycles_consumed", 31 0, v000001c018c74f70_0;  1 drivers
v000001c018c7af80_0 .net "regs0", 31 0, L_000001c018b86a80;  1 drivers
v000001c018c7b3e0_0 .net "regs1", 31 0, L_000001c018b86af0;  1 drivers
v000001c018c7a3a0_0 .net "regs2", 31 0, L_000001c018b86460;  1 drivers
v000001c018c7bde0_0 .net "regs3", 31 0, L_000001c018b85f90;  1 drivers
v000001c018c7a800_0 .net "regs4", 31 0, L_000001c018b860e0;  1 drivers
v000001c018c7b480_0 .net "regs5", 31 0, L_000001c018b864d0;  1 drivers
v000001c018c7b020_0 .var "rst", 0 0;
S_000001c018b93d20 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001c018b90c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001c018b93eb0 .param/l "RType" 0 4 2, C4<000000>;
P_000001c018b93ee8 .param/l "add" 0 4 5, C4<100000>;
P_000001c018b93f20 .param/l "addi" 0 4 8, C4<001000>;
P_000001c018b93f58 .param/l "addu" 0 4 5, C4<100001>;
P_000001c018b93f90 .param/l "and_" 0 4 5, C4<100100>;
P_000001c018b93fc8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c018b94000 .param/l "beq" 0 4 10, C4<000100>;
P_000001c018b94038 .param/l "bne" 0 4 10, C4<000101>;
P_000001c018b94070 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001c018b940a8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c018b940e0 .param/l "j" 0 4 12, C4<000010>;
P_000001c018b94118 .param/l "jal" 0 4 12, C4<000011>;
P_000001c018b94150 .param/l "jr" 0 4 6, C4<001000>;
P_000001c018b94188 .param/l "lw" 0 4 8, C4<100011>;
P_000001c018b941c0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c018b941f8 .param/l "or_" 0 4 5, C4<100101>;
P_000001c018b94230 .param/l "ori" 0 4 8, C4<001101>;
P_000001c018b94268 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c018b942a0 .param/l "sll" 0 4 6, C4<000000>;
P_000001c018b942d8 .param/l "slt" 0 4 5, C4<101010>;
P_000001c018b94310 .param/l "slti" 0 4 8, C4<101010>;
P_000001c018b94348 .param/l "srl" 0 4 6, C4<000010>;
P_000001c018b94380 .param/l "sub" 0 4 5, C4<100010>;
P_000001c018b943b8 .param/l "subu" 0 4 5, C4<100011>;
P_000001c018b943f0 .param/l "sw" 0 4 8, C4<101011>;
P_000001c018b94428 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c018b94460 .param/l "xori" 0 4 8, C4<001110>;
L_000001c018b867e0 .functor NOT 1, v000001c018c7b020_0, C4<0>, C4<0>, C4<0>;
L_000001c018b86070 .functor NOT 1, v000001c018c7b020_0, C4<0>, C4<0>, C4<0>;
L_000001c018b86230 .functor NOT 1, v000001c018c7b020_0, C4<0>, C4<0>, C4<0>;
L_000001c018b86540 .functor NOT 1, v000001c018c7b020_0, C4<0>, C4<0>, C4<0>;
L_000001c018b85eb0 .functor NOT 1, v000001c018c7b020_0, C4<0>, C4<0>, C4<0>;
L_000001c018b865b0 .functor NOT 1, v000001c018c7b020_0, C4<0>, C4<0>, C4<0>;
L_000001c018b86310 .functor NOT 1, v000001c018c7b020_0, C4<0>, C4<0>, C4<0>;
L_000001c018b86620 .functor NOT 1, v000001c018c7b020_0, C4<0>, C4<0>, C4<0>;
L_000001c018b86b60 .functor OR 1, v000001c018c7b7a0_0, v000001c018b7d4a0_0, C4<0>, C4<0>;
L_000001c018b868c0 .functor OR 1, L_000001c018c7ada0, L_000001c018c7aee0, C4<0>, C4<0>;
L_000001c018b85e40 .functor AND 1, L_000001c018cd4a10, L_000001c018cd5410, C4<1>, C4<1>;
L_000001c018b86000 .functor NOT 1, v000001c018c7b020_0, C4<0>, C4<0>, C4<0>;
L_000001c018b85c80 .functor OR 1, L_000001c018cd5a50, L_000001c018cd4dd0, C4<0>, C4<0>;
L_000001c018b85cf0 .functor OR 1, L_000001c018b85c80, L_000001c018cd4f10, C4<0>, C4<0>;
L_000001c018b85d60 .functor OR 1, L_000001c018cd5550, L_000001c018cd5050, C4<0>, C4<0>;
L_000001c018b86850 .functor AND 1, L_000001c018cd4790, L_000001c018b85d60, C4<1>, C4<1>;
L_000001c018b85f20 .functor OR 1, L_000001c018cd4510, L_000001c018cd52d0, C4<0>, C4<0>;
L_000001c018b86150 .functor AND 1, L_000001c018cd5190, L_000001c018b85f20, C4<1>, C4<1>;
L_000001c018b47550 .functor NOT 1, L_000001c018b86b60, C4<0>, C4<0>, C4<0>;
v000001c018c6ff10_0 .net "ALUOp", 3 0, v000001c018b7cfa0_0;  1 drivers
v000001c018c6fbf0_0 .net "ALUResult", 31 0, v000001c018c6cb10_0;  1 drivers
v000001c018c6fa10_0 .net "ALUSrc", 0 0, v000001c018b7bc40_0;  1 drivers
v000001c018c711d0_0 .net "ALUin2", 31 0, L_000001c018cd5e10;  1 drivers
v000001c018c6ffb0_0 .net "MemReadEn", 0 0, v000001c018b7c460_0;  1 drivers
v000001c018c6fab0_0 .net "MemWriteEn", 0 0, v000001c018b7d7c0_0;  1 drivers
v000001c018c6fc90_0 .net "MemtoReg", 0 0, v000001c018b7d9a0_0;  1 drivers
v000001c018c70730_0 .net "PC", 31 0, v000001c018c70370_0;  alias, 1 drivers
v000001c018c6f830_0 .net "PCPlus1", 31 0, L_000001c018c7ab20;  1 drivers
v000001c018c6fb50_0 .net "PCsrc", 1 0, v000001c018c6dfb0_0;  1 drivers
v000001c018c71590_0 .net "RegDst", 0 0, v000001c018b7bd80_0;  1 drivers
v000001c018c705f0_0 .net "RegWriteEn", 0 0, v000001c018b7d400_0;  1 drivers
v000001c018c71310_0 .net "WriteRegister", 4 0, L_000001c018cd57d0;  1 drivers
v000001c018c70870_0 .net *"_ivl_0", 0 0, L_000001c018b867e0;  1 drivers
L_000001c018c7bf50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c018c707d0_0 .net/2u *"_ivl_10", 4 0, L_000001c018c7bf50;  1 drivers
L_000001c018c7c340 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c700f0_0 .net *"_ivl_101", 15 0, L_000001c018c7c340;  1 drivers
v000001c018c70a50_0 .net *"_ivl_102", 31 0, L_000001c018cd4970;  1 drivers
L_000001c018c7c388 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c70af0_0 .net *"_ivl_105", 25 0, L_000001c018c7c388;  1 drivers
L_000001c018c7c3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c70f50_0 .net/2u *"_ivl_106", 31 0, L_000001c018c7c3d0;  1 drivers
v000001c018c70e10_0 .net *"_ivl_108", 0 0, L_000001c018cd4a10;  1 drivers
L_000001c018c7c418 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c018c6f8d0_0 .net/2u *"_ivl_110", 5 0, L_000001c018c7c418;  1 drivers
v000001c018c70b90_0 .net *"_ivl_112", 0 0, L_000001c018cd5410;  1 drivers
v000001c018c6fdd0_0 .net *"_ivl_115", 0 0, L_000001c018b85e40;  1 drivers
v000001c018c71090_0 .net *"_ivl_116", 47 0, L_000001c018cd4010;  1 drivers
L_000001c018c7c460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c70c30_0 .net *"_ivl_119", 15 0, L_000001c018c7c460;  1 drivers
L_000001c018c7bf98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c018c71270_0 .net/2u *"_ivl_12", 5 0, L_000001c018c7bf98;  1 drivers
v000001c018c6f6f0_0 .net *"_ivl_120", 47 0, L_000001c018cd40b0;  1 drivers
L_000001c018c7c4a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c713b0_0 .net *"_ivl_123", 15 0, L_000001c018c7c4a8;  1 drivers
v000001c018c70cd0_0 .net *"_ivl_125", 0 0, L_000001c018cd4650;  1 drivers
v000001c018c6f790_0 .net *"_ivl_126", 31 0, L_000001c018cd4150;  1 drivers
v000001c018c70eb0_0 .net *"_ivl_128", 47 0, L_000001c018cd4bf0;  1 drivers
v000001c018c71130_0 .net *"_ivl_130", 47 0, L_000001c018cd41f0;  1 drivers
v000001c018c6fd30_0 .net *"_ivl_132", 47 0, L_000001c018cd46f0;  1 drivers
v000001c018c71450_0 .net *"_ivl_134", 47 0, L_000001c018cd5730;  1 drivers
L_000001c018c7c4f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c018c70230_0 .net/2u *"_ivl_138", 1 0, L_000001c018c7c4f0;  1 drivers
v000001c018c70410_0 .net *"_ivl_14", 0 0, L_000001c018c7b8e0;  1 drivers
v000001c018c6f970_0 .net *"_ivl_140", 0 0, L_000001c018cd5370;  1 drivers
L_000001c018c7c538 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c018c6fe70_0 .net/2u *"_ivl_142", 1 0, L_000001c018c7c538;  1 drivers
v000001c018c70050_0 .net *"_ivl_144", 0 0, L_000001c018cd4e70;  1 drivers
L_000001c018c7c580 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c018c70190_0 .net/2u *"_ivl_146", 1 0, L_000001c018c7c580;  1 drivers
v000001c018c702d0_0 .net *"_ivl_148", 0 0, L_000001c018cd4290;  1 drivers
L_000001c018c7c5c8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c018c704b0_0 .net/2u *"_ivl_150", 31 0, L_000001c018c7c5c8;  1 drivers
L_000001c018c7c610 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c018c72ba0_0 .net/2u *"_ivl_152", 31 0, L_000001c018c7c610;  1 drivers
v000001c018c71b60_0 .net *"_ivl_154", 31 0, L_000001c018cd5cd0;  1 drivers
v000001c018c730a0_0 .net *"_ivl_156", 31 0, L_000001c018cd54b0;  1 drivers
L_000001c018c7bfe0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c018c72060_0 .net/2u *"_ivl_16", 4 0, L_000001c018c7bfe0;  1 drivers
v000001c018c71a20_0 .net *"_ivl_160", 0 0, L_000001c018b86000;  1 drivers
L_000001c018c7c6a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c731e0_0 .net/2u *"_ivl_162", 31 0, L_000001c018c7c6a0;  1 drivers
L_000001c018c7c778 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c018c73500_0 .net/2u *"_ivl_166", 5 0, L_000001c018c7c778;  1 drivers
v000001c018c72880_0 .net *"_ivl_168", 0 0, L_000001c018cd5a50;  1 drivers
L_000001c018c7c7c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c018c72600_0 .net/2u *"_ivl_170", 5 0, L_000001c018c7c7c0;  1 drivers
v000001c018c72c40_0 .net *"_ivl_172", 0 0, L_000001c018cd4dd0;  1 drivers
v000001c018c72920_0 .net *"_ivl_175", 0 0, L_000001c018b85c80;  1 drivers
L_000001c018c7c808 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c018c72ce0_0 .net/2u *"_ivl_176", 5 0, L_000001c018c7c808;  1 drivers
v000001c018c71d40_0 .net *"_ivl_178", 0 0, L_000001c018cd4f10;  1 drivers
v000001c018c73280_0 .net *"_ivl_181", 0 0, L_000001c018b85cf0;  1 drivers
L_000001c018c7c850 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c71fc0_0 .net/2u *"_ivl_182", 15 0, L_000001c018c7c850;  1 drivers
v000001c018c729c0_0 .net *"_ivl_184", 31 0, L_000001c018cd5870;  1 drivers
v000001c018c72ec0_0 .net *"_ivl_187", 0 0, L_000001c018cd5910;  1 drivers
v000001c018c72d80_0 .net *"_ivl_188", 15 0, L_000001c018cd5b90;  1 drivers
v000001c018c724c0_0 .net *"_ivl_19", 4 0, L_000001c018c7bac0;  1 drivers
v000001c018c73320_0 .net *"_ivl_190", 31 0, L_000001c018cd59b0;  1 drivers
v000001c018c71c00_0 .net *"_ivl_194", 31 0, L_000001c018cd4470;  1 drivers
L_000001c018c7c898 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c72560_0 .net *"_ivl_197", 25 0, L_000001c018c7c898;  1 drivers
L_000001c018c7c8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c71e80_0 .net/2u *"_ivl_198", 31 0, L_000001c018c7c8e0;  1 drivers
L_000001c018c7bf08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c018c73140_0 .net/2u *"_ivl_2", 5 0, L_000001c018c7bf08;  1 drivers
v000001c018c71de0_0 .net *"_ivl_20", 4 0, L_000001c018c7ba20;  1 drivers
v000001c018c71ac0_0 .net *"_ivl_200", 0 0, L_000001c018cd4790;  1 drivers
L_000001c018c7c928 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c018c72a60_0 .net/2u *"_ivl_202", 5 0, L_000001c018c7c928;  1 drivers
v000001c018c733c0_0 .net *"_ivl_204", 0 0, L_000001c018cd5550;  1 drivers
L_000001c018c7c970 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c018c72420_0 .net/2u *"_ivl_206", 5 0, L_000001c018c7c970;  1 drivers
v000001c018c72e20_0 .net *"_ivl_208", 0 0, L_000001c018cd5050;  1 drivers
v000001c018c717a0_0 .net *"_ivl_211", 0 0, L_000001c018b85d60;  1 drivers
v000001c018c72b00_0 .net *"_ivl_213", 0 0, L_000001c018b86850;  1 drivers
L_000001c018c7c9b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c018c72f60_0 .net/2u *"_ivl_214", 5 0, L_000001c018c7c9b8;  1 drivers
v000001c018c71f20_0 .net *"_ivl_216", 0 0, L_000001c018cd55f0;  1 drivers
L_000001c018c7ca00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c018c72100_0 .net/2u *"_ivl_218", 31 0, L_000001c018c7ca00;  1 drivers
v000001c018c73000_0 .net *"_ivl_220", 31 0, L_000001c018cd43d0;  1 drivers
v000001c018c73460_0 .net *"_ivl_224", 31 0, L_000001c018cd5af0;  1 drivers
L_000001c018c7ca48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c726a0_0 .net *"_ivl_227", 25 0, L_000001c018c7ca48;  1 drivers
L_000001c018c7ca90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c721a0_0 .net/2u *"_ivl_228", 31 0, L_000001c018c7ca90;  1 drivers
v000001c018c735a0_0 .net *"_ivl_230", 0 0, L_000001c018cd5190;  1 drivers
L_000001c018c7cad8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c018c71ca0_0 .net/2u *"_ivl_232", 5 0, L_000001c018c7cad8;  1 drivers
v000001c018c71700_0 .net *"_ivl_234", 0 0, L_000001c018cd4510;  1 drivers
L_000001c018c7cb20 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c018c71840_0 .net/2u *"_ivl_236", 5 0, L_000001c018c7cb20;  1 drivers
v000001c018c718e0_0 .net *"_ivl_238", 0 0, L_000001c018cd52d0;  1 drivers
v000001c018c72740_0 .net *"_ivl_24", 0 0, L_000001c018b86230;  1 drivers
v000001c018c72240_0 .net *"_ivl_241", 0 0, L_000001c018b85f20;  1 drivers
v000001c018c71980_0 .net *"_ivl_243", 0 0, L_000001c018b86150;  1 drivers
L_000001c018c7cb68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c018c727e0_0 .net/2u *"_ivl_244", 5 0, L_000001c018c7cb68;  1 drivers
v000001c018c722e0_0 .net *"_ivl_246", 0 0, L_000001c018cd45b0;  1 drivers
v000001c018c72380_0 .net *"_ivl_248", 31 0, L_000001c018cd63f0;  1 drivers
L_000001c018c7c028 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c018c74a70_0 .net/2u *"_ivl_26", 4 0, L_000001c018c7c028;  1 drivers
v000001c018c74430_0 .net *"_ivl_29", 4 0, L_000001c018c7ae40;  1 drivers
v000001c018c74890_0 .net *"_ivl_32", 0 0, L_000001c018b86540;  1 drivers
L_000001c018c7c070 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c018c73df0_0 .net/2u *"_ivl_34", 4 0, L_000001c018c7c070;  1 drivers
v000001c018c737b0_0 .net *"_ivl_37", 4 0, L_000001c018c7bb60;  1 drivers
v000001c018c73cb0_0 .net *"_ivl_40", 0 0, L_000001c018b85eb0;  1 drivers
L_000001c018c7c0b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c74390_0 .net/2u *"_ivl_42", 15 0, L_000001c018c7c0b8;  1 drivers
v000001c018c74930_0 .net *"_ivl_45", 15 0, L_000001c018c7a940;  1 drivers
v000001c018c74bb0_0 .net *"_ivl_48", 0 0, L_000001c018b865b0;  1 drivers
v000001c018c73e90_0 .net *"_ivl_5", 5 0, L_000001c018c7a580;  1 drivers
L_000001c018c7c100 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c747f0_0 .net/2u *"_ivl_50", 36 0, L_000001c018c7c100;  1 drivers
L_000001c018c7c148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c74ed0_0 .net/2u *"_ivl_52", 31 0, L_000001c018c7c148;  1 drivers
v000001c018c73f30_0 .net *"_ivl_55", 4 0, L_000001c018c7a9e0;  1 drivers
v000001c018c753d0_0 .net *"_ivl_56", 36 0, L_000001c018c7abc0;  1 drivers
v000001c018c755b0_0 .net *"_ivl_58", 36 0, L_000001c018c79f40;  1 drivers
v000001c018c749d0_0 .net *"_ivl_62", 0 0, L_000001c018b86310;  1 drivers
L_000001c018c7c190 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c018c74610_0 .net/2u *"_ivl_64", 5 0, L_000001c018c7c190;  1 drivers
v000001c018c74070_0 .net *"_ivl_67", 5 0, L_000001c018c7aa80;  1 drivers
v000001c018c741b0_0 .net *"_ivl_70", 0 0, L_000001c018b86620;  1 drivers
L_000001c018c7c1d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c73850_0 .net/2u *"_ivl_72", 57 0, L_000001c018c7c1d8;  1 drivers
L_000001c018c7c220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c75010_0 .net/2u *"_ivl_74", 31 0, L_000001c018c7c220;  1 drivers
v000001c018c74250_0 .net *"_ivl_77", 25 0, L_000001c018c7ac60;  1 drivers
v000001c018c74c50_0 .net *"_ivl_78", 57 0, L_000001c018c7a1c0;  1 drivers
v000001c018c74b10_0 .net *"_ivl_8", 0 0, L_000001c018b86070;  1 drivers
v000001c018c73fd0_0 .net *"_ivl_80", 57 0, L_000001c018c7a120;  1 drivers
L_000001c018c7c268 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c018c74e30_0 .net/2u *"_ivl_84", 31 0, L_000001c018c7c268;  1 drivers
L_000001c018c7c2b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c018c73d50_0 .net/2u *"_ivl_88", 5 0, L_000001c018c7c2b0;  1 drivers
v000001c018c74cf0_0 .net *"_ivl_90", 0 0, L_000001c018c7ada0;  1 drivers
L_000001c018c7c2f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c018c742f0_0 .net/2u *"_ivl_92", 5 0, L_000001c018c7c2f8;  1 drivers
v000001c018c744d0_0 .net *"_ivl_94", 0 0, L_000001c018c7aee0;  1 drivers
v000001c018c75330_0 .net *"_ivl_97", 0 0, L_000001c018b868c0;  1 drivers
v000001c018c74d90_0 .net *"_ivl_98", 47 0, L_000001c018cd4830;  1 drivers
v000001c018c74110_0 .net "adderResult", 31 0, L_000001c018cd5c30;  1 drivers
v000001c018c74570_0 .net "address", 31 0, L_000001c018c7a260;  1 drivers
v000001c018c746b0_0 .net "clk", 0 0, L_000001c018b86b60;  alias, 1 drivers
v000001c018c74f70_0 .var "cycles_consumed", 31 0;
o000001c018c31888 .functor BUFZ 1, C4<z>; HiZ drive
v000001c018c73710_0 .net "excep_flag", 0 0, o000001c018c31888;  0 drivers
v000001c018c75470_0 .net "extImm", 31 0, L_000001c018cd48d0;  1 drivers
v000001c018c751f0_0 .net "funct", 5 0, L_000001c018c7a080;  1 drivers
v000001c018c738f0_0 .net "hlt", 0 0, v000001c018b7d4a0_0;  1 drivers
v000001c018c750b0_0 .net "imm", 15 0, L_000001c018c7bca0;  1 drivers
v000001c018c75150_0 .net "immediate", 31 0, L_000001c018cd50f0;  1 drivers
v000001c018c75290_0 .net "input_clk", 0 0, v000001c018c7b7a0_0;  1 drivers
v000001c018c75510_0 .net "instruction", 31 0, L_000001c018cd4330;  1 drivers
v000001c018c74750_0 .net "memoryReadData", 31 0, v000001c018c714f0_0;  1 drivers
v000001c018c73990_0 .net "nextPC", 31 0, L_000001c018cd4c90;  1 drivers
v000001c018c73a30_0 .net "opcode", 5 0, L_000001c018c7a4e0;  1 drivers
v000001c018c73ad0_0 .net "rd", 4 0, L_000001c018c7b520;  1 drivers
v000001c018c73b70_0 .net "readData1", 31 0, L_000001c018b86930;  1 drivers
v000001c018c73c10_0 .net "readData1_w", 31 0, L_000001c018cd8330;  1 drivers
v000001c018c7a760_0 .net "readData2", 31 0, L_000001c018b86a10;  1 drivers
v000001c018c7a440_0 .net "regs0", 31 0, L_000001c018b86a80;  alias, 1 drivers
v000001c018c7a300_0 .net "regs1", 31 0, L_000001c018b86af0;  alias, 1 drivers
v000001c018c7b5c0_0 .net "regs2", 31 0, L_000001c018b86460;  alias, 1 drivers
v000001c018c7a620_0 .net "regs3", 31 0, L_000001c018b85f90;  alias, 1 drivers
v000001c018c7b700_0 .net "regs4", 31 0, L_000001c018b860e0;  alias, 1 drivers
v000001c018c7bd40_0 .net "regs5", 31 0, L_000001c018b864d0;  alias, 1 drivers
v000001c018c7ad00_0 .net "rs", 4 0, L_000001c018c7a8a0;  1 drivers
v000001c018c7b980_0 .net "rst", 0 0, v000001c018c7b020_0;  1 drivers
v000001c018c7b2a0_0 .net "rt", 4 0, L_000001c018c7bc00;  1 drivers
v000001c018c7b840_0 .net "shamt", 31 0, L_000001c018c79fe0;  1 drivers
v000001c018c7b160_0 .net "wire_instruction", 31 0, L_000001c018b86700;  1 drivers
v000001c018c7b200_0 .net "writeData", 31 0, L_000001c018cd76b0;  1 drivers
v000001c018c7b340_0 .net "zero", 0 0, L_000001c018cd85b0;  1 drivers
L_000001c018c7a580 .part L_000001c018cd4330, 26, 6;
L_000001c018c7a4e0 .functor MUXZ 6, L_000001c018c7a580, L_000001c018c7bf08, L_000001c018b867e0, C4<>;
L_000001c018c7b8e0 .cmp/eq 6, L_000001c018c7a4e0, L_000001c018c7bf98;
L_000001c018c7bac0 .part L_000001c018cd4330, 11, 5;
L_000001c018c7ba20 .functor MUXZ 5, L_000001c018c7bac0, L_000001c018c7bfe0, L_000001c018c7b8e0, C4<>;
L_000001c018c7b520 .functor MUXZ 5, L_000001c018c7ba20, L_000001c018c7bf50, L_000001c018b86070, C4<>;
L_000001c018c7ae40 .part L_000001c018cd4330, 21, 5;
L_000001c018c7a8a0 .functor MUXZ 5, L_000001c018c7ae40, L_000001c018c7c028, L_000001c018b86230, C4<>;
L_000001c018c7bb60 .part L_000001c018cd4330, 16, 5;
L_000001c018c7bc00 .functor MUXZ 5, L_000001c018c7bb60, L_000001c018c7c070, L_000001c018b86540, C4<>;
L_000001c018c7a940 .part L_000001c018cd4330, 0, 16;
L_000001c018c7bca0 .functor MUXZ 16, L_000001c018c7a940, L_000001c018c7c0b8, L_000001c018b85eb0, C4<>;
L_000001c018c7a9e0 .part L_000001c018cd4330, 6, 5;
L_000001c018c7abc0 .concat [ 5 32 0 0], L_000001c018c7a9e0, L_000001c018c7c148;
L_000001c018c79f40 .functor MUXZ 37, L_000001c018c7abc0, L_000001c018c7c100, L_000001c018b865b0, C4<>;
L_000001c018c79fe0 .part L_000001c018c79f40, 0, 32;
L_000001c018c7aa80 .part L_000001c018cd4330, 0, 6;
L_000001c018c7a080 .functor MUXZ 6, L_000001c018c7aa80, L_000001c018c7c190, L_000001c018b86310, C4<>;
L_000001c018c7ac60 .part L_000001c018cd4330, 0, 26;
L_000001c018c7a1c0 .concat [ 26 32 0 0], L_000001c018c7ac60, L_000001c018c7c220;
L_000001c018c7a120 .functor MUXZ 58, L_000001c018c7a1c0, L_000001c018c7c1d8, L_000001c018b86620, C4<>;
L_000001c018c7a260 .part L_000001c018c7a120, 0, 32;
L_000001c018c7ab20 .arith/sum 32, v000001c018c70370_0, L_000001c018c7c268;
L_000001c018c7ada0 .cmp/eq 6, L_000001c018c7a4e0, L_000001c018c7c2b0;
L_000001c018c7aee0 .cmp/eq 6, L_000001c018c7a4e0, L_000001c018c7c2f8;
L_000001c018cd4830 .concat [ 32 16 0 0], L_000001c018c7a260, L_000001c018c7c340;
L_000001c018cd4970 .concat [ 6 26 0 0], L_000001c018c7a4e0, L_000001c018c7c388;
L_000001c018cd4a10 .cmp/eq 32, L_000001c018cd4970, L_000001c018c7c3d0;
L_000001c018cd5410 .cmp/eq 6, L_000001c018c7a080, L_000001c018c7c418;
L_000001c018cd4010 .concat [ 32 16 0 0], L_000001c018b86930, L_000001c018c7c460;
L_000001c018cd40b0 .concat [ 32 16 0 0], v000001c018c70370_0, L_000001c018c7c4a8;
L_000001c018cd4650 .part L_000001c018c7bca0, 15, 1;
LS_000001c018cd4150_0_0 .concat [ 1 1 1 1], L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650;
LS_000001c018cd4150_0_4 .concat [ 1 1 1 1], L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650;
LS_000001c018cd4150_0_8 .concat [ 1 1 1 1], L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650;
LS_000001c018cd4150_0_12 .concat [ 1 1 1 1], L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650;
LS_000001c018cd4150_0_16 .concat [ 1 1 1 1], L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650;
LS_000001c018cd4150_0_20 .concat [ 1 1 1 1], L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650;
LS_000001c018cd4150_0_24 .concat [ 1 1 1 1], L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650;
LS_000001c018cd4150_0_28 .concat [ 1 1 1 1], L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650, L_000001c018cd4650;
LS_000001c018cd4150_1_0 .concat [ 4 4 4 4], LS_000001c018cd4150_0_0, LS_000001c018cd4150_0_4, LS_000001c018cd4150_0_8, LS_000001c018cd4150_0_12;
LS_000001c018cd4150_1_4 .concat [ 4 4 4 4], LS_000001c018cd4150_0_16, LS_000001c018cd4150_0_20, LS_000001c018cd4150_0_24, LS_000001c018cd4150_0_28;
L_000001c018cd4150 .concat [ 16 16 0 0], LS_000001c018cd4150_1_0, LS_000001c018cd4150_1_4;
L_000001c018cd4bf0 .concat [ 16 32 0 0], L_000001c018c7bca0, L_000001c018cd4150;
L_000001c018cd41f0 .arith/sum 48, L_000001c018cd40b0, L_000001c018cd4bf0;
L_000001c018cd46f0 .functor MUXZ 48, L_000001c018cd41f0, L_000001c018cd4010, L_000001c018b85e40, C4<>;
L_000001c018cd5730 .functor MUXZ 48, L_000001c018cd46f0, L_000001c018cd4830, L_000001c018b868c0, C4<>;
L_000001c018cd5c30 .part L_000001c018cd5730, 0, 32;
L_000001c018cd5370 .cmp/eq 2, v000001c018c6dfb0_0, L_000001c018c7c4f0;
L_000001c018cd4e70 .cmp/eq 2, v000001c018c6dfb0_0, L_000001c018c7c538;
L_000001c018cd4290 .cmp/eq 2, v000001c018c6dfb0_0, L_000001c018c7c580;
L_000001c018cd5cd0 .functor MUXZ 32, L_000001c018c7c610, L_000001c018c7c5c8, L_000001c018cd4290, C4<>;
L_000001c018cd54b0 .functor MUXZ 32, L_000001c018cd5cd0, L_000001c018cd5c30, L_000001c018cd4e70, C4<>;
L_000001c018cd4c90 .functor MUXZ 32, L_000001c018cd54b0, L_000001c018c7ab20, L_000001c018cd5370, C4<>;
L_000001c018cd4330 .functor MUXZ 32, L_000001c018b86700, L_000001c018c7c6a0, L_000001c018b86000, C4<>;
L_000001c018cd5a50 .cmp/eq 6, L_000001c018c7a4e0, L_000001c018c7c778;
L_000001c018cd4dd0 .cmp/eq 6, L_000001c018c7a4e0, L_000001c018c7c7c0;
L_000001c018cd4f10 .cmp/eq 6, L_000001c018c7a4e0, L_000001c018c7c808;
L_000001c018cd5870 .concat [ 16 16 0 0], L_000001c018c7bca0, L_000001c018c7c850;
L_000001c018cd5910 .part L_000001c018c7bca0, 15, 1;
LS_000001c018cd5b90_0_0 .concat [ 1 1 1 1], L_000001c018cd5910, L_000001c018cd5910, L_000001c018cd5910, L_000001c018cd5910;
LS_000001c018cd5b90_0_4 .concat [ 1 1 1 1], L_000001c018cd5910, L_000001c018cd5910, L_000001c018cd5910, L_000001c018cd5910;
LS_000001c018cd5b90_0_8 .concat [ 1 1 1 1], L_000001c018cd5910, L_000001c018cd5910, L_000001c018cd5910, L_000001c018cd5910;
LS_000001c018cd5b90_0_12 .concat [ 1 1 1 1], L_000001c018cd5910, L_000001c018cd5910, L_000001c018cd5910, L_000001c018cd5910;
L_000001c018cd5b90 .concat [ 4 4 4 4], LS_000001c018cd5b90_0_0, LS_000001c018cd5b90_0_4, LS_000001c018cd5b90_0_8, LS_000001c018cd5b90_0_12;
L_000001c018cd59b0 .concat [ 16 16 0 0], L_000001c018c7bca0, L_000001c018cd5b90;
L_000001c018cd48d0 .functor MUXZ 32, L_000001c018cd59b0, L_000001c018cd5870, L_000001c018b85cf0, C4<>;
L_000001c018cd4470 .concat [ 6 26 0 0], L_000001c018c7a4e0, L_000001c018c7c898;
L_000001c018cd4790 .cmp/eq 32, L_000001c018cd4470, L_000001c018c7c8e0;
L_000001c018cd5550 .cmp/eq 6, L_000001c018c7a080, L_000001c018c7c928;
L_000001c018cd5050 .cmp/eq 6, L_000001c018c7a080, L_000001c018c7c970;
L_000001c018cd55f0 .cmp/eq 6, L_000001c018c7a4e0, L_000001c018c7c9b8;
L_000001c018cd43d0 .functor MUXZ 32, L_000001c018cd48d0, L_000001c018c7ca00, L_000001c018cd55f0, C4<>;
L_000001c018cd50f0 .functor MUXZ 32, L_000001c018cd43d0, L_000001c018c79fe0, L_000001c018b86850, C4<>;
L_000001c018cd5af0 .concat [ 6 26 0 0], L_000001c018c7a4e0, L_000001c018c7ca48;
L_000001c018cd5190 .cmp/eq 32, L_000001c018cd5af0, L_000001c018c7ca90;
L_000001c018cd4510 .cmp/eq 6, L_000001c018c7a080, L_000001c018c7cad8;
L_000001c018cd52d0 .cmp/eq 6, L_000001c018c7a080, L_000001c018c7cb20;
L_000001c018cd45b0 .cmp/eq 6, L_000001c018c7a4e0, L_000001c018c7cb68;
L_000001c018cd63f0 .functor MUXZ 32, L_000001c018b86930, v000001c018c70370_0, L_000001c018cd45b0, C4<>;
L_000001c018cd8330 .functor MUXZ 32, L_000001c018cd63f0, L_000001c018b86a10, L_000001c018b86150, C4<>;
S_000001c018b11d20 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c018b893d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c018b85dd0 .functor NOT 1, v000001c018b7bc40_0, C4<0>, C4<0>, C4<0>;
v000001c018b7c640_0 .net *"_ivl_0", 0 0, L_000001c018b85dd0;  1 drivers
v000001c018b7c6e0_0 .net "in1", 31 0, L_000001c018b86a10;  alias, 1 drivers
v000001c018b7c780_0 .net "in2", 31 0, L_000001c018cd50f0;  alias, 1 drivers
v000001c018b7d720_0 .net "out", 31 0, L_000001c018cd5e10;  alias, 1 drivers
v000001c018b7c140_0 .net "s", 0 0, v000001c018b7bc40_0;  alias, 1 drivers
L_000001c018cd5e10 .functor MUXZ 32, L_000001c018cd50f0, L_000001c018b86a10, L_000001c018b85dd0, C4<>;
S_000001c018b11eb0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c018bae520 .param/l "RType" 0 4 2, C4<000000>;
P_000001c018bae558 .param/l "add" 0 4 5, C4<100000>;
P_000001c018bae590 .param/l "addi" 0 4 8, C4<001000>;
P_000001c018bae5c8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c018bae600 .param/l "and_" 0 4 5, C4<100100>;
P_000001c018bae638 .param/l "andi" 0 4 8, C4<001100>;
P_000001c018bae670 .param/l "beq" 0 4 10, C4<000100>;
P_000001c018bae6a8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c018bae6e0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c018bae718 .param/l "j" 0 4 12, C4<000010>;
P_000001c018bae750 .param/l "jal" 0 4 12, C4<000011>;
P_000001c018bae788 .param/l "jr" 0 4 6, C4<001000>;
P_000001c018bae7c0 .param/l "lw" 0 4 8, C4<100011>;
P_000001c018bae7f8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c018bae830 .param/l "or_" 0 4 5, C4<100101>;
P_000001c018bae868 .param/l "ori" 0 4 8, C4<001101>;
P_000001c018bae8a0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c018bae8d8 .param/l "sll" 0 4 6, C4<000000>;
P_000001c018bae910 .param/l "slt" 0 4 5, C4<101010>;
P_000001c018bae948 .param/l "slti" 0 4 8, C4<101010>;
P_000001c018bae980 .param/l "srl" 0 4 6, C4<000010>;
P_000001c018bae9b8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c018bae9f0 .param/l "subu" 0 4 5, C4<100011>;
P_000001c018baea28 .param/l "sw" 0 4 8, C4<101011>;
P_000001c018baea60 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c018baea98 .param/l "xori" 0 4 8, C4<001110>;
v000001c018b7cfa0_0 .var "ALUOp", 3 0;
v000001c018b7bc40_0 .var "ALUSrc", 0 0;
v000001c018b7c460_0 .var "MemReadEn", 0 0;
v000001c018b7d7c0_0 .var "MemWriteEn", 0 0;
v000001c018b7d9a0_0 .var "MemtoReg", 0 0;
v000001c018b7bd80_0 .var "RegDst", 0 0;
v000001c018b7d400_0 .var "RegWriteEn", 0 0;
v000001c018b7c960_0 .net "funct", 5 0, L_000001c018c7a080;  alias, 1 drivers
v000001c018b7d4a0_0 .var "hlt", 0 0;
v000001c018b7d540_0 .net "opcode", 5 0, L_000001c018c7a4e0;  alias, 1 drivers
v000001c018b7ca00_0 .net "rst", 0 0, v000001c018c7b020_0;  alias, 1 drivers
E_000001c018b89090 .event anyedge, v000001c018b7ca00_0, v000001c018b7d540_0, v000001c018b7c960_0;
S_000001c018c26a80 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c018b88e90 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c018b86700 .functor BUFZ 32, L_000001c018cd5230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c018b7c000_0 .net "Data_Out", 31 0, L_000001c018b86700;  alias, 1 drivers
v000001c018b7c0a0 .array "InstMem", 0 1023, 31 0;
v000001c018b7d040_0 .net *"_ivl_0", 31 0, L_000001c018cd5230;  1 drivers
v000001c018b7d0e0_0 .net *"_ivl_3", 9 0, L_000001c018cd4fb0;  1 drivers
v000001c018b7c1e0_0 .net *"_ivl_4", 11 0, L_000001c018cd4ab0;  1 drivers
L_000001c018c7c658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c018b7c280_0 .net *"_ivl_7", 1 0, L_000001c018c7c658;  1 drivers
v000001c018b7c500_0 .net "addr", 31 0, v000001c018c70370_0;  alias, 1 drivers
v000001c018b58d80_0 .var/i "i", 31 0;
L_000001c018cd5230 .array/port v000001c018b7c0a0, L_000001c018cd4ab0;
L_000001c018cd4fb0 .part v000001c018c70370_0, 0, 10;
L_000001c018cd4ab0 .concat [ 10 2 0 0], L_000001c018cd4fb0, L_000001c018c7c658;
S_000001c018c26c10 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001c018b86930 .functor BUFZ 32, L_000001c018cd3f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c018b86a10 .functor BUFZ 32, L_000001c018cd4b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c018c6ced0_1 .array/port v000001c018c6ced0, 1;
L_000001c018b86a80 .functor BUFZ 32, v000001c018c6ced0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c018c6ced0_2 .array/port v000001c018c6ced0, 2;
L_000001c018b86af0 .functor BUFZ 32, v000001c018c6ced0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c018c6ced0_3 .array/port v000001c018c6ced0, 3;
L_000001c018b86460 .functor BUFZ 32, v000001c018c6ced0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c018c6ced0_4 .array/port v000001c018c6ced0, 4;
L_000001c018b85f90 .functor BUFZ 32, v000001c018c6ced0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c018c6ced0_5 .array/port v000001c018c6ced0, 5;
L_000001c018b860e0 .functor BUFZ 32, v000001c018c6ced0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c018c6ced0_6 .array/port v000001c018c6ced0, 6;
L_000001c018b864d0 .functor BUFZ 32, v000001c018c6ced0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c018c6dab0_0 .net *"_ivl_0", 31 0, L_000001c018cd3f70;  1 drivers
v000001c018c6d650_0 .net *"_ivl_10", 6 0, L_000001c018cd5d70;  1 drivers
L_000001c018c7c730 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c018c6ce30_0 .net *"_ivl_13", 1 0, L_000001c018c7c730;  1 drivers
v000001c018c6dbf0_0 .net *"_ivl_2", 6 0, L_000001c018cd4d30;  1 drivers
L_000001c018c7c6e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c018c6d3d0_0 .net *"_ivl_5", 1 0, L_000001c018c7c6e8;  1 drivers
v000001c018c6dc90_0 .net *"_ivl_8", 31 0, L_000001c018cd4b50;  1 drivers
v000001c018c6ca70_0 .net "clk", 0 0, L_000001c018b86b60;  alias, 1 drivers
v000001c018c6ccf0_0 .var/i "i", 31 0;
v000001c018c6c1b0_0 .net "readData1", 31 0, L_000001c018b86930;  alias, 1 drivers
v000001c018c6d010_0 .net "readData2", 31 0, L_000001c018b86a10;  alias, 1 drivers
v000001c018c6c930_0 .net "readRegister1", 4 0, L_000001c018c7a8a0;  alias, 1 drivers
v000001c018c6d470_0 .net "readRegister2", 4 0, L_000001c018c7bc00;  alias, 1 drivers
v000001c018c6ced0 .array "registers", 31 0, 31 0;
v000001c018c6cd90_0 .net "regs0", 31 0, L_000001c018b86a80;  alias, 1 drivers
v000001c018c6d970_0 .net "regs1", 31 0, L_000001c018b86af0;  alias, 1 drivers
v000001c018c6d790_0 .net "regs2", 31 0, L_000001c018b86460;  alias, 1 drivers
v000001c018c6d830_0 .net "regs3", 31 0, L_000001c018b85f90;  alias, 1 drivers
v000001c018c6c430_0 .net "regs4", 31 0, L_000001c018b860e0;  alias, 1 drivers
v000001c018c6d0b0_0 .net "regs5", 31 0, L_000001c018b864d0;  alias, 1 drivers
v000001c018c6d6f0_0 .net "rst", 0 0, v000001c018c7b020_0;  alias, 1 drivers
v000001c018c6d290_0 .net "we", 0 0, v000001c018b7d400_0;  alias, 1 drivers
v000001c018c6d8d0_0 .net "writeData", 31 0, L_000001c018cd76b0;  alias, 1 drivers
v000001c018c6c750_0 .net "writeRegister", 4 0, L_000001c018cd57d0;  alias, 1 drivers
E_000001c018b88f90/0 .event negedge, v000001c018b7ca00_0;
E_000001c018b88f90/1 .event posedge, v000001c018c6ca70_0;
E_000001c018b88f90 .event/or E_000001c018b88f90/0, E_000001c018b88f90/1;
L_000001c018cd3f70 .array/port v000001c018c6ced0, L_000001c018cd4d30;
L_000001c018cd4d30 .concat [ 5 2 0 0], L_000001c018c7a8a0, L_000001c018c7c6e8;
L_000001c018cd4b50 .array/port v000001c018c6ced0, L_000001c018cd5d70;
L_000001c018cd5d70 .concat [ 5 2 0 0], L_000001c018c7bc00, L_000001c018c7c730;
S_000001c018b2b550 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001c018c26c10;
 .timescale 0 0;
v000001c018b59b40_0 .var/i "i", 31 0;
S_000001c018b2b6e0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c018b89550 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c018b863f0 .functor NOT 1, v000001c018b7bd80_0, C4<0>, C4<0>, C4<0>;
v000001c018c6da10_0 .net *"_ivl_0", 0 0, L_000001c018b863f0;  1 drivers
v000001c018c6db50_0 .net "in1", 4 0, L_000001c018c7bc00;  alias, 1 drivers
v000001c018c6c890_0 .net "in2", 4 0, L_000001c018c7b520;  alias, 1 drivers
v000001c018c6d330_0 .net "out", 4 0, L_000001c018cd57d0;  alias, 1 drivers
v000001c018c6dd30_0 .net "s", 0 0, v000001c018b7bd80_0;  alias, 1 drivers
L_000001c018cd57d0 .functor MUXZ 5, L_000001c018c7b520, L_000001c018c7bc00, L_000001c018b863f0, C4<>;
S_000001c018afaf60 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c018b896d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c018cdab60 .functor NOT 1, v000001c018b7d9a0_0, C4<0>, C4<0>, C4<0>;
v000001c018c6d150_0 .net *"_ivl_0", 0 0, L_000001c018cdab60;  1 drivers
v000001c018c6d510_0 .net "in1", 31 0, v000001c018c6cb10_0;  alias, 1 drivers
v000001c018c6ddd0_0 .net "in2", 31 0, v000001c018c714f0_0;  alias, 1 drivers
v000001c018c6c9d0_0 .net "out", 31 0, L_000001c018cd76b0;  alias, 1 drivers
v000001c018c6cbb0_0 .net "s", 0 0, v000001c018b7d9a0_0;  alias, 1 drivers
L_000001c018cd76b0 .functor MUXZ 32, v000001c018c714f0_0, v000001c018c6cb10_0, L_000001c018cdab60, C4<>;
S_000001c018afb0f0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c018b43a80 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c018b43ab8 .param/l "AND" 0 9 12, C4<0010>;
P_000001c018b43af0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c018b43b28 .param/l "OR" 0 9 12, C4<0011>;
P_000001c018b43b60 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c018b43b98 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c018b43bd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c018b43c08 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c018b43c40 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c018b43c78 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c018b43cb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c018b43ce8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c018c7cbb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c018c6d5b0_0 .net/2u *"_ivl_0", 31 0, L_000001c018c7cbb0;  1 drivers
v000001c018c6de70_0 .net "opSel", 3 0, v000001c018b7cfa0_0;  alias, 1 drivers
v000001c018c6cc50_0 .net "operand1", 31 0, L_000001c018cd8330;  alias, 1 drivers
v000001c018c6df10_0 .net "operand2", 31 0, L_000001c018cd5e10;  alias, 1 drivers
v000001c018c6cb10_0 .var "result", 31 0;
v000001c018c6c570_0 .net "zero", 0 0, L_000001c018cd85b0;  alias, 1 drivers
E_000001c018b89350 .event anyedge, v000001c018b7cfa0_0, v000001c018c6cc50_0, v000001c018b7d720_0;
L_000001c018cd85b0 .cmp/eq 32, v000001c018c6cb10_0, L_000001c018c7cbb0;
S_000001c018b43d30 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001c018c6e0d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001c018c6e108 .param/l "add" 0 4 5, C4<100000>;
P_000001c018c6e140 .param/l "addi" 0 4 8, C4<001000>;
P_000001c018c6e178 .param/l "addu" 0 4 5, C4<100001>;
P_000001c018c6e1b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c018c6e1e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c018c6e220 .param/l "beq" 0 4 10, C4<000100>;
P_000001c018c6e258 .param/l "bne" 0 4 10, C4<000101>;
P_000001c018c6e290 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c018c6e2c8 .param/l "j" 0 4 12, C4<000010>;
P_000001c018c6e300 .param/l "jal" 0 4 12, C4<000011>;
P_000001c018c6e338 .param/l "jr" 0 4 6, C4<001000>;
P_000001c018c6e370 .param/l "lw" 0 4 8, C4<100011>;
P_000001c018c6e3a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c018c6e3e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c018c6e418 .param/l "ori" 0 4 8, C4<001101>;
P_000001c018c6e450 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c018c6e488 .param/l "sll" 0 4 6, C4<000000>;
P_000001c018c6e4c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001c018c6e4f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c018c6e530 .param/l "srl" 0 4 6, C4<000010>;
P_000001c018c6e568 .param/l "sub" 0 4 5, C4<100010>;
P_000001c018c6e5a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001c018c6e5d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001c018c6e610 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c018c6e648 .param/l "xori" 0 4 8, C4<001110>;
v000001c018c6dfb0_0 .var "PCsrc", 1 0;
v000001c018c6cf70_0 .net "excep_flag", 0 0, o000001c018c31888;  alias, 0 drivers
v000001c018c6c110_0 .net "funct", 5 0, L_000001c018c7a080;  alias, 1 drivers
v000001c018c6c250_0 .net "opcode", 5 0, L_000001c018c7a4e0;  alias, 1 drivers
v000001c018c6c2f0_0 .net "operand1", 31 0, L_000001c018b86930;  alias, 1 drivers
v000001c018c6c390_0 .net "operand2", 31 0, L_000001c018cd5e10;  alias, 1 drivers
v000001c018c6d1f0_0 .net "rst", 0 0, v000001c018c7b020_0;  alias, 1 drivers
E_000001c018b89410/0 .event anyedge, v000001c018b7ca00_0, v000001c018c6cf70_0, v000001c018b7d540_0, v000001c018c6c1b0_0;
E_000001c018b89410/1 .event anyedge, v000001c018b7d720_0, v000001c018b7c960_0;
E_000001c018b89410 .event/or E_000001c018b89410/0, E_000001c018b89410/1;
S_000001c018af6a80 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c018c6c4d0 .array "DataMem", 0 1023, 31 0;
v000001c018c6c610_0 .net "address", 31 0, v000001c018c6cb10_0;  alias, 1 drivers
v000001c018c6c6b0_0 .net "clock", 0 0, L_000001c018b47550;  1 drivers
v000001c018c6c7f0_0 .net "data", 31 0, L_000001c018b86a10;  alias, 1 drivers
v000001c018c70690_0 .var/i "i", 31 0;
v000001c018c714f0_0 .var "q", 31 0;
v000001c018c70d70_0 .net "rden", 0 0, v000001c018b7c460_0;  alias, 1 drivers
v000001c018c70550_0 .net "wren", 0 0, v000001c018b7d7c0_0;  alias, 1 drivers
E_000001c018b89810 .event posedge, v000001c018c6c6b0_0;
S_000001c018af6c10 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001c018b93d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c018b88dd0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c018c70ff0_0 .net "PCin", 31 0, L_000001c018cd4c90;  alias, 1 drivers
v000001c018c70370_0 .var "PCout", 31 0;
v000001c018c70910_0 .net "clk", 0 0, L_000001c018b86b60;  alias, 1 drivers
v000001c018c709b0_0 .net "rst", 0 0, v000001c018c7b020_0;  alias, 1 drivers
    .scope S_000001c018b43d30;
T_0 ;
    %wait E_000001c018b89410;
    %load/vec4 v000001c018c6d1f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c018c6dfb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c018c6cf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c018c6dfb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c018c6c250_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001c018c6c2f0_0;
    %load/vec4 v000001c018c6c390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001c018c6c250_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001c018c6c2f0_0;
    %load/vec4 v000001c018c6c390_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001c018c6c250_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001c018c6c250_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001c018c6c250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001c018c6c110_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c018c6dfb0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c018c6dfb0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c018af6c10;
T_1 ;
    %wait E_000001c018b88f90;
    %load/vec4 v000001c018c709b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c018c70370_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c018c70ff0_0;
    %assign/vec4 v000001c018c70370_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c018c26a80;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c018b58d80_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c018b58d80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c018b58d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %load/vec4 v000001c018b58d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c018b58d80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018b7c0a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c018b11eb0;
T_3 ;
    %wait E_000001c018b89090;
    %load/vec4 v000001c018b7ca00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c018b7d4a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c018b7d400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c018b7d7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c018b7d9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c018b7c460_0, 0;
    %assign/vec4 v000001c018b7bd80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c018b7d4a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c018b7cfa0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c018b7bc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c018b7d400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c018b7d7c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c018b7d9a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c018b7c460_0, 0, 1;
    %store/vec4 v000001c018b7bd80_0, 0, 1;
    %load/vec4 v000001c018b7d540_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d4a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d400_0, 0;
    %load/vec4 v000001c018b7c960_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c018b7bd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7c460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d9a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c018b7bc40_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c018b7cfa0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c018c26c10;
T_4 ;
    %wait E_000001c018b88f90;
    %fork t_1, S_000001c018b2b550;
    %jmp t_0;
    .scope S_000001c018b2b550;
t_1 ;
    %load/vec4 v000001c018c6d6f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c018b59b40_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c018b59b40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c018b59b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018c6ced0, 0, 4;
    %load/vec4 v000001c018b59b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c018b59b40_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c018c6d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c018c6d8d0_0;
    %load/vec4 v000001c018c6c750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018c6ced0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018c6ced0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c018c26c10;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c018c26c10;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c018c6ccf0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c018c6ccf0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c018c6ccf0_0;
    %ix/getv/s 4, v000001c018c6ccf0_0;
    %load/vec4a v000001c018c6ced0, 4;
    %ix/getv/s 4, v000001c018c6ccf0_0;
    %load/vec4a v000001c018c6ced0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c018c6ccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c018c6ccf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c018afb0f0;
T_6 ;
    %wait E_000001c018b89350;
    %load/vec4 v000001c018c6de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c018c6cc50_0;
    %load/vec4 v000001c018c6df10_0;
    %add;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c018c6cc50_0;
    %load/vec4 v000001c018c6df10_0;
    %sub;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c018c6cc50_0;
    %load/vec4 v000001c018c6df10_0;
    %and;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c018c6cc50_0;
    %load/vec4 v000001c018c6df10_0;
    %or;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c018c6cc50_0;
    %load/vec4 v000001c018c6df10_0;
    %xor;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c018c6cc50_0;
    %load/vec4 v000001c018c6df10_0;
    %or;
    %inv;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c018c6cc50_0;
    %load/vec4 v000001c018c6df10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c018c6df10_0;
    %load/vec4 v000001c018c6cc50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c018c6cc50_0;
    %ix/getv 4, v000001c018c6df10_0;
    %shiftl 4;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c018c6cc50_0;
    %ix/getv 4, v000001c018c6df10_0;
    %shiftr 4;
    %assign/vec4 v000001c018c6cb10_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c018af6a80;
T_7 ;
    %wait E_000001c018b89810;
    %load/vec4 v000001c018c70d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c018c6c610_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c018c6c4d0, 4;
    %assign/vec4 v000001c018c714f0_0, 0;
T_7.0 ;
    %load/vec4 v000001c018c70550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c018c6c7f0_0;
    %ix/getv 3, v000001c018c6c610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c018c6c4d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c018af6a80;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001c018af6a80;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c018c70690_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c018c70690_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c018c70690_0;
    %load/vec4a v000001c018c6c4d0, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001c018c70690_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c018c70690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c018c70690_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c018b93d20;
T_10 ;
    %wait E_000001c018b88f90;
    %load/vec4 v000001c018c7b980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c018c74f70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c018c74f70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c018c74f70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c018b90c60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c018c7b7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c018c7b020_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c018b90c60;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c018c7b7a0_0;
    %inv;
    %assign/vec4 v000001c018c7b7a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c018b90c60;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c018c7b020_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c018c7b020_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001c018c7b0c0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
