// Seed: 137129470
module module_0 (
    output tri1  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output uwire id_3
);
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd37,
    parameter id_4 = 32'd72
) (
    output uwire id_0,
    input tri1 id_1,
    input supply1 _id_2,
    input supply1 id_3,
    output uwire _id_4,
    input tri0 id_5,
    output wor id_6
);
  logic [id_4 : -1  ==  id_2] id_8;
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_3,
      id_6
  );
  wire id_9;
  logic [-1 : &  id_4] id_10, id_11, id_12, id_13;
endmodule
