=====
SETUP
-13.991
34.507
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.580
n302_s
31.580
31.637
n301_s
31.637
31.694
n300_s
31.694
32.257
set_value_3_s0
34.507
=====
SETUP
-13.399
33.914
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.580
n302_s
31.580
32.143
sum_7_s0
33.914
=====
SETUP
-13.399
33.914
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.580
n302_s
31.580
32.143
set_value_1_s0
33.914
=====
SETUP
-12.752
33.268
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.580
n302_s
31.580
31.637
n301_s
31.637
31.694
n300_s
31.694
32.222
sum_9_s0
33.268
=====
SETUP
-12.697
33.213
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.580
n302_s
31.580
31.637
n301_s
31.637
32.165
sum_8_s0
33.213
=====
SETUP
-12.697
33.213
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.580
n302_s
31.580
31.637
n301_s
31.637
32.165
set_value_2_s0
33.213
=====
SETUP
-12.629
33.144
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.731
sum_6_s0
33.144
=====
SETUP
-12.629
33.144
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.731
set_value_0_s0
33.144
=====
SETUP
-11.913
32.428
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.580
n302_s
31.580
31.637
n301_s
31.637
31.694
n300_s
31.694
31.751
n332_s
31.751
31.808
n331_s
31.808
31.865
n330_s
31.865
32.428
sum_12_s0
32.428
=====
SETUP
-11.856
32.371
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.580
n302_s
31.580
31.637
n301_s
31.637
31.694
n300_s
31.694
31.751
n332_s
31.751
31.808
n331_s
31.808
32.371
sum_11_s0
32.371
=====
SETUP
-11.799
32.314
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n267_s2
28.067
29.166
n267_s0
29.177
30.209
n303_s
31.030
31.580
n302_s
31.580
31.637
n301_s
31.637
31.694
n300_s
31.694
31.751
n332_s
31.751
32.314
sum_10_s0
32.314
=====
SETUP
-10.732
31.604
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12034
29.389
30.450
recieveADC_recieveADC_RAMREG_1027_G[0]_s1
31.604
=====
SETUP
-10.282
30.797
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n269_s0
28.058
28.880
n338_s
29.684
30.234
n337_s
30.234
30.797
sum_5_s0
30.797
=====
SETUP
-10.140
31.012
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12402
29.874
30.676
recieveADC_recieveADC_RAMREG_1167_G[0]_s1
31.012
=====
SETUP
-9.915
30.787
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12194
29.389
30.450
recieveADC_recieveADC_RAMREG_1067_G[0]_s1
30.787
=====
SETUP
-9.870
30.385
20.515
fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
12.482
15.942
fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_3_s
19.346
20.407
fft_inst/fft_top_inst/udxk_inst/ud_xk_re_3_s
20.826
21.858
n269_s2
26.222
27.254
n269_s0
28.058
28.880
n338_s
29.684
30.385
sum_4_s0
30.385
=====
SETUP
-9.803
30.675
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s11985
28.896
29.521
recieveADC_recieveADC_RAMREG_966_G[0]_s1
30.675
=====
SETUP
-9.172
30.045
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12585
27.931
28.556
recieveADC_recieveADC_RAMREG_1236_G[0]_s1
30.045
=====
SETUP
-9.162
30.035
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12369
28.448
29.250
recieveADC_recieveADC_RAMREG_1126_G[0]_s1
30.035
=====
SETUP
-9.090
29.962
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12025
27.959
28.761
recieveADC_recieveADC_RAMREG_1016_G[0]_s1
29.962
=====
SETUP
-8.838
29.710
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12233
27.931
28.556
recieveADC_recieveADC_RAMREG_1116_G[0]_s1
29.710
=====
SETUP
-8.823
29.695
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12209
27.918
28.543
recieveADC_recieveADC_RAMREG_1086_G[0]_s1
29.695
=====
SETUP
-8.707
29.580
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12393
27.433
28.058
recieveADC_recieveADC_RAMREG_1156_G[0]_s1
29.580
=====
SETUP
-8.537
29.409
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12593
28.448
29.073
recieveADC_recieveADC_RAMREG_1246_G[0]_s1
29.409
=====
SETUP
-8.532
29.404
20.872
n200_s3
12.971
14.070
n113_s1
15.386
16.418
recieveADC_s11894
18.702
19.734
recieveADC_s12177
28.443
29.068
recieveADC_recieveADC_RAMREG_1046_G[0]_s1
29.404
=====
HOLD
-0.663
0.396
1.059
inst_1/n13_s
0.002
0.396
inst_1/counter_6_s0
0.396
=====
HOLD
-0.329
0.730
1.059
inst_1/n13_s
0.002
0.304
inst_1/n12_s
0.304
0.730
inst_1/counter_7_s0
0.730
=====
HOLD
-0.317
0.396
0.713
n25_s0
0.002
0.396
processCounter_2_s0
0.396
=====
HOLD
0.017
0.730
0.713
n25_s0
0.002
0.304
n24_s0
0.304
0.730
processCounter_3_s0
0.730
=====
HOLD
0.048
0.761
0.713
n25_s0
0.002
0.304
n24_s0
0.304
0.335
n23_s0
0.335
0.761
processCounter_4_s0
0.761
=====
HOLD
0.079
0.792
0.713
n25_s0
0.002
0.304
n24_s0
0.304
0.335
n23_s0
0.335
0.366
n22_s0
0.366
0.792
processCounter_5_s0
0.792
=====
HOLD
0.110
0.823
0.713
n25_s0
0.002
0.304
n24_s0
0.304
0.335
n23_s0
0.335
0.366
n22_s0
0.366
0.397
n21_s0
0.397
0.823
processCounter_6_s0
0.823
=====
HOLD
0.141
0.854
0.713
n25_s0
0.002
0.304
n24_s0
0.304
0.335
n23_s0
0.335
0.366
n22_s0
0.366
0.397
n21_s0
0.397
0.428
n20_s0
0.428
0.854
processCounter_7_s0
0.854
=====
HOLD
0.172
0.885
0.713
n25_s0
0.002
0.304
n24_s0
0.304
0.335
n23_s0
0.335
0.366
n22_s0
0.366
0.397
n21_s0
0.397
0.428
n20_s0
0.428
0.459
n19_s0
0.459
0.885
processCounter_8_s0
0.885
=====
HOLD
0.203
0.916
0.713
n25_s0
0.002
0.304
n24_s0
0.304
0.335
n23_s0
0.335
0.366
n22_s0
0.366
0.397
n21_s0
0.397
0.428
n20_s0
0.428
0.459
n19_s0
0.459
0.490
n18_s0
0.490
0.916
processCounter_9_s0
0.916
=====
HOLD
0.234
0.947
0.713
n25_s0
0.002
0.304
n24_s0
0.304
0.335
n23_s0
0.335
0.366
n22_s0
0.366
0.397
n21_s0
0.397
0.428
n20_s0
0.428
0.459
n19_s0
0.459
0.490
n18_s0
0.490
0.521
n17_s0
0.521
0.947
processCounter_10_s0
0.947
=====
HOLD
0.265
0.978
0.713
n25_s0
0.002
0.304
n24_s0
0.304
0.335
n23_s0
0.335
0.366
n22_s0
0.366
0.397
n21_s0
0.397
0.428
n20_s0
0.428
0.459
n19_s0
0.459
0.490
n18_s0
0.490
0.521
n17_s0
0.521
0.552
n16_s0
0.552
0.978
processCounter_11_s0
0.978
=====
HOLD
0.471
3.156
2.685
gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1
1.564
1.898
gw_gao_inst_0/u_la0_top/n1677_s1
2.784
3.156
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
3.156
=====
HOLD
0.600
1.666
1.067
set_value_3_s0
0.683
1.016
fb_inst/value_buffer_3_s0
1.666
=====
HOLD
0.668
1.727
1.059
fb_inst/ti/m_clk_s1
1.727
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_1_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n109_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_1_s1
12.463
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_2_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n108_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_2_s1
12.463
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_4_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n106_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_4_s1
12.463
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_5_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n105_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_5_s1
12.463
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_3_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n95_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_3_s1
12.463
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_1_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n91_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_1_s1
12.463
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_3_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n89_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_3_s1
12.463
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n74_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1
12.463
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n73_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1
12.463
=====
HOLD
0.708
12.463
11.755
fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1
11.755
12.088
fft_inst/fft_top_inst/tf_inst/ctrl_inst/n42_s0
12.091
12.463
fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1
12.463
