$date
	Sun Apr  5 19:02:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_bench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module count $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#50
1#
#100
b1 !
b1 $
1"
#200
0"
#300
b10 !
b10 $
1"
#400
0"
#500
b11 !
b11 $
1"
#600
0"
#700
b100 !
b100 $
1"
#800
0"
#900
b101 !
b101 $
1"
#1000
0"
#1100
b110 !
b110 $
1"
#1200
0"
#1300
b1000 !
b1000 $
1"
#1400
0"
#1500
b1001 !
b1001 $
1"
#1600
0"
#1700
b1011 !
b1011 $
1"
#1800
0"
#1900
b1100 !
b1100 $
1"
#2000
0"
#2100
b1101 !
b1101 $
1"
#2200
0"
#2300
b0 !
b0 $
1"
#2400
0"
#2500
b1 !
b1 $
1"
#2600
0"
#2700
b10 !
b10 $
1"
#2800
0"
#2900
b11 !
b11 $
1"
#3000
0"
#3100
b100 !
b100 $
1"
#3200
0"
#3300
b101 !
b101 $
1"
#3400
0"
#3500
b110 !
b110 $
1"
#3600
0"
#3700
b1000 !
b1000 $
1"
#3800
0"
#3900
b1001 !
b1001 $
1"
#4000
0"
#4100
b1011 !
b1011 $
1"
#4200
0"
#4300
b1100 !
b1100 $
1"
#4400
0"
#4500
b1101 !
b1101 $
1"
#4600
0"
#4700
b0 !
b0 $
1"
#4800
0"
#4900
b1 !
b1 $
1"
#5000
0"
#5050
