Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  5 01:01:11 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: nolabel_line103/nolabel_line17/SLOW_CLOCK_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: nolabel_line121/a2/audio_out_inst/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line121/a2/clk1052hz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line121/a2/clk1320hz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line121/a2/clk1405hz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line121/a2/clk50Mhz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line121/a2/clk787hz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line121/a2/clk937hz/clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line121/a2/clock_1s/CLOCK_1HZ_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line121/a3/c4/SLOW_CLOCK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/hundreds_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/hundreds_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/hundreds_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/tens_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/thousands_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/thousands_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/digs/thousands_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line121/hz10/clk_out_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/seg7/digit_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line121/seg7/digit_select_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line131/nolabel_line39/SLOW_CLOCK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line62/frame_counter_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line75/left_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/xpos_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line75/ypos_reg[9]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: nolabel_line87/ccd_inst_2/clk_s_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/ccd_inst_27/clk_s_reg/Q (HIGH)

 There are 1083 register/latch pins with no clock driven by root clock pin: nolabel_line87/clock_mouse/clk_fdiv_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[0][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[0][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[100][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[100][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[101][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[101][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[102][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[102][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[103][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[103][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[104][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[104][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[105][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[105][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[106][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[106][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[107][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[107][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[108][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[108][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[109][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[109][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[10][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[10][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[110][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[110][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[111][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[111][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[112][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[112][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[113][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[113][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[114][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[114][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[115][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[115][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[116][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[116][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[117][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[117][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[118][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[118][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[119][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[119][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[11][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[120][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[120][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[121][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[121][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[122][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[122][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[123][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[123][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[124][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[124][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[125][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[125][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[126][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[126][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[127][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[127][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[128][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[128][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[129][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[129][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[12][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[12][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[130][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[130][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[131][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[131][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[132][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[132][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[133][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[133][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[134][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[134][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[135][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[135][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[136][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[136][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[137][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[137][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[138][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[138][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[139][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[139][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[13][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[13][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[140][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[140][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[141][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[141][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[142][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[142][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[143][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[143][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[144][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[144][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[145][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[145][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[146][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[146][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[147][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[147][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[148][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[148][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[149][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[149][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[14][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[14][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[150][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[150][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[151][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[151][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[152][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[152][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[153][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[153][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[154][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[154][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[155][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[155][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[156][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[156][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[157][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[157][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[158][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[158][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[159][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[159][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[15][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[15][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[160][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[160][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[161][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[161][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[162][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[162][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[163][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[163][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[164][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[164][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[165][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[165][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[166][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[166][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[167][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[167][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[168][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[168][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[169][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[169][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[16][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[16][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[170][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[170][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[171][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[171][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[172][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[172][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[173][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[173][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[174][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[174][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[175][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[175][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[176][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[176][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[177][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[177][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[178][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[178][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[179][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[179][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[17][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[17][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[180][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[180][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[181][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[181][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[182][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[182][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[183][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[183][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[184][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[184][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[185][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[185][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[186][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[186][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[187][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[187][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[188][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[188][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[189][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[189][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[18][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[18][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[190][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[190][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[191][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[191][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[192][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[192][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[193][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[193][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[194][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[194][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[195][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[195][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[196][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[196][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[197][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[197][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[198][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[198][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[199][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[199][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[19][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[19][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[1][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[200][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[200][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[201][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[201][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[202][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[202][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[203][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[203][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[204][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[204][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[205][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[205][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[206][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[206][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[207][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[207][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[208][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[208][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[209][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[209][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[20][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[20][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[210][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[210][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[211][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[211][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[212][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[212][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[213][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[213][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[214][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[214][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[215][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[215][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[216][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[216][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[217][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[217][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[218][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[218][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[219][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[219][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[21][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[21][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[220][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[220][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[221][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[221][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[222][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[222][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[223][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[223][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[224][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[224][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[225][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[225][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[226][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[226][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[227][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[227][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[228][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[228][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[229][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[229][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[22][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[22][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[230][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[230][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[231][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[231][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[232][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[232][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[233][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[233][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[234][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[234][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[235][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[235][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[236][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[236][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[237][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[237][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[238][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[238][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[239][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[239][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[23][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[23][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[240][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[240][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[241][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[241][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[242][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[242][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[243][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[243][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[244][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[244][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[245][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[245][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[246][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[246][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[247][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[247][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[248][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[248][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[249][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[249][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[24][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[24][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[250][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[250][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[251][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[251][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[252][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[252][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[253][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[253][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[254][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[254][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[255][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[255][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[256][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[256][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[257][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[257][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[258][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[258][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[259][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[259][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[25][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[25][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[260][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[260][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[261][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[261][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[262][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[262][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[263][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[263][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[264][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[264][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[265][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[265][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[266][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[266][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[267][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[267][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[268][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[268][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[269][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[269][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[26][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[26][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[270][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[270][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[271][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[271][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[272][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[272][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[273][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[273][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[274][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[274][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[275][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[275][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[276][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[276][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[277][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[277][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[278][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[278][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[279][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[279][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[27][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[27][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[280][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[280][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[281][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[281][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[282][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[282][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[283][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[283][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[284][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[284][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[285][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[285][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[286][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[286][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[287][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[287][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[288][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[288][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[289][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[289][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[28][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[28][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[290][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[290][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[291][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[291][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[292][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[292][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[293][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[293][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[294][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[294][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[295][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[295][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[296][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[296][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[297][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[297][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[298][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[298][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[299][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[299][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[29][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[29][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[2][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[300][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[300][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[301][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[301][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[302][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[302][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[303][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[303][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[304][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[304][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[305][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[305][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[306][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[306][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[307][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[307][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[308][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[308][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[309][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[309][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[30][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[30][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[310][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[310][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[311][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[311][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[312][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[312][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[313][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[313][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[314][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[314][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[315][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[315][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[316][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[316][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[317][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[317][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[318][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[318][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[319][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[319][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[31][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[31][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[320][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[320][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[321][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[321][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[322][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[322][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[323][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[323][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[324][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[324][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[325][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[325][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[326][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[326][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[327][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[327][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[328][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[328][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[329][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[329][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[32][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[32][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[330][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[330][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[331][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[331][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[332][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[332][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[333][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[333][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[334][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[334][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[335][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[335][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[336][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[336][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[337][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[337][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[338][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[338][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[339][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[339][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[33][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[33][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[340][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[340][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[341][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[341][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[342][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[342][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[343][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[343][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[344][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[344][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[345][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[345][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[346][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[346][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[347][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[347][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[348][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[348][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[349][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[349][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[34][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[34][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[350][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[350][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[351][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[351][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[352][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[352][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[353][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[353][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[354][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[354][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[355][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[355][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[356][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[356][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[357][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[357][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[358][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[358][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[359][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[359][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[35][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[35][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[360][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[360][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[36][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[36][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[37][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[37][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[38][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[38][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[39][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[39][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[3][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[40][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[40][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[41][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[41][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[42][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[42][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[43][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[43][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[44][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[44][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[45][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[45][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[46][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[46][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[47][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[47][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[48][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[48][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[49][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[49][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[4][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[50][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[50][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[51][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[51][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[52][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[52][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[53][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[53][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[54][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[54][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[55][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[55][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[56][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[56][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[57][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[57][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[58][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[58][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[59][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[59][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[5][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[5][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[60][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[60][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[61][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[61][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[62][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[62][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[63][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[63][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[64][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[64][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[65][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[65][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[66][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[66][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[67][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[67][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[68][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[68][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[69][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[69][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[6][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[6][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[70][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[70][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[71][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[71][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[72][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[72][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[73][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[73][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[74][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[74][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[75][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[75][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[76][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[76][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[77][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[77][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[78][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[78][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[79][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[79][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[7][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[7][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[80][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[80][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[81][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[81][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[82][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[82][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[83][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[83][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[84][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[84][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[85][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[85][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[86][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[86][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[87][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[87][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[88][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[88][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[89][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[89][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[8][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[8][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[90][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[90][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[91][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[91][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[92][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[92][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[93][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[93][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[94][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[94][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[95][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[95][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[96][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[96][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[97][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[97][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[98][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[98][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[99][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[99][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[9][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line87/pixel_data_reg[9][2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line87/unit_6p25m/clk_output_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line102/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line25/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line27/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line83/SLOW_CLOCK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line95/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3877 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.229        0.000                      0                 2623        0.087        0.000                      0                 2623        4.500        0.000                       0                  1325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.229        0.000                      0                 2447        0.087        0.000                      0                 2447        4.500        0.000                       0                  1325  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.283        0.000                      0                  176        0.648        0.000                      0                  176  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 6.520ns (71.021%)  route 2.660ns (28.979%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[0]
                         net (fo=1, routed)           0.638    13.475    nolabel_line87/nn_inst/ct_inst/addr0_n_105
    SLICE_X12Y81         LUT4 (Prop_lut4_I0_O)        0.124    13.599 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_13/O
                         net (fo=1, routed)           0.640    14.238    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 6.520ns (71.385%)  route 2.614ns (28.615%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[3]
                         net (fo=1, routed)           0.636    13.473    nolabel_line87/nn_inst/ct_inst/addr0_n_102
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.124    13.597 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_10/O
                         net (fo=1, routed)           0.595    14.191    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 6.520ns (71.468%)  route 2.603ns (28.532%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[2]
                         net (fo=1, routed)           0.644    13.481    nolabel_line87/nn_inst/ct_inst/addr0_n_103
    SLICE_X9Y81          LUT4 (Prop_lut4_I0_O)        0.124    13.605 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_11/O
                         net (fo=1, routed)           0.576    14.181    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 6.520ns (71.499%)  route 2.599ns (28.501%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[10]
                         net (fo=1, routed)           0.763    13.599    nolabel_line87/nn_inst/ct_inst/addr0_n_95
    SLICE_X10Y81         LUT4 (Prop_lut4_I0_O)        0.124    13.723 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=1, routed)           0.453    14.177    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 6.520ns (71.536%)  route 2.594ns (28.464%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[9]
                         net (fo=1, routed)           0.634    13.471    nolabel_line87/nn_inst/ct_inst/addr0_n_96
    SLICE_X9Y81          LUT4 (Prop_lut4_I0_O)        0.124    13.595 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_4/O
                         net (fo=1, routed)           0.578    14.172    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 6.520ns (71.733%)  route 2.569ns (28.267%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[8]
                         net (fo=1, routed)           0.753    13.590    nolabel_line87/nn_inst/ct_inst/addr0_n_97
    SLICE_X9Y81          LUT4 (Prop_lut4_I0_O)        0.124    13.714 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_5/O
                         net (fo=1, routed)           0.434    14.147    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 6.520ns (71.746%)  route 2.568ns (28.254%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[11]
                         net (fo=1, routed)           0.590    13.427    nolabel_line87/nn_inst/ct_inst/addr0_n_94
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.124    13.551 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=1, routed)           0.595    14.145    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 6.520ns (72.087%)  route 2.525ns (27.913%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[1]
                         net (fo=1, routed)           0.691    13.527    nolabel_line87/nn_inst/ct_inst/addr0_n_104
    SLICE_X9Y80          LUT4 (Prop_lut4_I0_O)        0.124    13.651 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_12/O
                         net (fo=1, routed)           0.451    14.102    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 6.520ns (72.444%)  route 2.480ns (27.556%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[5]
                         net (fo=1, routed)           0.646    13.483    nolabel_line87/nn_inst/ct_inst/addr0_n_100
    SLICE_X8Y80          LUT4 (Prop_lut4_I0_O)        0.124    13.607 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_8/O
                         net (fo=1, routed)           0.451    14.058    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 6.520ns (72.514%)  route 2.471ns (27.486%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.537     5.058    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y74         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.419     5.477 f  nolabel_line87/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.479     5.956    nolabel_line87/nn_inst/ct_inst/A[4]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.299     6.255 f  nolabel_line87/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.332     6.587    nolabel_line87/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.711 r  nolabel_line87/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.570     7.280    nolabel_line87/nn_inst/ct_inst/A__0[11]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.316 r  nolabel_line87/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.318    nolabel_line87/nn_inst/ct_inst/addr1_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.836 r  nolabel_line87/nn_inst/ct_inst/addr0/P[7]
                         net (fo=1, routed)           0.638    13.474    nolabel_line87/nn_inst/ct_inst/addr0_n_98
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.124    13.598 r  nolabel_line87/nn_inst/ct_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=1, routed)           0.451    14.049    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.470    14.811    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.468    nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                  0.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nolabel_line75/y_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/ypos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.648%)  route 0.198ns (58.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.644     1.528    nolabel_line75/CLK
    SLICE_X32Y100        FDRE                                         r  nolabel_line75/y_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  nolabel_line75/y_pos_reg[11]/Q
                         net (fo=3, routed)           0.198     1.866    nolabel_line75/y_pos[11]
    SLICE_X32Y98         FDRE                                         r  nolabel_line75/ypos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.830     1.958    nolabel_line75/CLK
    SLICE_X32Y98         FDRE                                         r  nolabel_line75/ypos_reg[11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.070     1.779    nolabel_line75/ypos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line75/y_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/ypos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.048%)  route 0.187ns (56.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.644     1.528    nolabel_line75/CLK
    SLICE_X33Y100        FDRE                                         r  nolabel_line75/y_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  nolabel_line75/y_pos_reg[8]/Q
                         net (fo=5, routed)           0.187     1.855    nolabel_line75/y_pos[8]
    SLICE_X34Y99         FDRE                                         r  nolabel_line75/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.829     1.957    nolabel_line75/CLK
    SLICE_X34Y99         FDRE                                         r  nolabel_line75/ypos_reg[8]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.052     1.760    nolabel_line75/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line94/nolabel_line33/led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.210%)  route 0.265ns (58.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.553     1.436    nolabel_line94/nolabel_line33/CLK
    SLICE_X32Y69         FDRE                                         r  nolabel_line94/nolabel_line33/led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line94/nolabel_line33/led_reg[12]/Q
                         net (fo=1, routed)           0.265     1.843    nolabel_line131/led[1]
    SLICE_X36Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.888 r  nolabel_line131/led_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.888    nolabel_line131_n_12
    SLICE_X36Y71         FDRE                                         r  led_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.817     1.945    clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  led_reg_reg[12]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.091     1.787    led_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line94/nolabel_line33/led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.120%)  route 0.278ns (59.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.553     1.436    nolabel_line94/nolabel_line33/CLK
    SLICE_X29Y69         FDRE                                         r  nolabel_line94/nolabel_line33/led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line94/nolabel_line33/led_reg[15]/Q
                         net (fo=1, routed)           0.278     1.855    nolabel_line131/led[4]
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.045     1.900 r  nolabel_line131/led_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.900    nolabel_line131_n_9
    SLICE_X37Y70         FDRE                                         r  led_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.818     1.946    clock_IBUF_BUFG
    SLICE_X37Y70         FDRE                                         r  led_reg_reg[15]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     1.788    led_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line75/y_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/ypos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.572%)  route 0.225ns (61.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.644     1.528    nolabel_line75/CLK
    SLICE_X32Y100        FDRE                                         r  nolabel_line75/y_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  nolabel_line75/y_pos_reg[10]/Q
                         net (fo=4, routed)           0.225     1.893    nolabel_line75/y_pos[10]
    SLICE_X33Y98         FDRE                                         r  nolabel_line75/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.830     1.958    nolabel_line75/CLK
    SLICE_X33Y98         FDRE                                         r  nolabel_line75/ypos_reg[10]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.059     1.768    nolabel_line75/ypos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line94/nolabel_line33/led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.073%)  route 0.266ns (53.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.554     1.437    nolabel_line94/nolabel_line33/CLK
    SLICE_X32Y68         FDRE                                         r  nolabel_line94/nolabel_line33/led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  nolabel_line94/nolabel_line33/led_reg[14]/Q
                         net (fo=1, routed)           0.266     1.831    nolabel_line131/led[3]
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.099     1.930 r  nolabel_line131/led_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.930    nolabel_line131_n_10
    SLICE_X40Y65         FDRE                                         r  led_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.825     1.952    clock_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  led_reg_reg[14]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.091     1.794    led_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line75/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.636     1.520    nolabel_line75/Inst_Ps2Interface/CLK
    SLICE_X16Y122        FDPE                                         r  nolabel_line75/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  nolabel_line75/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.066     1.727    nolabel_line75/Inst_Ps2Interface/reset_bit_count
    SLICE_X17Y122        LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  nolabel_line75/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    nolabel_line75/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X17Y122        FDCE                                         r  nolabel_line75/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.906     2.034    nolabel_line75/Inst_Ps2Interface/CLK
    SLICE_X17Y122        FDCE                                         r  nolabel_line75/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X17Y122        FDCE (Hold_fdce_C_D)         0.091     1.624    nolabel_line75/Inst_Ps2Interface/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 nolabel_line94/nolabel_line33/led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.437%)  route 0.324ns (63.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.553     1.436    nolabel_line94/nolabel_line33/CLK
    SLICE_X32Y69         FDRE                                         r  nolabel_line94/nolabel_line33/led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line94/nolabel_line33/led_reg[13]/Q
                         net (fo=1, routed)           0.324     1.902    nolabel_line131/led[2]
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.947 r  nolabel_line131/led_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.947    nolabel_line131_n_11
    SLICE_X37Y72         FDRE                                         r  led_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.816     1.944    clock_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  led_reg_reg[13]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.091     1.786    led_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line87/ccd_inst_2/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/ccd_inst_2/clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.269%)  route 0.344ns (67.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.560     1.443    nolabel_line87/ccd_inst_2/CLK
    SLICE_X34Y55         FDRE                                         r  nolabel_line87/ccd_inst_2/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line87/ccd_inst_2/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.344     1.951    nolabel_line87/ccd_inst_2/ccd_inst_27/clk_count_reg[1]
    SLICE_X35Y46         FDRE                                         r  nolabel_line87/ccd_inst_2/clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.831     1.958    nolabel_line87/ccd_inst_2/CLK
    SLICE_X35Y46         FDRE                                         r  nolabel_line87/ccd_inst_2/clk_s_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070     1.784    nolabel_line87/ccd_inst_2/clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line121/a3/c4/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/a3/c4/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.552     1.435    nolabel_line121/a3/c4/CLK
    SLICE_X47Y71         FDRE                                         r  nolabel_line121/a3/c4/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line121/a3/c4/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.130     1.706    nolabel_line121/a3/c4/COUNT_reg[26]
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  nolabel_line121/a3/c4/SLOW_CLOCK_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    nolabel_line121/a3/c4/SLOW_CLOCK_i_1__0_n_0
    SLICE_X46Y70         FDRE                                         r  nolabel_line121/a3/c4/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.821     1.948    nolabel_line121/a3/c4/CLK
    SLICE_X46Y70         FDRE                                         r  nolabel_line121/a3/c4/SLOW_CLOCK_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.120     1.570    nolabel_line121/a3/c4/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      nolabel_line94/nolabel_line33/XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y27   nolabel_line87/nn_inst/blk_mem_gen_img_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32   nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32   nolabel_line87/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y33    nolabel_line87/nn_inst/pixel_addr_reg/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y32   an_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32   an_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32   an_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32   an_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y120  nolabel_line75/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y120  nolabel_line75/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y120  nolabel_line75/FSM_onehot_state_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y121  nolabel_line75/FSM_onehot_state_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y121  nolabel_line75/FSM_onehot_state_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119  nolabel_line75/FSM_onehot_state_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119  nolabel_line75/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119  nolabel_line75/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119  nolabel_line75/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119  nolabel_line75/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y32   an_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32   an_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32   an_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32   an_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y33   clk6p25m/COUNT_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76    nolabel_line87/nn_inst/ct_inst/brushFill_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76    nolabel_line87/nn_inst/ct_inst/brushFill_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76    nolabel_line87/nn_inst/ct_inst/brushFill_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76    nolabel_line87/nn_inst/ct_inst/brushFill_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35   clk6p25m/COUNT_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/seg7/digit_select_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.580ns (8.090%)  route 6.589ns (91.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         4.250    12.250    nolabel_line121/seg7/rst
    SLICE_X48Y33         FDCE                                         f  nolabel_line121/seg7/digit_select_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.444    14.785    nolabel_line121/seg7/CLK
    SLICE_X48Y33         FDCE                                         r  nolabel_line121/seg7/digit_select_reg[0]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X48Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    nolabel_line121/seg7/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/seg7/digit_select_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.580ns (8.090%)  route 6.589ns (91.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         4.250    12.250    nolabel_line121/seg7/rst
    SLICE_X48Y33         FDCE                                         f  nolabel_line121/seg7/digit_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.444    14.785    nolabel_line121/seg7/CLK
    SLICE_X48Y33         FDCE                                         r  nolabel_line121/seg7/digit_select_reg[1]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X48Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    nolabel_line121/seg7/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/hz10/clk_out_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.580ns (8.381%)  route 6.340ns (91.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         4.001    12.002    nolabel_line121/hz10/rst
    SLICE_X53Y32         FDCE                                         f  nolabel_line121/hz10/clk_out_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.444    14.785    nolabel_line121/hz10/clock
    SLICE_X53Y32         FDCE                                         r  nolabel_line121/hz10/clk_out_reg_reg/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    nolabel_line121/hz10/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/hz10/ctr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.580ns (8.381%)  route 6.340ns (91.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         4.001    12.002    nolabel_line121/hz10/rst
    SLICE_X53Y32         FDCE                                         f  nolabel_line121/hz10/ctr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.444    14.785    nolabel_line121/hz10/clock
    SLICE_X53Y32         FDCE                                         r  nolabel_line121/hz10/ctr_reg_reg[1]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    nolabel_line121/hz10/ctr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/hz10/ctr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.580ns (8.381%)  route 6.340ns (91.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         4.001    12.002    nolabel_line121/hz10/rst
    SLICE_X53Y32         FDCE                                         f  nolabel_line121/hz10/ctr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.444    14.785    nolabel_line121/hz10/clock
    SLICE_X53Y32         FDCE                                         r  nolabel_line121/hz10/ctr_reg_reg[2]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    nolabel_line121/hz10/ctr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/hz10/ctr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.580ns (8.381%)  route 6.340ns (91.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         4.001    12.002    nolabel_line121/hz10/rst
    SLICE_X53Y32         FDCE                                         f  nolabel_line121/hz10/ctr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.444    14.785    nolabel_line121/hz10/clock
    SLICE_X53Y32         FDCE                                         r  nolabel_line121/hz10/ctr_reg_reg[3]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    nolabel_line121/hz10/ctr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/hz10/ctr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.580ns (8.381%)  route 6.340ns (91.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         4.001    12.002    nolabel_line121/hz10/rst
    SLICE_X53Y32         FDCE                                         f  nolabel_line121/hz10/ctr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.444    14.785    nolabel_line121/hz10/clock
    SLICE_X53Y32         FDCE                                         r  nolabel_line121/hz10/ctr_reg_reg[4]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X53Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    nolabel_line121/hz10/ctr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/hz10/ctr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.580ns (8.441%)  route 6.291ns (91.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         3.952    11.953    nolabel_line121/hz10/rst
    SLICE_X53Y33         FDCE                                         f  nolabel_line121/hz10/ctr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.445    14.786    nolabel_line121/hz10/clock
    SLICE_X53Y33         FDCE                                         r  nolabel_line121/hz10/ctr_reg_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X53Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    nolabel_line121/hz10/ctr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/hz10/ctr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.580ns (8.441%)  route 6.291ns (91.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         3.952    11.953    nolabel_line121/hz10/rst
    SLICE_X53Y33         FDCE                                         f  nolabel_line121/hz10/ctr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.445    14.786    nolabel_line121/hz10/clock
    SLICE_X53Y33         FDCE                                         r  nolabel_line121/hz10/ctr_reg_reg[5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X53Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    nolabel_line121/hz10/ctr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 rst_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/hz10/ctr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.580ns (8.441%)  route 6.291ns (91.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.560     5.081    clock_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  rst_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  rst_sw_reg/Q
                         net (fo=18, routed)          2.339     7.877    nolabel_line75/Inst_Ps2Interface/rst_sw_reg
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  nolabel_line75/Inst_Ps2Interface/ctr_reg[22]_i_2/O
                         net (fo=213, routed)         3.952    11.953    nolabel_line121/hz10/rst
    SLICE_X53Y33         FDCE                                         f  nolabel_line121/hz10/ctr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.445    14.786    nolabel_line121/hz10/clock
    SLICE_X53Y33         FDCE                                         r  nolabel_line121/hz10/ctr_reg_reg[6]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X53Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    nolabel_line121/hz10/ctr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  2.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.166%)  route 0.468ns (76.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.468     2.055    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X10Y81         FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.824     1.952    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X10Y81         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[8]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.407    nolabel_line87/nn_inst/ct_inst/clearCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.738%)  route 0.453ns (76.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.453     2.040    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X9Y80          FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.823     1.951    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X9Y80          FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[0]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X9Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.381    nolabel_line87/nn_inst/ct_inst/clearCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.056%)  route 0.529ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.529     2.116    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X10Y80         FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.823     1.951    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X10Y80         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[10]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    nolabel_line87/nn_inst/ct_inst/clearCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.056%)  route 0.529ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.529     2.116    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X10Y80         FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.823     1.951    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X10Y80         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[2]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    nolabel_line87/nn_inst/ct_inst/clearCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.056%)  route 0.529ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.529     2.116    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X10Y80         FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.823     1.951    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X10Y80         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    nolabel_line87/nn_inst/ct_inst/clearCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.056%)  route 0.529ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.529     2.116    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X10Y80         FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.823     1.951    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X10Y80         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[6]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    nolabel_line87/nn_inst/ct_inst/clearCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.056%)  route 0.529ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.529     2.116    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X11Y80         FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.823     1.951    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y80         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[11]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X11Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    nolabel_line87/nn_inst/ct_inst/clearCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.056%)  route 0.529ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.529     2.116    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X11Y80         FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.823     1.951    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y80         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[5]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X11Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    nolabel_line87/nn_inst/ct_inst/clearCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.056%)  route 0.529ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.529     2.116    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X11Y80         FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.823     1.951    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y80         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[7]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X11Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    nolabel_line87/nn_inst/ct_inst/clearCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 nolabel_line87/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/nn_inst/ct_inst/clearCount_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.056%)  route 0.529ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.563     1.446    nolabel_line87/CLK
    SLICE_X15Y92         FDRE                                         r  nolabel_line87/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line87/mouse_reset_reg/Q
                         net (fo=55, routed)          0.529     2.116    nolabel_line87/nn_inst/ct_inst/AR[0]
    SLICE_X11Y80         FDCE                                         f  nolabel_line87/nn_inst/ct_inst/clearCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        0.823     1.951    nolabel_line87/nn_inst/ct_inst/CLK
    SLICE_X11Y80         FDCE                                         r  nolabel_line87/nn_inst/ct_inst/clearCount_reg[9]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X11Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    nolabel_line87/nn_inst/ct_inst/clearCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.735    





