#include "mips.h"

namespace REDasm {

template<s64 mode> MIPSAssembler<mode>::MIPSAssembler(): CapstoneAssemblerPlugin<CS_ARCH_MIPS, mode>()
{
    SET_INSTRUCTION_TYPE(MIPS_INS_NOP, InstructionTypes::Nop);
    SET_INSTRUCTION_TYPE(MIPS_INS_BREAK, InstructionTypes::Stop);
    SET_INSTRUCTION_TYPE(MIPS_INS_J, InstructionTypes::Jump);
    SET_INSTRUCTION_TYPE(MIPS_INS_B, InstructionTypes::Jump);
    SET_INSTRUCTION_TYPE(MIPS_INS_JAL, InstructionTypes::Call);
    SET_INSTRUCTION_TYPE(MIPS_INS_BAL, InstructionTypes::Call);
    SET_INSTRUCTION_TYPE(MIPS_INS_BEQZ, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BNEZ, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BNEL, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BLEZ, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BLEZC, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BLEZL, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BGTZ, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BGEZ, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BGEZC, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BGEZL, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BGEZAL, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BGEZALL, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BLTZ, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BNE, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BEQ, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_BEQL, InstructionTypes::Conditional);
    SET_INSTRUCTION_TYPE(MIPS_INS_ADD, InstructionTypes::Add);
    SET_INSTRUCTION_TYPE(MIPS_INS_ADDI, InstructionTypes::Add);
    SET_INSTRUCTION_TYPE(MIPS_INS_ADDIU, InstructionTypes::Add);
    SET_INSTRUCTION_TYPE(MIPS_INS_ADDU, InstructionTypes::Add);
    SET_INSTRUCTION_TYPE(MIPS_INS_SUB, InstructionTypes::Sub);
    SET_INSTRUCTION_TYPE(MIPS_INS_SUBU, InstructionTypes::Sub);
    SET_INSTRUCTION_TYPE(MIPS_INS_MUL, InstructionTypes::Mul);
    SET_INSTRUCTION_TYPE(MIPS_INS_AND, InstructionTypes::And);
    SET_INSTRUCTION_TYPE(MIPS_INS_ANDI, InstructionTypes::And);
    SET_INSTRUCTION_TYPE(MIPS_INS_OR, InstructionTypes::Or);
    SET_INSTRUCTION_TYPE(MIPS_INS_ORI, InstructionTypes::Or);
    SET_INSTRUCTION_TYPE(MIPS_INS_XOR, InstructionTypes::Xor);
    SET_INSTRUCTION_TYPE(MIPS_INS_XORI, InstructionTypes::Xor);
    SET_INSTRUCTION_TYPE(MIPS_INS_SLL, InstructionTypes::Lsh);
    SET_INSTRUCTION_TYPE(MIPS_INS_SLLV, InstructionTypes::Lsh);
    SET_INSTRUCTION_TYPE(MIPS_INS_SRL, InstructionTypes::Rsh);
    SET_INSTRUCTION_TYPE(MIPS_INS_SRLV, InstructionTypes::Rsh);
    SET_INSTRUCTION_TYPE(MIPS_INS_SRAV, InstructionTypes::Rsh);

    REGISTER_INSTRUCTION(MIPS_INS_JR, &MIPSAssembler::checkJr);
    REGISTER_INSTRUCTION(MIPS_INS_J, &MIPSAssembler::setTargetOp0);
    REGISTER_INSTRUCTION(MIPS_INS_JAL, &MIPSAssembler::setTargetOp0);
    REGISTER_INSTRUCTION(MIPS_INS_B, &MIPSAssembler::setTargetOp0);
    REGISTER_INSTRUCTION(MIPS_INS_BAL, &MIPSAssembler::setTargetOp0);
    REGISTER_INSTRUCTION(MIPS_INS_BEQZ, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BNEZ, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BNEL, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BLEZ, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BLEZC, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BLEZL, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BGTZ, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BGEZ, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BGEZC, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BGEZL, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BGEZAL, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BGEZALL, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BLTZ, &MIPSAssembler::setTargetOp1);
    REGISTER_INSTRUCTION(MIPS_INS_BNE, &MIPSAssembler::setTargetOp2);
    REGISTER_INSTRUCTION(MIPS_INS_BEQ, &MIPSAssembler::setTargetOp2);
    REGISTER_INSTRUCTION(MIPS_INS_BEQL, &MIPSAssembler::setTargetOp2);
}

template<s64 mode> const char *MIPSAssembler<mode>::name() const
{
    if(mode & CS_MODE_MIPS32)
        return "MIPS 32";
    else if(mode & CS_MODE_MIPS64)
        return "MIPS 64";
    else if(mode & CS_MODE_MIPS32R6)
        return "MIPS 32r6";
    else if(mode & CS_MODE_MIPS2)
        return "MIPS II";
    else if(mode & CS_MODE_MIPS3)
        return "MIPS III";
    else if(mode & CS_MODE_MICRO)
        return "Micro MIPS";

    return "Unknown MIPS";
}

template<s64 mode> bool MIPSAssembler<mode>::decodeInstruction(const BufferRef& buffer, const InstructionPtr& instruction)
{
    if(CapstoneAssemblerPlugin<CS_ARCH_MIPS, mode>::decodeInstruction(buffer, instruction))
        return true;

    return MIPSQuirks::decode(buffer, instruction); // Handle COP2 instructions and more
}

template<s64 mode> void MIPSAssembler<mode>::onDecoded(const InstructionPtr& instruction)
{
    CapstoneAssemblerPlugin<CS_ARCH_MIPS, mode>::onDecoded(instruction);

    cs_insn* insn = reinterpret_cast<cs_insn*>(instruction->userdata);

    if(!insn)
        return;

    const cs_mips& mips = insn->detail->mips;

    for(size_t i = 0; i < mips.op_count; i++)
    {
        const cs_mips_op& op = mips.operands[i];

        if(op.type == MIPS_OP_MEM)
            instruction->disp(op.mem.base, op.mem.disp);
        else if(op.type == MIPS_OP_REG)
            instruction->reg(op.reg);
        else if(op.type == MIPS_OP_IMM)
            instruction->imm(op.imm);
    }
}

template<s64 mode> void MIPSAssembler<mode>::checkJr(const InstructionPtr& instruction) const
{
    if(instruction->op(0).reg.r != MIPS_REG_RA)
    {
        instruction->type = InstructionTypes::Jump;
        instruction->target_idx = 0;
    }
    else
        instruction->type = InstructionTypes::Stop;
}

} // namespace REDasm
