Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Nov 02 21:14:36 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file bd_wrapper_timing_summary_routed.rpt -rpx bd_wrapper_timing_summary_routed.rpx
| Design       : bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[19]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[4]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[7]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[8]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 286 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.270        0.000                      0                 4121        0.040        0.000                      0                 4121        3.000        0.000                       0                   968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clock                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_out3_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_out3_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    4.270        0.000                      0                 1449        0.040        0.000                      0                 1449        4.020        0.000                       0                   674  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       25.156        0.000                      0                 1360        0.191        0.000                      0                 1360       19.500        0.000                       0                   132  
  clk_out2_clk_wiz_0_1       38.148        0.000                      0                   45        0.264        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_out3_clk_wiz_0_1      185.410        0.000                      0                 1267        0.230        0.000                      0                 1267       13.360        0.000                       0                   123  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         25.154        0.000                      0                 1360        0.191        0.000                      0                 1360       19.500        0.000                       0                   132  
  clk_out2_clk_wiz_0         38.145        0.000                      0                   45        0.264        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_out3_clk_wiz_0        185.406        0.000                      0                 1267        0.230        0.000                      0                 1267       13.360        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       25.154        0.000                      0                 1360        0.085        0.000                      0                 1360  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       38.145        0.000                      0                   45        0.157        0.000                      0                   45  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1      185.406        0.000                      0                 1267        0.088        0.000                      0                 1267  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         25.154        0.000                      0                 1360        0.085        0.000                      0                 1360  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         38.145        0.000                      0                   45        0.157        0.000                      0                   45  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0        185.406        0.000                      0                 1267        0.088        0.000                      0                 1267  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.850ns (19.099%)  route 3.601ns (80.901%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.892     3.186    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.057     4.699    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.842     5.666    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.790 f  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           1.196     6.985    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.146     7.131 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.505     7.637    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_valid_i_reg_0
    SLICE_X34Y97         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.481    12.660    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y97         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y97         FDRE (Setup_fdre_C_R)       -0.728    11.907    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.850ns (19.099%)  route 3.601ns (80.901%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.892     3.186    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.057     4.699    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.842     5.666    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.790 f  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           1.196     6.985    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.146     7.131 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.505     7.637    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_valid_i_reg_0
    SLICE_X34Y97         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.481    12.660    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y97         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y97         FDRE (Setup_fdre_C_R)       -0.728    11.907    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.850ns (19.099%)  route 3.601ns (80.901%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.892     3.186    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.057     4.699    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.842     5.666    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.790 f  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           1.196     6.985    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.146     7.131 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.505     7.637    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_valid_i_reg_0
    SLICE_X34Y97         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.481    12.660    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y97         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y97         FDRE (Setup_fdre_C_R)       -0.728    11.907    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.850ns (19.099%)  route 3.601ns (80.901%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.892     3.186    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.057     4.699    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.842     5.666    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.790 f  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           1.196     6.985    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.146     7.131 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.505     7.637    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_valid_i_reg_0
    SLICE_X34Y97         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.481    12.660    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y97         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y97         FDRE (Setup_fdre_C_R)       -0.728    11.907    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.234ns (24.729%)  route 3.756ns (75.271%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.650     2.944    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X32Y90         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDSE (Prop_fdse_C_Q)         0.518     3.462 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/Q
                         net (fo=7, routed)           1.002     4.464    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.588 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.632     5.220    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.344 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.752     6.096    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_reg
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.150     6.246 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.834     7.081    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X32Y91         LUT4 (Prop_lut4_I2_O)        0.318     7.399 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__2/O
                         net (fo=3, routed)           0.535     7.934    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__2_n_0
    SLICE_X33Y90         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.477    12.656    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X33Y90         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.266    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X33Y90         FDSE (Setup_fdse_C_D)       -0.285    12.483    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.236ns (24.889%)  route 3.730ns (75.111%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.650     2.944    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X32Y90         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDSE (Prop_fdse_C_Q)         0.518     3.462 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/Q
                         net (fo=7, routed)           1.002     4.464    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.588 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.632     5.220    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.344 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.752     6.096    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_reg
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.150     6.246 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.723     6.970    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_0
    SLICE_X31Y91         LUT4 (Prop_lut4_I1_O)        0.320     7.290 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=5, routed)           0.620     7.910    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1_n_0
    SLICE_X31Y91         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.524    12.703    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y91         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X31Y91         FDSE (Setup_fdse_C_D)       -0.294    12.484    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.236ns (24.741%)  route 3.760ns (75.259%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.650     2.944    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X32Y90         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDSE (Prop_fdse_C_Q)         0.518     3.462 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/Q
                         net (fo=7, routed)           1.002     4.464    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.588 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.632     5.220    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.344 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.752     6.096    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_reg
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.150     6.246 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.723     6.970    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_0
    SLICE_X31Y91         LUT4 (Prop_lut4_I1_O)        0.320     7.290 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=5, routed)           0.650     7.940    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1_n_0
    SLICE_X31Y91         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.524    12.703    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y91         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X31Y91         FDSE (Setup_fdse_C_D)       -0.264    12.514    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.236ns (24.914%)  route 3.725ns (75.086%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.650     2.944    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X32Y90         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDSE (Prop_fdse_C_Q)         0.518     3.462 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/Q
                         net (fo=7, routed)           1.002     4.464    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.588 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.632     5.220    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.344 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.752     6.096    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_reg
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.150     6.246 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.723     6.970    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_0
    SLICE_X31Y91         LUT4 (Prop_lut4_I1_O)        0.320     7.290 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=5, routed)           0.615     7.905    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1_n_0
    SLICE_X31Y91         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.524    12.703    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y91         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__0/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X31Y91         FDSE (Setup_fdse_C_D)       -0.295    12.483    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 2.333ns (47.369%)  route 2.592ns (52.631%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.891     3.185    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.751     4.355    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.299     4.654 f  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.706     5.360    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.484 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.512     5.995    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X33Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.119 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     6.119    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.543 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.624     7.167    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[1]
    SLICE_X33Y98         LUT5 (Prop_lut5_I4_O)        0.303     7.470 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9/O
                         net (fo=1, routed)           0.000     7.470    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.110 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.110    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[3]
    SLICE_X33Y98         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.480    12.659    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y98         FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)        0.062    12.696    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.978ns (21.640%)  route 3.541ns (78.360%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.700     2.994    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y99         FDSE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.134     4.584    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.124     4.708 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.638     5.346    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.124     5.470 f  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.801     6.271    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I4_O)        0.124     6.395 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.445     6.840    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.150     6.990 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.524     7.513    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X30Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.699    12.878    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y103        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X30Y103        FDRE (Setup_fdre_C_R)       -0.726    12.127    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  4.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.576     0.912    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X29Y96         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.115     1.168    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y95         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.843     1.209    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.573     0.909    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X27Y93         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.116     1.166    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y93         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.843     1.209    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.878%)  route 0.180ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.641     0.977    bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.180     1.298    bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/p_3_out[3]
    SLICE_X35Y99         FDRE                                         r  bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.826     1.192    bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y99         FDRE                                         r  bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.071     1.228    bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.913%)  route 0.231ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.656     0.992    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.231     1.364    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y99         SRL16E                                       r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.844     1.210    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.577%)  route 0.175ns (55.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.577     0.913    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X29Y98         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.175     1.229    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y97         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.844     1.210    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.042%)  route 0.159ns (52.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.575     0.911    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X28Y92         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.159     1.210    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y91         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.843     1.209    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.420%)  route 0.148ns (39.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.659     0.995    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X28Y100        FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2_reg[30]/Q
                         net (fo=1, routed)           0.148     1.271    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2[30]
    SLICE_X29Y98         LUT5 (Prop_lut5_I3_O)        0.098     1.369 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.369    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/reg_data_out[30]
    SLICE_X29Y98         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.845     1.211    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X29Y98         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.656     0.992    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    bd_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.885     1.251    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.656     0.992    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    bd_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.885     1.251    bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.577     0.913    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/s_axi_aclk
    SLICE_X28Y97         FDRE                                         r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.118     1.171    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y97         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.844     1.210    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.063    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y90    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y90    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y90    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y92    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y94    bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y97    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y97    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y97    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    bd_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.156ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.048ns  (logic 4.257ns (30.303%)  route 9.791ns (69.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[16]
                         net (fo=50, routed)          5.366     8.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X66Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.760 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=6, routed)           3.841    12.600    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb0
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.724 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.585    13.309    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.610    38.536    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.104    38.908    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -13.309    
  -------------------------------------------------------------------
                         slack                                 25.156    

Slack (MET) :             25.180ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.914ns  (logic 4.133ns (29.704%)  route 9.781ns (70.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.706    11.976    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.100 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           1.075    13.175    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.513    38.439    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.901    
                         clock uncertainty           -0.104    38.798    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.355    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 25.180    

Slack (MET) :             25.357ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 4.133ns (30.100%)  route 9.598ns (69.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.714    11.984    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.108 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57/O
                         net (fo=1, routed)           0.884    12.992    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507    38.433    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.895    
                         clock uncertainty           -0.104    38.792    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.349    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 25.357    

Slack (MET) :             25.374ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.783ns  (logic 4.133ns (29.987%)  route 9.650ns (70.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          9.159    12.429    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124    12.553 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61/O
                         net (fo=1, routed)           0.490    13.044    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.576    38.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.964    
                         clock uncertainty           -0.104    38.861    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.418    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                 25.374    

Slack (MET) :             25.735ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 4.133ns (30.795%)  route 9.288ns (69.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          8.589    11.859    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y66         LUT4 (Prop_lut4_I3_O)        0.124    11.983 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           0.699    12.682    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.104    38.860    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.417    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                 25.735    

Slack (MET) :             25.771ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.431ns  (logic 4.257ns (31.696%)  route 9.174ns (68.304%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[16]
                         net (fo=50, routed)          5.366     8.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X66Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.760 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=6, routed)           3.223    11.983    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X24Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.107 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.585    12.692    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607    38.533    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.009    
                         clock uncertainty           -0.104    38.905    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.462    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                 25.771    

Slack (MET) :             25.965ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.190ns  (logic 4.133ns (31.333%)  route 9.057ns (68.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          7.985    11.255    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.379 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           1.072    12.451    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.104    38.860    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.417    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                 25.965    

Slack (MET) :             26.121ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 4.133ns (31.889%)  route 8.828ns (68.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.486    11.756    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.124    11.880 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.341    12.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.501    38.427    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.889    
                         clock uncertainty           -0.104    38.786    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.343    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                 26.121    

Slack (MET) :             26.136ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.018ns  (logic 4.133ns (31.749%)  route 8.885ns (68.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          7.996    11.266    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.390 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17/O
                         net (fo=1, routed)           0.889    12.279    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.104    38.858    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.415    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 26.136    

Slack (MET) :             26.302ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.791ns  (logic 4.133ns (32.312%)  route 8.658ns (67.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.168    11.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y67         LUT4 (Prop_lut4_I1_O)        0.124    11.562 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.490    12.052    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.512    38.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.900    
                         clock uncertainty           -0.104    38.797    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.354    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 26.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.611    -0.568    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.310    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X91Y49         FDRE (Hold_fdre_C_D)         0.066    -0.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.121    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.593    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.070    -0.523    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.544%)  route 0.176ns (55.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.237    -0.593    
    SLICE_X77Y46         FDRE (Hold_fdre_C_D)         0.070    -0.523    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.384%)  route 0.162ns (43.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/Q
                         net (fo=6, routed)           0.162    -0.252    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcount[8]
    SLICE_X94Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_6/O
                         net (fo=2, routed)           0.000    -0.207    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[10]_1[8]
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X94Y22         FDRE (Hold_fdre_C_D)         0.121    -0.457    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.017%)  route 0.203ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.611    -0.568    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.203    -0.224    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.066    -0.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.314%)  route 0.227ns (61.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.227    -0.225    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.580    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.070    -0.510    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.228    -0.224    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.250    -0.580    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.066    -0.514    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/Q
                         net (fo=7, routed)           0.233    -0.180    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcount[6]
    SLICE_X96Y21         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_19/O
                         net (fo=2, routed)           0.000    -0.135    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/D[6]
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.869    -0.816    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X96Y21         FDRE (Hold_fdre_C_D)         0.121    -0.457    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.155%)  route 0.328ns (63.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X95Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.333    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcount[3]
    SLICE_X94Y21         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_9/O
                         net (fo=2, routed)           0.225    -0.063    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/D[5]
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.958    -0.727    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                         clock pessimism              0.273    -0.454    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.066    -0.388    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.610    -0.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=4, routed)           0.264    -0.163    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.070    -0.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y19     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y22     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y2      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y11     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y4      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y21     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y47     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y47     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y47     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y47     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y24    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y24    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.148ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.704ns (20.595%)  route 2.714ns (79.405%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.413     2.406    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X79Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.530 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[1]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.104    40.647    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.031    40.678    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                 38.148    

Slack (MET) :             38.294ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.881ns (57.462%)  route 1.392ns (42.538%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.322 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[1]
                         net (fo=1, routed)           0.757     2.079    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[14]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.303     2.382 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.382    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[14]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.104    40.647    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.029    40.676    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 38.294    

Slack (MET) :             38.334ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.977ns (61.016%)  route 1.263ns (38.984%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.415 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.628     2.043    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[20]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.306     2.349 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.349    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[20]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.104    40.651    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.032    40.683    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.683    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                 38.334    

Slack (MET) :             38.362ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.995ns (62.118%)  route 1.217ns (37.882%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[1]
                         net (fo=1, routed)           0.581     2.017    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[18]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.303     2.320 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.320    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[18]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.104    40.651    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.031    40.682    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.682    
                         arrival time                          -2.320    
  -------------------------------------------------------------------
                         slack                                 38.362    

Slack (MET) :             38.362ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.704ns (21.972%)  route 2.500ns (78.028%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.199     2.192    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X77Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.316    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[3]
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.104    40.647    
    SLICE_X77Y29         FDRE (Setup_fdre_C_D)        0.031    40.678    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                 38.362    

Slack (MET) :             38.365ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.704ns (22.006%)  route 2.495ns (77.994%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.194     2.187    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X77Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.311 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.311    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[2]
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.104    40.647    
    SLICE_X77Y29         FDRE (Setup_fdre_C_D)        0.029    40.676    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 38.365    

Slack (MET) :             38.371ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.704ns (22.025%)  route 2.492ns (77.975%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.191     2.184    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X79Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.308 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.308    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[5]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.104    40.647    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.032    40.679    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 38.371    

Slack (MET) :             38.371ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.879ns (58.723%)  route 1.321ns (41.277%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.324 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.686     2.009    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[17]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.299     2.308 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.308    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[17]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.104    40.651    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.029    40.680    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 38.371    

Slack (MET) :             38.428ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.863ns (59.250%)  route 1.281ns (40.750%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.646     1.947    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[16]
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.306     2.253 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.253    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[16]
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.550    40.143    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                         clock pessimism              0.611    40.754    
                         clock uncertainty           -0.104    40.650    
    SLICE_X79Y32         FDRE (Setup_fdre_C_D)        0.031    40.681    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                 38.428    

Slack (MET) :             38.484ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.765ns (57.198%)  route 1.321ns (42.802%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.210 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.686     1.895    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[13]
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.299     2.194 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.194    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[13]
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.550    40.143    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
                         clock pessimism              0.611    40.754    
                         clock uncertainty           -0.104    40.650    
    SLICE_X79Y32         FDRE (Setup_fdre_C_D)        0.029    40.679    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                 38.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.283    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.175 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_4
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.636    -0.543    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.281    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.173    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_4
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.908    -0.777    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.171    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_7
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.636    -0.543    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.169    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_5
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.908    -0.777    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.578    -0.601    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.279    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]
    SLICE_X77Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1_n_0
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.845    -0.840    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X77Y30         FDRE (Hold_fdre_C_D)         0.091    -0.510    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.277    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.162 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_7
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.567%)  route 0.132ns (34.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_5
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=4, routed)           0.133    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_5
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_6
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X77Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y29     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X77Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X77Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y29     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y33     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y33     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      185.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.410ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.716ns  (logic 4.133ns (30.133%)  route 9.583ns (69.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          9.240    12.506    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[13]
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.124    12.630 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61/O
                         net (fo=1, routed)           0.343    12.973    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.575   198.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.138   198.826    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.383    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                185.410    

Slack (MET) :             185.596ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.527ns  (logic 4.133ns (30.553%)  route 9.394ns (69.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          8.690    11.956    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[13]
    SLICE_X54Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.080 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39/O
                         net (fo=1, routed)           0.704    12.784    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.573   198.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.961    
                         clock uncertainty           -0.138   198.824    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.381    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.381    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                185.596    

Slack (MET) :             185.975ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.151ns  (logic 4.133ns (31.427%)  route 9.018ns (68.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[17]
                         net (fo=54, routed)          7.962    11.228    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.124    11.352 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23/O
                         net (fo=1, routed)           1.056    12.408    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.576   198.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.964    
                         clock uncertainty           -0.138   198.827    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.384    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                185.975    

Slack (MET) :             186.263ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.863ns  (logic 4.133ns (32.131%)  route 8.730ns (67.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[17]
                         net (fo=54, routed)          8.103    11.369    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y89         LUT4 (Prop_lut4_I3_O)        0.124    11.493 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=1, routed)           0.627    12.120    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.575   198.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.138   198.826    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.383    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                186.263    

Slack (MET) :             186.701ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.473ns  (logic 4.257ns (34.130%)  route 8.216ns (65.870%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 198.536 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.781    11.164    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X24Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.288 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34/O
                         net (fo=1, routed)           0.441    11.730    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.610   198.536    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.012    
                         clock uncertainty           -0.138   198.874    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.431    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.431    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                186.701    

Slack (MET) :             186.899ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.168ns  (logic 4.133ns (33.966%)  route 8.035ns (66.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          7.484    10.750    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[12]
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38/O
                         net (fo=1, routed)           0.551    11.425    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.516   198.442    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.138   198.767    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.324    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.324    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                186.899    

Slack (MET) :             186.908ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 4.257ns (34.700%)  route 8.011ns (65.300%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 198.538 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.576    10.960    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra0
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.084 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33/O
                         net (fo=1, routed)           0.441    11.525    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.612   198.538    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.014    
                         clock uncertainty           -0.138   198.876    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.433    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.433    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                186.908    

Slack (MET) :             186.966ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 4.257ns (35.107%)  route 7.869ns (64.893%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.533    10.916    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra0
    SLICE_X32Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.040 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32/O
                         net (fo=1, routed)           0.343    11.383    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.527   198.453    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.929    
                         clock uncertainty           -0.138   198.791    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.348    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.348    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                186.966    

Slack (MET) :             187.168ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 4.133ns (34.762%)  route 7.756ns (65.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 198.433 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          7.224    10.490    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[12]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124    10.614 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56/O
                         net (fo=1, routed)           0.533    11.146    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.507   198.433    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.895    
                         clock uncertainty           -0.138   198.758    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.315    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                187.168    

Slack (MET) :             187.278ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 4.009ns (34.301%)  route 7.679ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 198.450 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     3.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[9]
                         net (fo=89, routed)          7.679    10.945    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.524   198.450    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.926    
                         clock uncertainty           -0.138   198.788    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   198.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.222    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                187.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.742%)  route 0.136ns (42.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.136    -0.301    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[5]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.092    -0.486    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.221%)  route 0.166ns (46.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.166    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT5 (Prop_lut5_I3_O)        0.048    -0.223 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[7]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.107    -0.471    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.673%)  route 0.167ns (47.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.167    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[8]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.092    -0.486    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.822%)  route 0.166ns (47.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.166    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT4 (Prop_lut4_I2_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[6]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.091    -0.487    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.598    -0.581    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.417 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.229    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[0]
    SLICE_X96Y25         LUT1 (Prop_lut1_I0_O)        0.043    -0.186 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[0]
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.865    -0.820    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X96Y25         FDRE (Hold_fdre_C_D)         0.133    -0.448    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.599    -0.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/Q
                         net (fo=12, routed)          0.175    -0.240    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]
    SLICE_X96Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.195 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]_i_1_n_0
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.866    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X96Y26         FDRE (Hold_fdre_C_D)         0.120    -0.460    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/Q
                         net (fo=30, routed)          0.138    -0.289    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[1]
    SLICE_X92Y31         LUT3 (Prop_lut3_I0_O)        0.099    -0.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_i_1/O
                         net (fo=1, routed)           0.000    -0.190    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.121    -0.455    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.177    -0.235    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rden
    SLICE_X92Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.190    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.120    -0.456    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.331%)  route 0.186ns (46.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/Q
                         net (fo=21, routed)          0.186    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[0]
    SLICE_X92Y31         LUT4 (Prop_lut4_I1_O)        0.048    -0.178 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/next_state[1]
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.131    -0.445    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.316    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[12]
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.208    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[12]
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X97Y27         FDRE (Hold_fdre_C_D)         0.102    -0.476    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y19     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y22     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y2      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y4      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y11     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y4      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y21     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X96Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y30     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rrst_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X96Y25     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X96Y25     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X96Y25     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.154ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.048ns  (logic 4.257ns (30.303%)  route 9.791ns (69.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[16]
                         net (fo=50, routed)          5.366     8.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X66Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.760 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=6, routed)           3.841    12.600    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb0
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.724 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.585    13.309    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.610    38.536    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.106    38.906    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -13.309    
  -------------------------------------------------------------------
                         slack                                 25.154    

Slack (MET) :             25.177ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.914ns  (logic 4.133ns (29.704%)  route 9.781ns (70.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.706    11.976    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.100 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           1.075    13.175    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.513    38.439    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.901    
                         clock uncertainty           -0.106    38.795    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.352    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 25.177    

Slack (MET) :             25.354ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 4.133ns (30.100%)  route 9.598ns (69.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.714    11.984    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.108 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57/O
                         net (fo=1, routed)           0.884    12.992    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507    38.433    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.895    
                         clock uncertainty           -0.106    38.789    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.346    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 25.354    

Slack (MET) :             25.372ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.783ns  (logic 4.133ns (29.987%)  route 9.650ns (70.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          9.159    12.429    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124    12.553 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61/O
                         net (fo=1, routed)           0.490    13.044    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.576    38.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.964    
                         clock uncertainty           -0.106    38.858    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.415    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                 25.372    

Slack (MET) :             25.732ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 4.133ns (30.795%)  route 9.288ns (69.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          8.589    11.859    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y66         LUT4 (Prop_lut4_I3_O)        0.124    11.983 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           0.699    12.682    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.106    38.857    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.414    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                 25.732    

Slack (MET) :             25.768ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.431ns  (logic 4.257ns (31.696%)  route 9.174ns (68.304%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[16]
                         net (fo=50, routed)          5.366     8.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X66Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.760 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=6, routed)           3.223    11.983    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X24Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.107 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.585    12.692    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607    38.533    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.009    
                         clock uncertainty           -0.106    38.903    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.460    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                 25.768    

Slack (MET) :             25.963ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.190ns  (logic 4.133ns (31.333%)  route 9.057ns (68.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          7.985    11.255    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.379 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           1.072    12.451    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.106    38.857    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.414    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                 25.963    

Slack (MET) :             26.119ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 4.133ns (31.889%)  route 8.828ns (68.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.486    11.756    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.124    11.880 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.341    12.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.501    38.427    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.889    
                         clock uncertainty           -0.106    38.783    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.340    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.340    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                 26.119    

Slack (MET) :             26.133ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.018ns  (logic 4.133ns (31.749%)  route 8.885ns (68.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          7.996    11.266    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.390 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17/O
                         net (fo=1, routed)           0.889    12.279    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.106    38.855    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.412    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 26.133    

Slack (MET) :             26.299ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.791ns  (logic 4.133ns (32.312%)  route 8.658ns (67.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.168    11.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y67         LUT4 (Prop_lut4_I1_O)        0.124    11.562 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.490    12.052    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.512    38.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.900    
                         clock uncertainty           -0.106    38.794    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.351    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 26.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.611    -0.568    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.310    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X91Y49         FDRE (Hold_fdre_C_D)         0.066    -0.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.121    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.593    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.070    -0.523    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.544%)  route 0.176ns (55.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.237    -0.593    
    SLICE_X77Y46         FDRE (Hold_fdre_C_D)         0.070    -0.523    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.384%)  route 0.162ns (43.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/Q
                         net (fo=6, routed)           0.162    -0.252    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcount[8]
    SLICE_X94Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_6/O
                         net (fo=2, routed)           0.000    -0.207    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[10]_1[8]
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X94Y22         FDRE (Hold_fdre_C_D)         0.121    -0.457    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.017%)  route 0.203ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.611    -0.568    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.203    -0.224    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.066    -0.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.314%)  route 0.227ns (61.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.227    -0.225    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.580    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.070    -0.510    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.228    -0.224    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.250    -0.580    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.066    -0.514    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/Q
                         net (fo=7, routed)           0.233    -0.180    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcount[6]
    SLICE_X96Y21         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_19/O
                         net (fo=2, routed)           0.000    -0.135    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/D[6]
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.869    -0.816    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X96Y21         FDRE (Hold_fdre_C_D)         0.121    -0.457    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.155%)  route 0.328ns (63.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X95Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.333    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcount[3]
    SLICE_X94Y21         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_9/O
                         net (fo=2, routed)           0.225    -0.063    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/D[5]
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.958    -0.727    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                         clock pessimism              0.273    -0.454    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.066    -0.388    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.610    -0.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=4, routed)           0.264    -0.163    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.070    -0.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y19     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y22     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y2      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y11     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y4      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y21     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y47     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y47     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y47     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y47     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y24    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y24    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y46     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.145ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.704ns (20.595%)  route 2.714ns (79.405%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.413     2.406    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X79Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.530 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[1]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.031    40.675    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                 38.145    

Slack (MET) :             38.291ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.881ns (57.462%)  route 1.392ns (42.538%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.322 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[1]
                         net (fo=1, routed)           0.757     2.079    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[14]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.303     2.382 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.382    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[14]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.029    40.673    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 38.291    

Slack (MET) :             38.331ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.977ns (61.016%)  route 1.263ns (38.984%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.415 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.628     2.043    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[20]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.306     2.349 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.349    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[20]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.032    40.680    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                 38.331    

Slack (MET) :             38.359ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.995ns (62.118%)  route 1.217ns (37.882%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[1]
                         net (fo=1, routed)           0.581     2.017    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[18]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.303     2.320 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.320    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[18]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.031    40.679    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                          -2.320    
  -------------------------------------------------------------------
                         slack                                 38.359    

Slack (MET) :             38.359ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.704ns (21.972%)  route 2.500ns (78.028%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.199     2.192    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X77Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.316    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[3]
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X77Y29         FDRE (Setup_fdre_C_D)        0.031    40.675    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                 38.359    

Slack (MET) :             38.362ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.704ns (22.006%)  route 2.495ns (77.994%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.194     2.187    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X77Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.311 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.311    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[2]
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X77Y29         FDRE (Setup_fdre_C_D)        0.029    40.673    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 38.362    

Slack (MET) :             38.368ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.704ns (22.025%)  route 2.492ns (77.975%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.191     2.184    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X79Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.308 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.308    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[5]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.032    40.676    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 38.368    

Slack (MET) :             38.369ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.879ns (58.723%)  route 1.321ns (41.277%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.324 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.686     2.009    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[17]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.299     2.308 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.308    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[17]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.029    40.677    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 38.369    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.863ns (59.250%)  route 1.281ns (40.750%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.646     1.947    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[16]
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.306     2.253 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.253    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[16]
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.550    40.143    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                         clock pessimism              0.611    40.754    
                         clock uncertainty           -0.107    40.647    
    SLICE_X79Y32         FDRE (Setup_fdre_C_D)        0.031    40.678    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.482ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.765ns (57.198%)  route 1.321ns (42.802%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.210 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.686     1.895    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[13]
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.299     2.194 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.194    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[13]
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.550    40.143    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
                         clock pessimism              0.611    40.754    
                         clock uncertainty           -0.107    40.647    
    SLICE_X79Y32         FDRE (Setup_fdre_C_D)        0.029    40.676    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                 38.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.283    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.175 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_4
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.636    -0.543    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.281    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.173    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_4
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.908    -0.777    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.171    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_7
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.636    -0.543    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.169    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_5
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.908    -0.777    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.578    -0.601    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.279    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]
    SLICE_X77Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1_n_0
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.845    -0.840    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X77Y30         FDRE (Hold_fdre_C_D)         0.091    -0.510    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.277    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.162 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_7
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.567%)  route 0.132ns (34.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_5
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=4, routed)           0.133    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_5
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_6
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X77Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y29     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X77Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X77Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y30     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y31     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y29     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y32     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y33     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y33     bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      185.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.406ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.716ns  (logic 4.133ns (30.133%)  route 9.583ns (69.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          9.240    12.506    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[13]
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.124    12.630 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61/O
                         net (fo=1, routed)           0.343    12.973    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.575   198.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.142   198.821    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.378    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                185.406    

Slack (MET) :             185.592ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.527ns  (logic 4.133ns (30.553%)  route 9.394ns (69.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          8.690    11.956    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[13]
    SLICE_X54Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.080 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39/O
                         net (fo=1, routed)           0.704    12.784    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.573   198.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.961    
                         clock uncertainty           -0.142   198.819    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.376    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.376    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                185.592    

Slack (MET) :             185.971ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.151ns  (logic 4.133ns (31.427%)  route 9.018ns (68.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[17]
                         net (fo=54, routed)          7.962    11.228    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.124    11.352 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23/O
                         net (fo=1, routed)           1.056    12.408    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.576   198.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.964    
                         clock uncertainty           -0.142   198.822    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.379    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                185.971    

Slack (MET) :             186.258ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.863ns  (logic 4.133ns (32.131%)  route 8.730ns (67.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[17]
                         net (fo=54, routed)          8.103    11.369    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y89         LUT4 (Prop_lut4_I3_O)        0.124    11.493 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=1, routed)           0.627    12.120    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.575   198.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.142   198.821    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.378    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                186.258    

Slack (MET) :             186.697ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.473ns  (logic 4.257ns (34.130%)  route 8.216ns (65.870%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 198.536 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.781    11.164    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X24Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.288 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34/O
                         net (fo=1, routed)           0.441    11.730    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.610   198.536    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.012    
                         clock uncertainty           -0.142   198.870    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.427    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                186.697    

Slack (MET) :             186.894ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.168ns  (logic 4.133ns (33.966%)  route 8.035ns (66.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          7.484    10.750    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[12]
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38/O
                         net (fo=1, routed)           0.551    11.425    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.516   198.442    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.142   198.762    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.319    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                186.894    

Slack (MET) :             186.904ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 4.257ns (34.700%)  route 8.011ns (65.300%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 198.538 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.576    10.960    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra0
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.084 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33/O
                         net (fo=1, routed)           0.441    11.525    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.612   198.538    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.014    
                         clock uncertainty           -0.142   198.872    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.429    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.429    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                186.904    

Slack (MET) :             186.961ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 4.257ns (35.107%)  route 7.869ns (64.893%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.533    10.916    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra0
    SLICE_X32Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.040 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32/O
                         net (fo=1, routed)           0.343    11.383    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.527   198.453    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.929    
                         clock uncertainty           -0.142   198.787    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.344    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                186.961    

Slack (MET) :             187.164ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 4.133ns (34.762%)  route 7.756ns (65.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 198.433 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          7.224    10.490    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[12]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124    10.614 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56/O
                         net (fo=1, routed)           0.533    11.146    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.507   198.433    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.895    
                         clock uncertainty           -0.142   198.753    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.310    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.310    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                187.164    

Slack (MET) :             187.273ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 4.009ns (34.301%)  route 7.679ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 198.450 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     3.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[9]
                         net (fo=89, routed)          7.679    10.945    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.524   198.450    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.926    
                         clock uncertainty           -0.142   198.784    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   198.218    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.218    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                187.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.742%)  route 0.136ns (42.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.136    -0.301    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[5]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.092    -0.486    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.221%)  route 0.166ns (46.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.166    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT5 (Prop_lut5_I3_O)        0.048    -0.223 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[7]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.107    -0.471    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.673%)  route 0.167ns (47.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.167    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[8]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.092    -0.486    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.822%)  route 0.166ns (47.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.166    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT4 (Prop_lut4_I2_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[6]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.091    -0.487    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.598    -0.581    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.417 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.229    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[0]
    SLICE_X96Y25         LUT1 (Prop_lut1_I0_O)        0.043    -0.186 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[0]
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.865    -0.820    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X96Y25         FDRE (Hold_fdre_C_D)         0.133    -0.448    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.599    -0.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/Q
                         net (fo=12, routed)          0.175    -0.240    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]
    SLICE_X96Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.195 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]_i_1_n_0
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.866    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X96Y26         FDRE (Hold_fdre_C_D)         0.120    -0.460    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/Q
                         net (fo=30, routed)          0.138    -0.289    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[1]
    SLICE_X92Y31         LUT3 (Prop_lut3_I0_O)        0.099    -0.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_i_1/O
                         net (fo=1, routed)           0.000    -0.190    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.121    -0.455    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.177    -0.235    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rden
    SLICE_X92Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.190    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.120    -0.456    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.331%)  route 0.186ns (46.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/Q
                         net (fo=21, routed)          0.186    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[0]
    SLICE_X92Y31         LUT4 (Prop_lut4_I1_O)        0.048    -0.178 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/next_state[1]
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.131    -0.445    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.316    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[12]
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.208    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[12]
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X97Y27         FDRE (Hold_fdre_C_D)         0.102    -0.476    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y19     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y22     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y2      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y4      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y11     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y8      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y13     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y4      bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y21     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X96Y26     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y30     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rrst_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X96Y25     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X96Y25     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X96Y25     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X97Y27     bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.154ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.048ns  (logic 4.257ns (30.303%)  route 9.791ns (69.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[16]
                         net (fo=50, routed)          5.366     8.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X66Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.760 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=6, routed)           3.841    12.600    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb0
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.724 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.585    13.309    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.610    38.536    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.106    38.906    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -13.309    
  -------------------------------------------------------------------
                         slack                                 25.154    

Slack (MET) :             25.177ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.914ns  (logic 4.133ns (29.704%)  route 9.781ns (70.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.706    11.976    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.100 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           1.075    13.175    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.513    38.439    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.901    
                         clock uncertainty           -0.106    38.795    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.352    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 25.177    

Slack (MET) :             25.354ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 4.133ns (30.100%)  route 9.598ns (69.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.714    11.984    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.108 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57/O
                         net (fo=1, routed)           0.884    12.992    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507    38.433    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.895    
                         clock uncertainty           -0.106    38.789    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.346    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 25.354    

Slack (MET) :             25.372ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.783ns  (logic 4.133ns (29.987%)  route 9.650ns (70.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          9.159    12.429    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124    12.553 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61/O
                         net (fo=1, routed)           0.490    13.044    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.576    38.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.964    
                         clock uncertainty           -0.106    38.858    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.415    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                 25.372    

Slack (MET) :             25.732ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 4.133ns (30.795%)  route 9.288ns (69.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          8.589    11.859    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y66         LUT4 (Prop_lut4_I3_O)        0.124    11.983 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           0.699    12.682    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.106    38.857    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.414    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                 25.732    

Slack (MET) :             25.768ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.431ns  (logic 4.257ns (31.696%)  route 9.174ns (68.304%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[16]
                         net (fo=50, routed)          5.366     8.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X66Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.760 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=6, routed)           3.223    11.983    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X24Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.107 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.585    12.692    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607    38.533    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.009    
                         clock uncertainty           -0.106    38.903    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.460    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                 25.768    

Slack (MET) :             25.963ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.190ns  (logic 4.133ns (31.333%)  route 9.057ns (68.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          7.985    11.255    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.379 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           1.072    12.451    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.106    38.857    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.414    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                 25.963    

Slack (MET) :             26.119ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 4.133ns (31.889%)  route 8.828ns (68.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.486    11.756    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.124    11.880 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.341    12.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.501    38.427    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.889    
                         clock uncertainty           -0.106    38.783    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.340    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.340    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                 26.119    

Slack (MET) :             26.133ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.018ns  (logic 4.133ns (31.749%)  route 8.885ns (68.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          7.996    11.266    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.390 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17/O
                         net (fo=1, routed)           0.889    12.279    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.106    38.855    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.412    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 26.133    

Slack (MET) :             26.299ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.791ns  (logic 4.133ns (32.312%)  route 8.658ns (67.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.168    11.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y67         LUT4 (Prop_lut4_I1_O)        0.124    11.562 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.490    12.052    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.512    38.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.900    
                         clock uncertainty           -0.106    38.794    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.351    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 26.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.611    -0.568    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.310    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.568    
                         clock uncertainty            0.106    -0.461    
    SLICE_X91Y49         FDRE (Hold_fdre_C_D)         0.066    -0.395    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.121    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.593    
                         clock uncertainty            0.106    -0.486    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.070    -0.416    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.544%)  route 0.176ns (55.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.237    -0.593    
                         clock uncertainty            0.106    -0.486    
    SLICE_X77Y46         FDRE (Hold_fdre_C_D)         0.070    -0.416    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.384%)  route 0.162ns (43.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/Q
                         net (fo=6, routed)           0.162    -0.252    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcount[8]
    SLICE_X94Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_6/O
                         net (fo=2, routed)           0.000    -0.207    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[10]_1[8]
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.106    -0.471    
    SLICE_X94Y22         FDRE (Hold_fdre_C_D)         0.121    -0.350    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.017%)  route 0.203ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.611    -0.568    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.203    -0.224    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.237    -0.568    
                         clock uncertainty            0.106    -0.461    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.066    -0.395    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.314%)  route 0.227ns (61.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.227    -0.225    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.580    
                         clock uncertainty            0.106    -0.473    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.070    -0.403    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.228    -0.224    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.250    -0.580    
                         clock uncertainty            0.106    -0.473    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.066    -0.407    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/Q
                         net (fo=7, routed)           0.233    -0.180    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcount[6]
    SLICE_X96Y21         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_19/O
                         net (fo=2, routed)           0.000    -0.135    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/D[6]
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.869    -0.816    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.106    -0.471    
    SLICE_X96Y21         FDRE (Hold_fdre_C_D)         0.121    -0.350    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.155%)  route 0.328ns (63.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X95Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.333    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcount[3]
    SLICE_X94Y21         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_9/O
                         net (fo=2, routed)           0.225    -0.063    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/D[5]
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.958    -0.727    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                         clock pessimism              0.273    -0.454    
                         clock uncertainty            0.106    -0.348    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.066    -0.282    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.610    -0.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=4, routed)           0.264    -0.163    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.106    -0.462    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.070    -0.392    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.145ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.704ns (20.595%)  route 2.714ns (79.405%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.413     2.406    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X79Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.530 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[1]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.031    40.675    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                 38.145    

Slack (MET) :             38.291ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.881ns (57.462%)  route 1.392ns (42.538%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.322 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[1]
                         net (fo=1, routed)           0.757     2.079    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[14]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.303     2.382 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.382    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[14]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.029    40.673    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 38.291    

Slack (MET) :             38.331ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.977ns (61.016%)  route 1.263ns (38.984%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.415 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.628     2.043    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[20]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.306     2.349 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.349    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[20]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.032    40.680    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                 38.331    

Slack (MET) :             38.359ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.995ns (62.118%)  route 1.217ns (37.882%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[1]
                         net (fo=1, routed)           0.581     2.017    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[18]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.303     2.320 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.320    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[18]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.031    40.679    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                          -2.320    
  -------------------------------------------------------------------
                         slack                                 38.359    

Slack (MET) :             38.359ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.704ns (21.972%)  route 2.500ns (78.028%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.199     2.192    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X77Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.316    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[3]
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X77Y29         FDRE (Setup_fdre_C_D)        0.031    40.675    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                 38.359    

Slack (MET) :             38.362ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.704ns (22.006%)  route 2.495ns (77.994%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.194     2.187    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X77Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.311 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.311    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[2]
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X77Y29         FDRE (Setup_fdre_C_D)        0.029    40.673    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 38.362    

Slack (MET) :             38.368ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.704ns (22.025%)  route 2.492ns (77.975%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.191     2.184    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X79Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.308 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.308    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[5]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.032    40.676    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 38.368    

Slack (MET) :             38.369ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.879ns (58.723%)  route 1.321ns (41.277%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.324 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.686     2.009    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[17]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.299     2.308 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.308    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[17]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.029    40.677    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 38.369    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.863ns (59.250%)  route 1.281ns (40.750%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.646     1.947    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[16]
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.306     2.253 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.253    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[16]
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.550    40.143    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                         clock pessimism              0.611    40.754    
                         clock uncertainty           -0.107    40.647    
    SLICE_X79Y32         FDRE (Setup_fdre_C_D)        0.031    40.678    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.482ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0_1 rise@41.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.765ns (57.198%)  route 1.321ns (42.802%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.210 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.686     1.895    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[13]
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.299     2.194 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.194    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[13]
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.550    40.143    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
                         clock pessimism              0.611    40.754    
                         clock uncertainty           -0.107    40.647    
    SLICE_X79Y32         FDRE (Setup_fdre_C_D)        0.029    40.676    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                 38.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.283    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.175 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_4
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.636    -0.543    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.281    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.173    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_4
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.908    -0.777    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.171    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_7
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.636    -0.543    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.169    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_5
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.908    -0.777    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.578    -0.601    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.279    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]
    SLICE_X77Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1_n_0
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.845    -0.840    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.107    -0.494    
    SLICE_X77Y30         FDRE (Hold_fdre_C_D)         0.091    -0.403    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.277    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.162 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_7
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.567%)  route 0.132ns (34.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_5
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=4, routed)           0.133    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_5
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_6
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      185.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.406ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.716ns  (logic 4.133ns (30.133%)  route 9.583ns (69.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          9.240    12.506    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[13]
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.124    12.630 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61/O
                         net (fo=1, routed)           0.343    12.973    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.575   198.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.142   198.821    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.378    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                185.406    

Slack (MET) :             185.592ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.527ns  (logic 4.133ns (30.553%)  route 9.394ns (69.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          8.690    11.956    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[13]
    SLICE_X54Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.080 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39/O
                         net (fo=1, routed)           0.704    12.784    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.573   198.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.961    
                         clock uncertainty           -0.142   198.819    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.376    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.376    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                185.592    

Slack (MET) :             185.971ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.151ns  (logic 4.133ns (31.427%)  route 9.018ns (68.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[17]
                         net (fo=54, routed)          7.962    11.228    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.124    11.352 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23/O
                         net (fo=1, routed)           1.056    12.408    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.576   198.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.964    
                         clock uncertainty           -0.142   198.822    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.379    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                185.971    

Slack (MET) :             186.258ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.863ns  (logic 4.133ns (32.131%)  route 8.730ns (67.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[17]
                         net (fo=54, routed)          8.103    11.369    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y89         LUT4 (Prop_lut4_I3_O)        0.124    11.493 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=1, routed)           0.627    12.120    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.575   198.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.142   198.821    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.378    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                186.258    

Slack (MET) :             186.697ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.473ns  (logic 4.257ns (34.130%)  route 8.216ns (65.870%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 198.536 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.781    11.164    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X24Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.288 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34/O
                         net (fo=1, routed)           0.441    11.730    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.610   198.536    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.012    
                         clock uncertainty           -0.142   198.870    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.427    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                186.697    

Slack (MET) :             186.894ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.168ns  (logic 4.133ns (33.966%)  route 8.035ns (66.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          7.484    10.750    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[12]
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38/O
                         net (fo=1, routed)           0.551    11.425    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.516   198.442    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.142   198.762    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.319    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                186.894    

Slack (MET) :             186.904ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 4.257ns (34.700%)  route 8.011ns (65.300%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 198.538 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.576    10.960    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra0
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.084 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33/O
                         net (fo=1, routed)           0.441    11.525    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.612   198.538    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.014    
                         clock uncertainty           -0.142   198.872    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.429    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.429    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                186.904    

Slack (MET) :             186.961ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 4.257ns (35.107%)  route 7.869ns (64.893%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.533    10.916    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra0
    SLICE_X32Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.040 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32/O
                         net (fo=1, routed)           0.343    11.383    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.527   198.453    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.929    
                         clock uncertainty           -0.142   198.787    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.344    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                186.961    

Slack (MET) :             187.164ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 4.133ns (34.762%)  route 7.756ns (65.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 198.433 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          7.224    10.490    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[12]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124    10.614 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56/O
                         net (fo=1, routed)           0.533    11.146    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.507   198.433    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.895    
                         clock uncertainty           -0.142   198.753    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.310    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.310    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                187.164    

Slack (MET) :             187.273ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0_1 rise@200.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 4.009ns (34.301%)  route 7.679ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 198.450 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     3.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[9]
                         net (fo=89, routed)          7.679    10.945    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.524   198.450    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.926    
                         clock uncertainty           -0.142   198.784    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   198.218    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.218    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                187.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.742%)  route 0.136ns (42.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.136    -0.301    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[5]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.092    -0.344    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.221%)  route 0.166ns (46.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.166    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT5 (Prop_lut5_I3_O)        0.048    -0.223 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[7]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.107    -0.329    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.673%)  route 0.167ns (47.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.167    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[8]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.092    -0.344    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.822%)  route 0.166ns (47.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.166    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT4 (Prop_lut4_I2_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[6]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.091    -0.345    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.598    -0.581    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.417 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.229    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[0]
    SLICE_X96Y25         LUT1 (Prop_lut1_I0_O)        0.043    -0.186 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[0]
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.865    -0.820    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.142    -0.439    
    SLICE_X96Y25         FDRE (Hold_fdre_C_D)         0.133    -0.306    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.599    -0.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/Q
                         net (fo=12, routed)          0.175    -0.240    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]
    SLICE_X96Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.195 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]_i_1_n_0
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.866    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
                         clock pessimism              0.239    -0.580    
                         clock uncertainty            0.142    -0.438    
    SLICE_X96Y26         FDRE (Hold_fdre_C_D)         0.120    -0.318    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/Q
                         net (fo=30, routed)          0.138    -0.289    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[1]
    SLICE_X92Y31         LUT3 (Prop_lut3_I0_O)        0.099    -0.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_i_1/O
                         net (fo=1, routed)           0.000    -0.190    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.121    -0.313    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.177    -0.235    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rden
    SLICE_X92Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.190    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.120    -0.314    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.331%)  route 0.186ns (46.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/Q
                         net (fo=21, routed)          0.186    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[0]
    SLICE_X92Y31         LUT4 (Prop_lut4_I1_O)        0.048    -0.178 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/next_state[1]
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.131    -0.303    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.316    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[12]
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.208    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[12]
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X97Y27         FDRE (Hold_fdre_C_D)         0.102    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.154ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.048ns  (logic 4.257ns (30.303%)  route 9.791ns (69.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[16]
                         net (fo=50, routed)          5.366     8.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X66Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.760 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=6, routed)           3.841    12.600    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb0
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.724 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.585    13.309    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.610    38.536    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.106    38.906    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -13.309    
  -------------------------------------------------------------------
                         slack                                 25.154    

Slack (MET) :             25.177ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.914ns  (logic 4.133ns (29.704%)  route 9.781ns (70.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.706    11.976    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.100 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           1.075    13.175    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.513    38.439    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.901    
                         clock uncertainty           -0.106    38.795    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.352    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 25.177    

Slack (MET) :             25.354ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 4.133ns (30.100%)  route 9.598ns (69.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.714    11.984    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.108 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57/O
                         net (fo=1, routed)           0.884    12.992    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507    38.433    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.895    
                         clock uncertainty           -0.106    38.789    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.346    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 25.354    

Slack (MET) :             25.372ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.783ns  (logic 4.133ns (29.987%)  route 9.650ns (70.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          9.159    12.429    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124    12.553 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61/O
                         net (fo=1, routed)           0.490    13.044    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.576    38.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.964    
                         clock uncertainty           -0.106    38.858    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.415    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                 25.372    

Slack (MET) :             25.732ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 4.133ns (30.795%)  route 9.288ns (69.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          8.589    11.859    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y66         LUT4 (Prop_lut4_I3_O)        0.124    11.983 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           0.699    12.682    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.106    38.857    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.414    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                 25.732    

Slack (MET) :             25.768ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.431ns  (logic 4.257ns (31.696%)  route 9.174ns (68.304%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[16]
                         net (fo=50, routed)          5.366     8.636    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X66Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.760 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=6, routed)           3.223    11.983    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X24Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.107 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.585    12.692    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607    38.533    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.009    
                         clock uncertainty           -0.106    38.903    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.460    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                 25.768    

Slack (MET) :             25.963ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.190ns  (logic 4.133ns (31.333%)  route 9.057ns (68.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          7.985    11.255    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.379 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           1.072    12.451    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.575    38.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.106    38.857    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.414    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                 25.963    

Slack (MET) :             26.119ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 4.133ns (31.889%)  route 8.828ns (68.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.486    11.756    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.124    11.880 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.341    12.222    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.501    38.427    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.889    
                         clock uncertainty           -0.106    38.783    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.340    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.340    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                 26.119    

Slack (MET) :             26.133ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.018ns  (logic 4.133ns (31.749%)  route 8.885ns (68.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.270 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[17]
                         net (fo=55, routed)          7.996    11.266    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.390 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17/O
                         net (fo=1, routed)           0.889    12.279    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.573    38.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.106    38.855    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.412    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 26.133    

Slack (MET) :             26.299ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.791ns  (logic 4.133ns (32.312%)  route 8.658ns (67.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.873    -0.739    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.270 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/P[15]
                         net (fo=55, routed)          8.168    11.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y67         LUT4 (Prop_lut4_I1_O)        0.124    11.562 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.490    12.052    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         1.512    38.438    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.900    
                         clock uncertainty           -0.106    38.794    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.351    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 26.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.611    -0.568    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.310    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y49         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.568    
                         clock uncertainty            0.106    -0.461    
    SLICE_X91Y49         FDRE (Hold_fdre_C_D)         0.066    -0.395    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.121    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.593    
                         clock uncertainty            0.106    -0.486    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.070    -0.416    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.544%)  route 0.176ns (55.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.237    -0.593    
                         clock uncertainty            0.106    -0.486    
    SLICE_X77Y46         FDRE (Hold_fdre_C_D)         0.070    -0.416    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.384%)  route 0.162ns (43.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/Q
                         net (fo=6, routed)           0.162    -0.252    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcount[8]
    SLICE_X94Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_6/O
                         net (fo=2, routed)           0.000    -0.207    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[10]_1[8]
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X94Y22         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.106    -0.471    
    SLICE_X94Y22         FDRE (Hold_fdre_C_D)         0.121    -0.350    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.017%)  route 0.203ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.611    -0.568    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.203    -0.224    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.880    -0.805    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y47         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.237    -0.568    
                         clock uncertainty            0.106    -0.461    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.066    -0.395    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.314%)  route 0.227ns (61.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.227    -0.225    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.580    
                         clock uncertainty            0.106    -0.473    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.070    -0.403    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.586    -0.593    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.228    -0.224    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.830    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.250    -0.580    
                         clock uncertainty            0.106    -0.473    
    SLICE_X76Y46         FDRE (Hold_fdre_C_D)         0.066    -0.407    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/Q
                         net (fo=7, routed)           0.233    -0.180    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcount[6]
    SLICE_X96Y21         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_19/O
                         net (fo=2, routed)           0.000    -0.135    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/D[6]
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.869    -0.816    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X96Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.106    -0.471    
    SLICE_X96Y21         FDRE (Hold_fdre_C_D)         0.121    -0.350    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.155%)  route 0.328ns (63.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/CLK
    SLICE_X95Y21         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.333    bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcount[3]
    SLICE_X94Y21         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/addrb0_i_9/O
                         net (fo=2, routed)           0.225    -0.063    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/D[5]
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.958    -0.727    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/CLK
    DSP48_X3Y8           DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0/CLK
                         clock pessimism              0.273    -0.454    
                         clock uncertainty            0.106    -0.348    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.066    -0.282    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addrb0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.610    -0.569    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=4, routed)           0.264    -0.163    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout1_buf/O
                         net (fo=131, routed)         0.879    -0.806    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y46         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.106    -0.462    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.070    -0.392    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.145ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.704ns (20.595%)  route 2.714ns (79.405%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.413     2.406    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X79Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.530 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[1]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.031    40.675    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                 38.145    

Slack (MET) :             38.291ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.881ns (57.462%)  route 1.392ns (42.538%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.322 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[1]
                         net (fo=1, routed)           0.757     2.079    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[14]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.303     2.382 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.382    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[14]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.029    40.673    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 38.291    

Slack (MET) :             38.331ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.977ns (61.016%)  route 1.263ns (38.984%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.415 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.628     2.043    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[20]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.306     2.349 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.349    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[20]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.032    40.680    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                 38.331    

Slack (MET) :             38.359ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.995ns (62.118%)  route 1.217ns (37.882%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[1]
                         net (fo=1, routed)           0.581     2.017    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[18]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.303     2.320 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.320    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[18]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.031    40.679    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                          -2.320    
  -------------------------------------------------------------------
                         slack                                 38.359    

Slack (MET) :             38.359ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.704ns (21.972%)  route 2.500ns (78.028%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.199     2.192    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X77Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.316    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[3]
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X77Y29         FDRE (Setup_fdre_C_D)        0.031    40.675    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                 38.359    

Slack (MET) :             38.362ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.704ns (22.006%)  route 2.495ns (77.994%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.194     2.187    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X77Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.311 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.311    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[2]
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X77Y29         FDRE (Setup_fdre_C_D)        0.029    40.673    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 38.362    

Slack (MET) :             38.368ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.704ns (22.025%)  route 2.492ns (77.975%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 40.140 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.723    -0.889    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/Q
                         net (fo=2, routed)           1.301     0.869    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]
    SLICE_X79Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.993 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2/O
                         net (fo=22, routed)          1.191     2.184    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[20]_i_2_n_0
    SLICE_X79Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.308 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.308    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[5]
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.547    40.140    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y29         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]/C
                         clock pessimism              0.611    40.751    
                         clock uncertainty           -0.107    40.644    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)        0.032    40.676    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 38.368    

Slack (MET) :             38.369ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.879ns (58.723%)  route 1.321ns (41.277%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.102    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.324 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.686     2.009    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[17]
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.299     2.308 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.308    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[17]
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.551    40.144    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y33         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]/C
                         clock pessimism              0.611    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X79Y33         FDRE (Setup_fdre_C_D)        0.029    40.677    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 38.369    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.863ns (59.250%)  route 1.281ns (40.750%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.646     1.947    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[16]
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.306     2.253 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.253    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[16]
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.550    40.143    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]/C
                         clock pessimism              0.611    40.754    
                         clock uncertainty           -0.107    40.647    
    SLICE_X79Y32         FDRE (Setup_fdre_C_D)        0.031    40.678    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.482ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.765ns (57.198%)  route 1.321ns (42.802%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.720    -0.892    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.635     0.200    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[6]
    SLICE_X78Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.874 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__0_n_0
    SLICE_X78Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.988    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__1_n_0
    SLICE_X78Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.210 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.686     1.895    bd_i/ZedCamAXI_0/inst/custom_code/clks/data0[13]
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.299     2.194 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.194    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_0[13]
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          1.550    40.143    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X79Y32         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]/C
                         clock pessimism              0.611    40.754    
                         clock uncertainty           -0.107    40.647    
    SLICE_X79Y32         FDRE (Setup_fdre_C_D)        0.029    40.676    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                 38.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.283    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.175 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_4
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.636    -0.543    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.281    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.173    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_4
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.908    -0.777    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.171    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_7
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.636    -0.543    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.280    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.169    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[0]_i_2_n_5
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.908    -0.777    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y61        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.276    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.578    -0.601    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.279    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]
    SLICE_X77Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count[0]_i_1_n_0
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.845    -0.840    bd_i/ZedCamAXI_0/inst/custom_code/clks/CLK
    SLICE_X77Y30         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.107    -0.494    
    SLICE_X77Y30         FDRE (Hold_fdre_C_D)         0.091    -0.403    bd_i/ZedCamAXI_0/inst/custom_code/clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.277    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.162 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_7
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.567%)  route 0.132ns (34.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.635    -0.544    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[4]_i_1_n_5
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.906    -0.779    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y62        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/Q
                         net (fo=4, routed)           0.133    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_5
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.634    -0.545    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[8]_i_1_n_6
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout2_buf/O
                         net (fo=34, routed)          0.905    -0.780    bd_i/ZedCamAXI_0/inst/custom_code/clk_out2
    SLICE_X113Y63        FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    bd_i/ZedCamAXI_0/inst/custom_code/init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      185.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.406ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.716ns  (logic 4.133ns (30.133%)  route 9.583ns (69.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          9.240    12.506    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[13]
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.124    12.630 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61/O
                         net (fo=1, routed)           0.343    12.973    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.575   198.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.142   198.821    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.378    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                185.406    

Slack (MET) :             185.592ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.527ns  (logic 4.133ns (30.553%)  route 9.394ns (69.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[15]
                         net (fo=54, routed)          8.690    11.956    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[13]
    SLICE_X54Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.080 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39/O
                         net (fo=1, routed)           0.704    12.784    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.573   198.499    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.961    
                         clock uncertainty           -0.142   198.819    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.376    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.376    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                185.592    

Slack (MET) :             185.971ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.151ns  (logic 4.133ns (31.427%)  route 9.018ns (68.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[17]
                         net (fo=54, routed)          7.962    11.228    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.124    11.352 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23/O
                         net (fo=1, routed)           1.056    12.408    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.576   198.502    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.964    
                         clock uncertainty           -0.142   198.822    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.379    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                185.971    

Slack (MET) :             186.258ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.863ns  (logic 4.133ns (32.131%)  route 8.730ns (67.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[17]
                         net (fo=54, routed)          8.103    11.369    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[14]
    SLICE_X54Y89         LUT4 (Prop_lut4_I3_O)        0.124    11.493 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=1, routed)           0.627    12.120    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.575   198.501    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.142   198.821    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.378    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                186.258    

Slack (MET) :             186.697ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.473ns  (logic 4.257ns (34.130%)  route 8.216ns (65.870%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 198.536 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.781    11.164    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X24Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.288 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34/O
                         net (fo=1, routed)           0.441    11.730    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.610   198.536    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.012    
                         clock uncertainty           -0.142   198.870    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.427    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                186.697    

Slack (MET) :             186.894ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.168ns  (logic 4.133ns (33.966%)  route 8.035ns (66.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          7.484    10.750    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[12]
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38/O
                         net (fo=1, routed)           0.551    11.425    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.516   198.442    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.142   198.762    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.319    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                186.894    

Slack (MET) :             186.904ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 4.257ns (34.700%)  route 8.011ns (65.300%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 198.538 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.576    10.960    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra0
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.084 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33/O
                         net (fo=1, routed)           0.441    11.525    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.612   198.538    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.014    
                         clock uncertainty           -0.142   198.872    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.429    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.429    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                186.904    

Slack (MET) :             186.961ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 4.257ns (35.107%)  route 7.869ns (64.893%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[18]
                         net (fo=37, routed)          2.993     6.259    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[18]
    SLICE_X82Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.383 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=6, routed)           4.533    10.916    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra0
    SLICE_X32Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.040 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32/O
                         net (fo=1, routed)           0.343    11.383    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.527   198.453    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.929    
                         clock uncertainty           -0.142   198.787    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.344    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                186.961    

Slack (MET) :             187.164ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 4.133ns (34.762%)  route 7.756ns (65.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 198.433 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.266 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[14]
                         net (fo=54, routed)          7.224    10.490    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[12]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124    10.614 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56/O
                         net (fo=1, routed)           0.533    11.146    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.507   198.433    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.895    
                         clock uncertainty           -0.142   198.753    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.310    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.310    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                187.164    

Slack (MET) :             187.273ns  (required time - arrival time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out3_clk_wiz_0 rise@200.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 4.009ns (34.301%)  route 7.679ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 198.450 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.869    -0.743    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    DSP48_X3Y10          DSP48E1                                      r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     3.266 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/addra0/P[9]
                         net (fo=89, routed)          7.679    10.945    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   195.144 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   196.835    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         1.524   198.450    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.926    
                         clock uncertainty           -0.142   198.784    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   198.218    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.218    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                187.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.742%)  route 0.136ns (42.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.136    -0.301    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[5]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.092    -0.344    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.221%)  route 0.166ns (46.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.166    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT5 (Prop_lut5_I3_O)        0.048    -0.223 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[7]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.107    -0.329    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.673%)  route 0.167ns (47.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.167    -0.270    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[8]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.092    -0.344    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.822%)  route 0.166ns (47.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[5]/Q
                         net (fo=10, routed)          0.166    -0.271    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[5]
    SLICE_X95Y27         LUT4 (Prop_lut4_I2_O)        0.045    -0.226 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel0[6]
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X95Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.091    -0.345    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.598    -0.581    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.417 f  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.229    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[0]
    SLICE_X96Y25         LUT1 (Prop_lut1_I0_O)        0.043    -0.186 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[0]
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.865    -0.820    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y25         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.142    -0.439    
    SLICE_X96Y25         FDRE (Hold_fdre_C_D)         0.133    -0.306    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.599    -0.580    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/Q
                         net (fo=12, routed)          0.175    -0.240    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]
    SLICE_X96Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.195 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[0]_i_1_n_0
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.866    -0.819    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X96Y26         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]/C
                         clock pessimism              0.239    -0.580    
                         clock uncertainty            0.142    -0.438    
    SLICE_X96Y26         FDRE (Hold_fdre_C_D)         0.120    -0.318    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/Q
                         net (fo=30, routed)          0.138    -0.289    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[1]
    SLICE_X92Y31         LUT3 (Prop_lut3_I0_O)        0.099    -0.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_i_1/O
                         net (fo=1, routed)           0.000    -0.190    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.121    -0.313    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/write_en_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.177    -0.235    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_rden
    SLICE_X92Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.190 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.190    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.120    -0.314    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.331%)  route 0.186ns (46.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.603    -0.576    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[0]/Q
                         net (fo=21, routed)          0.186    -0.226    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[0]
    SLICE_X92Y31         LUT4 (Prop_lut4_I1_O)        0.048    -0.178 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/next_state[1]
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.871    -0.814    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X92Y31         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.131    -0.303    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.601    -0.578    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.316    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/sel0[12]
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.208    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines0[12]
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clkout3_buf/O
                         net (fo=123, routed)         0.868    -0.817    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/clk_out3
    SLICE_X97Y27         FDRE                                         r  bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.142    -0.436    
    SLICE_X97Y27         FDRE (Hold_fdre_C_D)         0.102    -0.334    bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.125    





