INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/DeMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DeMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/SerialByteReceiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialByteReceiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/SerialByteTransmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialByteTransmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/SerialReceiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialReceiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/SerialTransmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialTransmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/VpuHsa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VpuHsa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/WsMac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WsMac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:213]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:218]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:225]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:237]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:259]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:264]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:270]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:274]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:277]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:279]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:282]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:284]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:303]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Wrapper.sv:305]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MpuHsa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MpuHsa_Wrapper
INFO: [VRFC 10-2458] undeclared symbol wEn, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:43]
INFO: [VRFC 10-2458] undeclared symbol clk100, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:44]
INFO: [VRFC 10-2458] undeclared symbol operating_mode, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:45]
INFO: [VRFC 10-2458] undeclared symbol weight_row_ix, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:45]
INFO: [VRFC 10-2458] undeclared symbol weight_col_ix, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:45]
INFO: [VRFC 10-2458] undeclared symbol curr_weight, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:45]
WARNING: [VRFC 10-2938] 'clk100' is already implicitly declared on line 44 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:51]
WARNING: [VRFC 10-2938] 'operating_mode' is already implicitly declared on line 45 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:100]
WARNING: [VRFC 10-2938] 'weight_col_ix' is already implicitly declared on line 45 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:136]
WARNING: [VRFC 10-2938] 'weight_row_ix' is already implicitly declared on line 45 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:137]
WARNING: [VRFC 10-2938] 'wEn' is already implicitly declared on line 43 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:148]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:255]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:260]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:267]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:279]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:302]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:307]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:313]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:317]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:327]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:328]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:331]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:334]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:335]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:354]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper.sv:356]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/Hsa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hsa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/SynchCDC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynchCDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/SpVpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpVpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/SpMac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MpuHsa_Wrapper_latched
INFO: [VRFC 10-2458] undeclared symbol wEn, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:23]
INFO: [VRFC 10-2458] undeclared symbol clk100, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:24]
INFO: [VRFC 10-2458] undeclared symbol operating_mode, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:25]
INFO: [VRFC 10-2458] undeclared symbol weight_row_ix, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:25]
INFO: [VRFC 10-2458] undeclared symbol weight_col_ix, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:25]
INFO: [VRFC 10-2458] undeclared symbol curr_weight, assumed default net type wire [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:25]
WARNING: [VRFC 10-2938] 'clk100' is already implicitly declared on line 24 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:84]
WARNING: [VRFC 10-2938] 'operating_mode' is already implicitly declared on line 25 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:133]
WARNING: [VRFC 10-2938] 'weight_col_ix' is already implicitly declared on line 25 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:169]
WARNING: [VRFC 10-2938] 'weight_row_ix' is already implicitly declared on line 25 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:170]
WARNING: [VRFC 10-2938] 'wEn' is already implicitly declared on line 23 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:171]
WARNING: [VRFC 10-2938] 'curr_weight' is already implicitly declared on line 25 [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:181]
WARNING: [VRFC 10-3380] identifier 'misal_fsm' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:35]
WARNING: [VRFC 10-3380] identifier 'data_buffer' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:182]
WARNING: [VRFC 10-3380] identifier 'frame_ready' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:240]
WARNING: [VRFC 10-3380] identifier 'rx_data_frame' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sources_1/new/MpuHsa_Wrapper_latched.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sim_1/new/VpuHsa_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VpuHsa_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sim_1/new/MpuHsa_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MpuHsa_tb
WARNING: [VRFC 10-3380] identifier 'en' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sim_1/new/MpuHsa_tb.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sim_1/new/Hsa_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hsa_tb
WARNING: [VRFC 10-3380] identifier 'en' is used before its declaration [C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sim_1/new/Hsa_tb.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dr309/Desktop/ECE-552-project/FPGA_impl/FPGA_impl.srcs/sim_1/new/SpVpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpVpu_tb
