<module name="MCAN2_CFG_MCAN2_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="MCAN2_CFG_SS_PID" acronym="MCAN2_CFG_SS_PID" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID register scheme" range="31 - 30" rwaccess="RO"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit: 10 = Processors" range="29 - 28" rwaccess="RO"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x2272" description="Module ID" range="27 - 16" rwaccess="RO"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x11" description="RTL revision. Will vary depending on release." range="15 - 11" rwaccess="RO"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_SS_CTRL" acronym="MCAN2_CFG_SS_CTRL" offset="0x4" width="32" description="">
		<bitfield id="EXT_TS_CNTR_EN" width="1" begin="6" end="6" resetval="0x0" description="External TimeStamp Counter Enable" range="6" rwaccess="RW"/> 
		<bitfield id="AUTOWAKEUP" width="1" begin="5" end="5" resetval="0x0" description="Automatic Wakeup Enable" range="5" rwaccess="RW"/> 
		<bitfield id="WAKEUPREGEN" width="1" begin="4" end="4" resetval="0x0" description="Wakeup Request Enable" range="4" rwaccess="RW"/> 
		<bitfield id="DBGSUSP_FREE" width="1" begin="3" end="3" resetval="0x1" description="0-Honor Debug Suspend, 1-Disregard debug suspend" range="3" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_SS_STAT" acronym="MCAN2_CFG_SS_STAT" offset="0x8" width="32" description="">
		<bitfield id="EN_FDOE" width="1" begin="2" end="2" resetval="0x1" description="Reflects the value of mcanss_enable_fdoe configuration portx=mcanss_enable_fdoe" range="2" rwaccess="RO"/> 
		<bitfield id="MMI_DONE" width="1" begin="1" end="1" resetval="0x1" description="0:Memory Initialization is in progress, 1:Memory Intialization Done" range="1" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_SS_ICS" acronym="MCAN2_CFG_SS_ICS" offset="0xC" width="32" description="">
		<bitfield id="ICS" width="1" begin="0" end="0" resetval="0x0" description="This bit contains the External TimeStamp Counter Overflow Interrupt status. Write '1' to clear bits. (ICS - Interrupt Clear Shadow Register)" range="0" rwaccess="WO"/>
	</register>
	<register id="MCAN2_CFG_SS_IRS" acronym="MCAN2_CFG_SS_IRS" offset="0x10" width="32" description="">
		<bitfield id="IRS" width="1" begin="0" end="0" resetval="0x0" description="External TimeStamp Counter Overflow Interrupt status. Read raw interrupt status. (IRS - Interrupt Raw Status Register)" range="0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_SS_IECS" acronym="MCAN2_CFG_SS_IECS" offset="0x14" width="32" description="">
		<bitfield id="IECS" width="1" begin="0" end="0" resetval="0x0" description="External TimeStamp Counter Overflow Interrupt. Write '1' to clear bits. (IECS - Interrupt Enable Clear Shadow Register)" range="0" rwaccess="WO"/>
	</register>
	<register id="MCAN2_CFG_SS_IE" acronym="MCAN2_CFG_SS_IE" offset="0x18" width="32" description="">
		<bitfield id="IE" width="1" begin="0" end="0" resetval="0x0" description="External TimeStamp Counter Overflow Interrupt. Write '1' to set interrupt enable. Read returns interrupt enable. (IE - Interrupt Enable Register)" range="0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_SS_IES" acronym="MCAN2_CFG_SS_IES" offset="0x1C" width="32" description="">
		<bitfield id="IES" width="1" begin="0" end="0" resetval="0x0" description="External TimeStamp Counter Overflow Interrupt. Read Enabled Interrupts. (IES - Interrupt Enable Status)" range="0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_SS_EOI" acronym="MCAN2_CFG_SS_EOI" offset="0x20" width="32" description="">
		<bitfield id="EOI" width="8" begin="7" end="0" resetval="0x0" description="Write with bit position of targeted interrupt. (E.g. Ext TS is bit 0).Upon write, level interrupt will clear and if unserviced interrupt counter > 1 will issue another pulse interrupt. Field values:  ext_ts_eoi(0): EOI value for External TS interrupt  mcan_0_eoi(1): EOI value for mcan[0] interrupt  mcan_1_eoi(2): EOI value for mcan[1] interrupt(EOI - End Of Interrupt)" range="7 - 0" rwaccess="WO"/>
	</register>
	<register id="MCAN2_CFG_SS_EXT_TS_PS" acronym="MCAN2_CFG_SS_EXT_TS_PS" offset="0x24" width="32" description="">
		<bitfield id="PRESCALE" width="24" begin="23" end="0" resetval="0x0" description="External Timestamp Prescaler reload value.External Timestamp count rate is host clock rate divided by this valuewith one exception: a value of 0 has the same effect as 1 ." range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_SS_EXT_TS_USIC" acronym="MCAN2_CFG_SS_EXT_TS_USIC" offset="0x28" width="32" description="">
		<bitfield id="EXT_TS_INTR_CNTR" width="5" begin="4" end="0" resetval="0x0" description="Number of unserviced rollover interrupts. If >1 an EOI write will issue another pulse interrupt (EXT_TS_USIC - External TImeStamp Unserviced Interrupts Counter)" range="4 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_CREL" acronym="MCAN2_CFG_CREL" offset="0x200" width="32" description="">
		<bitfield id="REL" width="4" begin="31" end="28" resetval="0x3" description="Core Release" range="31 - 28" rwaccess="RO"/> 
		<bitfield id="STEP" width="4" begin="27" end="24" resetval="0x2" description="Step of Core Release" range="27 - 24" rwaccess="RO"/> 
		<bitfield id="SUBSTEP" width="4" begin="23" end="20" resetval="0x3" description="Sub-Step of Core Release" range="23 - 20" rwaccess="RO"/> 
		<bitfield id="YEAR" width="4" begin="19" end="16" resetval="0x8" description="Time Stamp Year" range="19 - 16" rwaccess="RO"/> 
		<bitfield id="MON" width="8" begin="15" end="8" resetval="0x6" description="Time Stamp Month" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="DAY" width="8" begin="7" end="0" resetval="0x8" description="Time Stamp Day" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_ENDN" acronym="MCAN2_CFG_ENDN" offset="0x204" width="32" description="">
		<bitfield id="ETV" width="32" begin="31" end="0" resetval="0x2271560481" description="Endianess test value" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_CUST" acronym="MCAN2_CFG_CUST" offset="0x208" width="32" description="">
		<bitfield id="CUST" width="32" begin="31" end="0" resetval="0x0" description="Custom" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_DBTP" acronym="MCAN2_CFG_DBTP" offset="0x20C" width="32" description="">
		<bitfield id="TDC" width="1" begin="23" end="23" resetval="0x0" description="Transmitter Delay Compensation" range="23" rwaccess="RW"/> 
		<bitfield id="DBRP" width="5" begin="20" end="16" resetval="0x0" description="Data Baud Rate Prescaler" range="20 - 16" rwaccess="RW"/> 
		<bitfield id="DTSEG1" width="5" begin="12" end="8" resetval="0x10" description="Data time segment before smaple point" range="12 - 8" rwaccess="RW"/> 
		<bitfield id="DTSEG2" width="4" begin="7" end="4" resetval="0x3" description="Data time segment after sample point" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="DSJW" width="4" begin="3" end="0" resetval="0x3" description="Data resynchronization Jump Width" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_TEST" acronym="MCAN2_CFG_TEST" offset="0x210" width="32" description="">
		<bitfield id="RX" width="1" begin="7" end="7" resetval="0x0" description="Receive Pin" range="7" rwaccess="RO"/> 
		<bitfield id="TX" width="2" begin="6" end="5" resetval="0x0" description="Control of Transmit Pin" range="6 - 5" rwaccess="RW"/> 
		<bitfield id="LBCK" width="1" begin="4" end="4" resetval="0x0" description="Loop Back Mode" range="4" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RWD" acronym="MCAN2_CFG_RWD" offset="0x214" width="32" description="">
		<bitfield id="WDV" width="8" begin="15" end="8" resetval="0x0" description="Watchdog Value" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="WDC" width="8" begin="7" end="0" resetval="0x0" description="Watchdog Counter Value" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_CCCR" acronym="MCAN2_CFG_CCCR" offset="0x218" width="32" description="">
		<bitfield id="TXP" width="1" begin="14" end="14" resetval="0x0" description="Transmit Pause" range="14" rwaccess="RW"/> 
		<bitfield id="EFBI" width="1" begin="13" end="13" resetval="0x0" description="Edge Filtering durign Bus Integration" range="13" rwaccess="RW"/> 
		<bitfield id="PXHD" width="1" begin="12" end="12" resetval="0x0" description="Protocol Exception Handling Disable" range="12" rwaccess="RW"/> 
		<bitfield id="BRSE" width="1" begin="9" end="9" resetval="0x0" description="Bit Rate Switch Enable" range="9" rwaccess="RW"/> 
		<bitfield id="FDOE" width="1" begin="8" end="8" resetval="0x0" description="FD Operation Enable" range="8" rwaccess="RW"/> 
		<bitfield id="TEST" width="1" begin="7" end="7" resetval="0x0" description="Test Mode enable" range="7" rwaccess="RW"/> 
		<bitfield id="DAR" width="1" begin="6" end="6" resetval="0x0" description="Disable Automatic Regransmission" range="6" rwaccess="RW"/> 
		<bitfield id="MON" width="1" begin="5" end="5" resetval="0x0" description="Bus Monitoring Mode" range="5" rwaccess="RW"/> 
		<bitfield id="CSR" width="1" begin="4" end="4" resetval="0x0" description="Clock Stop Request" range="4" rwaccess="RW"/> 
		<bitfield id="CSA" width="1" begin="3" end="3" resetval="0x0" description="Clock Stop Acknowledge" range="3" rwaccess="RO"/> 
		<bitfield id="ASM" width="1" begin="2" end="2" resetval="0x0" description="Restriced Operation Mode" range="2" rwaccess="RW"/> 
		<bitfield id="CCE" width="1" begin="1" end="1" resetval="0x0" description="Configuration Change Enable" range="1" rwaccess="RW"/> 
		<bitfield id="INIT" width="1" begin="0" end="0" resetval="0x1" description="Initialization" range="0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_NBTP" acronym="MCAN2_CFG_NBTP" offset="0x21C" width="32" description="">
		<bitfield id="NSJW" width="7" begin="31" end="25" resetval="0x3" description="Nominal Resynchronization Jump Width" range="31 - 25" rwaccess="RW"/> 
		<bitfield id="NBRP" width="9" begin="24" end="16" resetval="0x0" description="Nominal Baud Rate Prescaler" range="24 - 16" rwaccess="RW"/> 
		<bitfield id="NTSEG1" width="8" begin="15" end="8" resetval="0x10" description="Nominal Time segment before sample point" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="NTSEG2" width="7" begin="6" end="0" resetval="0x3" description="Nominal Time segment after sample point" range="6 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_TSCC" acronym="MCAN2_CFG_TSCC" offset="0x220" width="32" description="">
		<bitfield id="TCP" width="4" begin="19" end="16" resetval="0x0" description="Timestamp Counter Prescaler" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="TSS" width="2" begin="1" end="0" resetval="0x0" description="Timestamp Select" range="1 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_TSCV" acronym="MCAN2_CFG_TSCV" offset="0x224" width="32" description="">
		<bitfield id="TSC" width="16" begin="15" end="0" resetval="0x0" description="Timestamp Counter" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_TOCC" acronym="MCAN2_CFG_TOCC" offset="0x228" width="32" description="">
		<bitfield id="TOP" width="16" begin="31" end="16" resetval="0x65535" description="Timeout Period" range="31 - 16" rwaccess="RW"/> 
		<bitfield id="TOS" width="2" begin="2" end="1" resetval="0x0" description="Timeout Select" range="2 - 1" rwaccess="RW"/> 
		<bitfield id="ETOC" width="1" begin="0" end="0" resetval="0x0" description="Enable Timeout Counter" range="0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_TOCV" acronym="MCAN2_CFG_TOCV" offset="0x22C" width="32" description="">
		<bitfield id="TOC" width="16" begin="15" end="0" resetval="0x65535" description="Timeout Counter" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RES00" acronym="MCAN2_CFG_RES00" offset="0x230" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES01" acronym="MCAN2_CFG_RES01" offset="0x234" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES02" acronym="MCAN2_CFG_RES02" offset="0x238" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES03" acronym="MCAN2_CFG_RES03" offset="0x23C" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_ECR" acronym="MCAN2_CFG_ECR" offset="0x240" width="32" description="">
		<bitfield id="CEL" width="8" begin="23" end="16" resetval="0x0" description="CAN Error Logging" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="RP" width="1" begin="15" end="15" resetval="0x0" description="Recieve Error Passive" range="15" rwaccess="RO"/> 
		<bitfield id="REC" width="7" begin="14" end="8" resetval="0x0" description="Recieve Error Counter" range="14 - 8" rwaccess="RO"/> 
		<bitfield id="TEC" width="8" begin="7" end="0" resetval="0x0" description="Transmit Error Counter" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_PSR" acronym="MCAN2_CFG_PSR" offset="0x244" width="32" description="">
		<bitfield id="TDCV" width="7" begin="22" end="16" resetval="0x0" description="Transmitter Delay Compensation Value" range="22 - 16" rwaccess="RO"/> 
		<bitfield id="PXE" width="1" begin="14" end="14" resetval="0x0" description="Protocol Exception Event" range="14" rwaccess="RO"/> 
		<bitfield id="RFDF" width="1" begin="13" end="13" resetval="0x0" description="Recieved a CAN FD Message" range="13" rwaccess="RO"/> 
		<bitfield id="RBRS" width="1" begin="12" end="12" resetval="0x0" description="BRS flag of last recieved CAN FD Message" range="12" rwaccess="RO"/> 
		<bitfield id="RESI" width="1" begin="11" end="11" resetval="0x0" description="ESI flag of last recieved CAN FD Message" range="11" rwaccess="RO"/> 
		<bitfield id="DLEC" width="3" begin="10" end="8" resetval="0x7" description="Data Phase Last Error Code" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="BO" width="1" begin="7" end="7" resetval="0x0" description="Bus_Off status" range="7" rwaccess="RO"/> 
		<bitfield id="EW" width="1" begin="6" end="6" resetval="0x0" description="Warning Status" range="6" rwaccess="RO"/> 
		<bitfield id="EP" width="1" begin="5" end="5" resetval="0x0" description="Error Passive" range="5" rwaccess="RO"/> 
		<bitfield id="ACT" width="2" begin="4" end="3" resetval="0x0" description="Activity" range="4 - 3" rwaccess="RO"/> 
		<bitfield id="LEC" width="3" begin="2" end="0" resetval="0x7" description="Last Error Code" range="2 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_TDCR" acronym="MCAN2_CFG_TDCR" offset="0x248" width="32" description="">
		<bitfield id="TDCO" width="7" begin="14" end="8" resetval="0x0" description="Transmitter Delay Compensation Offset" range="14 - 8" rwaccess="RW"/> 
		<bitfield id="TDCF" width="7" begin="6" end="0" resetval="0x0" description="Transmitter Delay Compensation Filter Window Length" range="6 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RES04" acronym="MCAN2_CFG_RES04" offset="0x24C" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_IR" acronym="MCAN2_CFG_IR" offset="0x250" width="32" description="">
		<bitfield id="ARA" width="1" begin="29" end="29" resetval="0x0" description="Access to Reserved Address" range="29" rwaccess="RW"/> 
		<bitfield id="PED" width="1" begin="28" end="28" resetval="0x0" description="Protocol Error in data Phase" range="28" rwaccess="RW"/> 
		<bitfield id="PEA" width="1" begin="27" end="27" resetval="0x0" description="Protocol Error in Arbitration Phase" range="27" rwaccess="RW"/> 
		<bitfield id="WDI" width="1" begin="26" end="26" resetval="0x0" description="Watchdog Interrupt" range="26" rwaccess="RW"/> 
		<bitfield id="BO" width="1" begin="25" end="25" resetval="0x0" description="Bus_Off Status" range="25" rwaccess="RW"/> 
		<bitfield id="EW" width="1" begin="24" end="24" resetval="0x0" description="Warning Status" range="24" rwaccess="RW"/> 
		<bitfield id="EP" width="1" begin="23" end="23" resetval="0x0" description="Error Passive" range="23" rwaccess="RW"/> 
		<bitfield id="ELO" width="1" begin="22" end="22" resetval="0x0" description="Error Logging Overflow" range="22" rwaccess="RW"/> 
		<bitfield id="BEU" width="1" begin="21" end="21" resetval="0x0" description="Bit Error Uncorrected" range="21" rwaccess="RW"/> 
		<bitfield id="BEC" width="1" begin="20" end="20" resetval="0x0" description="Bit Error Corrected" range="20" rwaccess="RW"/> 
		<bitfield id="DRX" width="1" begin="19" end="19" resetval="0x0" description="Message stored to Dedicated Rx Buffer" range="19" rwaccess="RW"/> 
		<bitfield id="TOO" width="1" begin="18" end="18" resetval="0x0" description="Timeout Occurred" range="18" rwaccess="RW"/> 
		<bitfield id="MRAF" width="1" begin="17" end="17" resetval="0x0" description="Message RAM Access Failure" range="17" rwaccess="RW"/> 
		<bitfield id="TSW" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Wraparound" range="16" rwaccess="RW"/> 
		<bitfield id="TEFL" width="1" begin="15" end="15" resetval="0x0" description="Tx Event FIFO Element Lost" range="15" rwaccess="RW"/> 
		<bitfield id="TEFF" width="1" begin="14" end="14" resetval="0x0" description="Tx Event FIFO Full" range="14" rwaccess="RW"/> 
		<bitfield id="TEFW" width="1" begin="13" end="13" resetval="0x0" description="Tx Event FIFO Watermark Reached" range="13" rwaccess="RW"/> 
		<bitfield id="TEFN" width="1" begin="12" end="12" resetval="0x0" description="Tx Event FIFO New Entry" range="12" rwaccess="RW"/> 
		<bitfield id="TFE" width="1" begin="11" end="11" resetval="0x0" description="Tx FIFO Empty" range="11" rwaccess="RW"/> 
		<bitfield id="TCF" width="1" begin="10" end="10" resetval="0x0" description="Transmission Cancellation Finished" range="10" rwaccess="RW"/> 
		<bitfield id="TC" width="1" begin="9" end="9" resetval="0x0" description="Transmission Complete" range="9" rwaccess="RW"/> 
		<bitfield id="HPM" width="1" begin="8" end="8" resetval="0x0" description="High Priority Message" range="8" rwaccess="RW"/> 
		<bitfield id="RF1L" width="1" begin="7" end="7" resetval="0x0" description="Rx FIFO 1 Message Lost" range="7" rwaccess="RW"/> 
		<bitfield id="RF1F" width="1" begin="6" end="6" resetval="0x0" description="Rx FIFO 1 Full" range="6" rwaccess="RW"/> 
		<bitfield id="RF1W" width="1" begin="5" end="5" resetval="0x0" description="Rx FIFO 1 Watermark Reached" range="5" rwaccess="RW"/> 
		<bitfield id="RF1N" width="1" begin="4" end="4" resetval="0x0" description="Rx FIFO 1 New Message" range="4" rwaccess="RW"/> 
		<bitfield id="RF0L" width="1" begin="3" end="3" resetval="0x0" description="Rx FIFO 0 Message Lost" range="3" rwaccess="RW"/> 
		<bitfield id="RF0F" width="1" begin="2" end="2" resetval="0x0" description="Rx FIFO 0 Full" range="2" rwaccess="RW"/> 
		<bitfield id="RF0W" width="1" begin="1" end="1" resetval="0x0" description="Rx FIFO 0 Watermark Reached" range="1" rwaccess="RW"/> 
		<bitfield id="RF0N" width="1" begin="0" end="0" resetval="0x0" description="Rx FIFO 0 New Message" range="0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_IE" acronym="MCAN2_CFG_IE" offset="0x254" width="32" description="">
		<bitfield id="ARAE" width="1" begin="29" end="29" resetval="0x0" description="Accees to Reserve Address Interrupt Enable" range="29" rwaccess="RW"/> 
		<bitfield id="PEDE" width="1" begin="28" end="28" resetval="0x0" description="Protocol Error in Data Phase Interrupt Enable" range="28" rwaccess="RW"/> 
		<bitfield id="PEAE" width="1" begin="27" end="27" resetval="0x0" description="Protocol Error in Arbitration Phase Interrupt Enable" range="27" rwaccess="RW"/> 
		<bitfield id="WDIE" width="1" begin="26" end="26" resetval="0x0" description="Watchdog Interrupt Enable" range="26" rwaccess="RW"/> 
		<bitfield id="BOE" width="1" begin="25" end="25" resetval="0x0" description="Bus_Off Status Interrupt Enable" range="25" rwaccess="RW"/> 
		<bitfield id="EWE" width="1" begin="24" end="24" resetval="0x0" description="Warning Status Interrupt Enable" range="24" rwaccess="RW"/> 
		<bitfield id="EPE" width="1" begin="23" end="23" resetval="0x0" description="Error Passive Interrupt Enable" range="23" rwaccess="RW"/> 
		<bitfield id="ELOE" width="1" begin="22" end="22" resetval="0x0" description="Error Logging Overflow Interrupt Enable" range="22" rwaccess="RW"/> 
		<bitfield id="BEUE" width="1" begin="21" end="21" resetval="0x0" description="Bit Error Uncorrected Interrupt Enable" range="21" rwaccess="RW"/> 
		<bitfield id="BECE" width="1" begin="20" end="20" resetval="0x0" description="Bit Error Corrected Interrupt Enable" range="20" rwaccess="RW"/> 
		<bitfield id="DRX" width="1" begin="19" end="19" resetval="0x0" description="Message stored to Dedicated Rx Buffer Interrupt Enable" range="19" rwaccess="RW"/> 
		<bitfield id="TOOE" width="1" begin="18" end="18" resetval="0x0" description="Timeout Occurred Interrupt Enable" range="18" rwaccess="RW"/> 
		<bitfield id="MRAFE" width="1" begin="17" end="17" resetval="0x0" description="Message RAM Access Failure Interrupt Enable" range="17" rwaccess="RW"/> 
		<bitfield id="TSWE" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Wraparound Interrupt Enable" range="16" rwaccess="RW"/> 
		<bitfield id="TEFLE" width="1" begin="15" end="15" resetval="0x0" description="Tx Event FIFO Event Lost Interrupt Enable" range="15" rwaccess="RW"/> 
		<bitfield id="TEFFE" width="1" begin="14" end="14" resetval="0x0" description="Tx Event FIFO Full Interrupt Enable" range="14" rwaccess="RW"/> 
		<bitfield id="TEFWE" width="1" begin="13" end="13" resetval="0x0" description="Tx Event FIFO Watermark Reached Interrupt enable" range="13" rwaccess="RW"/> 
		<bitfield id="TEFNE" width="1" begin="12" end="12" resetval="0x0" description="Tx Event FIFO New Entry Interrupt Enable" range="12" rwaccess="RW"/> 
		<bitfield id="TFEE" width="1" begin="11" end="11" resetval="0x0" description="Tx FIFO Empty Interrupt Enable" range="11" rwaccess="RW"/> 
		<bitfield id="TCFE" width="1" begin="10" end="10" resetval="0x0" description="Transmission Cancellation Finishied Interrupt Enable" range="10" rwaccess="RW"/> 
		<bitfield id="TCE" width="1" begin="9" end="9" resetval="0x0" description="Transmission Completed Interrupt Enable" range="9" rwaccess="RW"/> 
		<bitfield id="HPME" width="1" begin="8" end="8" resetval="0x0" description="High Priority message Interrupt Enable" range="8" rwaccess="RW"/> 
		<bitfield id="RF1LE" width="1" begin="7" end="7" resetval="0x0" description="rx FIFO 1 Message Lost Interrupt Enable" range="7" rwaccess="RW"/> 
		<bitfield id="RF1FE" width="1" begin="6" end="6" resetval="0x0" description="Rx FIFO 1 Full Interrupt Enable" range="6" rwaccess="RW"/> 
		<bitfield id="RF1WE" width="1" begin="5" end="5" resetval="0x0" description="Rx FIFO 1 Watermark Reached Interrupt Enable" range="5" rwaccess="RW"/> 
		<bitfield id="RF1NE" width="1" begin="4" end="4" resetval="0x0" description="Rx FIFO 1 New Message Interrupt Enable" range="4" rwaccess="RW"/> 
		<bitfield id="RF0LE" width="1" begin="3" end="3" resetval="0x0" description="Rx FIFO 0 Message Lost Interrupt Enable" range="3" rwaccess="RW"/> 
		<bitfield id="RF0FE" width="1" begin="2" end="2" resetval="0x0" description="Rx FIFO 0 Full Interrupt Enable" range="2" rwaccess="RW"/> 
		<bitfield id="RF0WE" width="1" begin="1" end="1" resetval="0x0" description="Rx FIFO 0 Watermark Reached Interrupt Enable" range="1" rwaccess="RW"/> 
		<bitfield id="RF0NE" width="1" begin="0" end="0" resetval="0x0" description="Rx FIFO 0 New Message Interrupt Enable" range="0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_ILS" acronym="MCAN2_CFG_ILS" offset="0x258" width="32" description="">
		<bitfield id="ARAL" width="1" begin="29" end="29" resetval="0x0" description="Accees to Reserve Address Interrupt Line" range="29" rwaccess="RW"/> 
		<bitfield id="PEDL" width="1" begin="28" end="28" resetval="0x0" description="Protocol Error in Data Phase Interrupt Line" range="28" rwaccess="RW"/> 
		<bitfield id="PEAL" width="1" begin="27" end="27" resetval="0x0" description="Protocol Error in Arbitration Phase Interrupt Line" range="27" rwaccess="RW"/> 
		<bitfield id="WDIL" width="1" begin="26" end="26" resetval="0x0" description="Watchdog Interrupt Line" range="26" rwaccess="RW"/> 
		<bitfield id="BOL" width="1" begin="25" end="25" resetval="0x0" description="Bus_Off Status Interrupt Line" range="25" rwaccess="RW"/> 
		<bitfield id="EWL" width="1" begin="24" end="24" resetval="0x0" description="Warning Status Interrupt Line" range="24" rwaccess="RW"/> 
		<bitfield id="EPL" width="1" begin="23" end="23" resetval="0x0" description="Error Passive Interrupt Line" range="23" rwaccess="RW"/> 
		<bitfield id="ELOL" width="1" begin="22" end="22" resetval="0x0" description="Error Logging Overflow Interrupt Line" range="22" rwaccess="RW"/> 
		<bitfield id="BEUL" width="1" begin="21" end="21" resetval="0x0" description="Bit Error Uncorrected Interrupt Line" range="21" rwaccess="RW"/> 
		<bitfield id="BECL" width="1" begin="20" end="20" resetval="0x0" description="Bit Error Corrected Interrupt Line" range="20" rwaccess="RW"/> 
		<bitfield id="DRXL" width="1" begin="19" end="19" resetval="0x0" description="Message stored to Dedicated Rx Buffer Interrupt Line" range="19" rwaccess="RW"/> 
		<bitfield id="TOOL" width="1" begin="18" end="18" resetval="0x0" description="Timeout Occurred Interrupt Line" range="18" rwaccess="RW"/> 
		<bitfield id="MRAFL" width="1" begin="17" end="17" resetval="0x0" description="Message RAM Access Failure Interrupt Line" range="17" rwaccess="RW"/> 
		<bitfield id="TSWL" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Wraparound Interrupt Line" range="16" rwaccess="RW"/> 
		<bitfield id="TEFLL" width="1" begin="15" end="15" resetval="0x0" description="Tx Event FIFO Event Lost Interrupt Line" range="15" rwaccess="RW"/> 
		<bitfield id="TEFFL" width="1" begin="14" end="14" resetval="0x0" description="Tx Event FIFO Full Interrupt Line" range="14" rwaccess="RW"/> 
		<bitfield id="TEFWL" width="1" begin="13" end="13" resetval="0x0" description="Tx Event FIFO Watermark Reached Interrupt Line" range="13" rwaccess="RW"/> 
		<bitfield id="TEFNL" width="1" begin="12" end="12" resetval="0x0" description="Tx Event FIFO New Entry Interrupt Line" range="12" rwaccess="RW"/> 
		<bitfield id="TFEL" width="1" begin="11" end="11" resetval="0x0" description="Tx FIFO Empty Interrupt Line" range="11" rwaccess="RW"/> 
		<bitfield id="TCFL" width="1" begin="10" end="10" resetval="0x0" description="Transmission Cancellation Finishied Interrupt Line" range="10" rwaccess="RW"/> 
		<bitfield id="TCL" width="1" begin="9" end="9" resetval="0x0" description="Transmission Completed Interrupt Line" range="9" rwaccess="RW"/> 
		<bitfield id="HPML" width="1" begin="8" end="8" resetval="0x0" description="High Priority message Interrupt Line" range="8" rwaccess="RW"/> 
		<bitfield id="RF1LL" width="1" begin="7" end="7" resetval="0x0" description="rx FIFO 1 Message Lost Interrupt Line" range="7" rwaccess="RW"/> 
		<bitfield id="RF1FL" width="1" begin="6" end="6" resetval="0x0" description="Rx FIFO 1 Full Interrupt Line" range="6" rwaccess="RW"/> 
		<bitfield id="RF1WL" width="1" begin="5" end="5" resetval="0x0" description="Rx FIFO 1 Watermark Reached Interrupt Line" range="5" rwaccess="RW"/> 
		<bitfield id="RF1NL" width="1" begin="4" end="4" resetval="0x0" description="Rx FIFO 1 New Message Interrupt Line" range="4" rwaccess="RW"/> 
		<bitfield id="RF0LL" width="1" begin="3" end="3" resetval="0x0" description="Rx FIFO 0 Message Lost Interrupt Line" range="3" rwaccess="RW"/> 
		<bitfield id="RF0FL" width="1" begin="2" end="2" resetval="0x0" description="Rx FIFO 0 Full Interrupt Line" range="2" rwaccess="RW"/> 
		<bitfield id="RF0WL" width="1" begin="1" end="1" resetval="0x0" description="Rx FIFO 0 Watermark Reached Interrupt Line" range="1" rwaccess="RW"/> 
		<bitfield id="RF0NL" width="1" begin="0" end="0" resetval="0x0" description="Rx FIFO 0 New Message Interrupt Line" range="0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_ILE" acronym="MCAN2_CFG_ILE" offset="0x25C" width="32" description="">
		<bitfield id="EINT1" width="1" begin="1" end="1" resetval="0x0" description="Enable Interrupt Line 1" range="1" rwaccess="RW"/> 
		<bitfield id="EINT0" width="1" begin="0" end="0" resetval="0x0" description="Enable Interrupt Line 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RES05" acronym="MCAN2_CFG_RES05" offset="0x260" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES06" acronym="MCAN2_CFG_RES06" offset="0x264" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES07" acronym="MCAN2_CFG_RES07" offset="0x268" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES08" acronym="MCAN2_CFG_RES08" offset="0x26C" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES09" acronym="MCAN2_CFG_RES09" offset="0x270" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES10" acronym="MCAN2_CFG_RES10" offset="0x274" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES11" acronym="MCAN2_CFG_RES11" offset="0x278" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES12" acronym="MCAN2_CFG_RES12" offset="0x27C" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_GFC" acronym="MCAN2_CFG_GFC" offset="0x280" width="32" description="">
		<bitfield id="ANFS" width="2" begin="5" end="4" resetval="0x0" description="Accept Non-matching Frames Standard" range="5 - 4" rwaccess="RW"/> 
		<bitfield id="ANFE" width="2" begin="3" end="2" resetval="0x0" description="Accept Non-matching Frames Extended" range="3 - 2" rwaccess="RW"/> 
		<bitfield id="RRFS" width="1" begin="1" end="1" resetval="0x0" description="reject Remote Frames Standard" range="1" rwaccess="RW"/> 
		<bitfield id="RRFE" width="1" begin="0" end="0" resetval="0x0" description="reject Remote Frames Extended" range="0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_SIDFC" acronym="MCAN2_CFG_SIDFC" offset="0x284" width="32" description="">
		<bitfield id="LSS_S" width="8" begin="23" end="16" resetval="0x0" description="List Size Standard" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="FLSSA_S" width="14" begin="15" end="2" resetval="0x0" description="Filter List Standard Start Address" range="15 - 2" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_XIDFC" acronym="MCAN2_CFG_XIDFC" offset="0x288" width="32" description="">
		<bitfield id="LSS_X" width="8" begin="23" end="16" resetval="0x0" description="List Size Standard" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="FLSSA_X" width="14" begin="15" end="2" resetval="0x0" description="Filter List Standard Start Address" range="15 - 2" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RES13" acronym="MCAN2_CFG_RES13" offset="0x28C" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_XIDAM" acronym="MCAN2_CFG_XIDAM" offset="0x290" width="32" description="">
		<bitfield id="EIDM" width="29" begin="28" end="0" resetval="0x536870911" description="Extended ID Mask" range="28 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_HPMS" acronym="MCAN2_CFG_HPMS" offset="0x294" width="32" description="">
		<bitfield id="FLST" width="1" begin="15" end="15" resetval="0x0" description="Filter List" range="15" rwaccess="RO"/> 
		<bitfield id="FIDX" width="7" begin="14" end="8" resetval="0x0" description="Filter Index" range="14 - 8" rwaccess="RO"/> 
		<bitfield id="MSI" width="2" begin="7" end="6" resetval="0x0" description="Message Storeage Indicator" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="BIDX" width="6" begin="5" end="0" resetval="0x0" description="Buffer Index" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_NDAT1" acronym="MCAN2_CFG_NDAT1" offset="0x298" width="32" description="">
		<bitfield id="ND0_31" width="32" begin="31" end="0" resetval="0x0" description="New Data 0-31" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_NDAT2" acronym="MCAN2_CFG_NDAT2" offset="0x29C" width="32" description="">
		<bitfield id="ND32_63" width="32" begin="31" end="0" resetval="0x0" description="New Data 32-63" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RXF0C" acronym="MCAN2_CFG_RXF0C" offset="0x2A0" width="32" description="">
		<bitfield id="F0OM" width="1" begin="31" end="31" resetval="0x0" description="Rx FIFO 0 Operation Mode" range="31" rwaccess="RW"/> 
		<bitfield id="F0WM" width="7" begin="30" end="24" resetval="0x0" description="Rx FIFO 0 Watermark" range="30 - 24" rwaccess="RW"/> 
		<bitfield id="F0S" width="7" begin="22" end="16" resetval="0x0" description="Rx FIFO 0 Size" range="22 - 16" rwaccess="RW"/> 
		<bitfield id="F0SA" width="13" begin="14" end="2" resetval="0x0" description="Rx FIFO 0 Start Address" range="14 - 2" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RXF0S" acronym="MCAN2_CFG_RXF0S" offset="0x2A4" width="32" description="">
		<bitfield id="RF0L" width="1" begin="25" end="25" resetval="0x0" description="Rx FIFO 0 Message Lost" range="25" rwaccess="RO"/> 
		<bitfield id="F0F" width="1" begin="24" end="24" resetval="0x0" description="Rx FIFO 0 Full" range="24" rwaccess="RO"/> 
		<bitfield id="F0PI" width="6" begin="21" end="16" resetval="0x0" description="Rx FIFO 0 Put Index" range="21 - 16" rwaccess="RO"/> 
		<bitfield id="F0GI" width="6" begin="13" end="8" resetval="0x0" description="Rx FIFO 0 Get Index" range="13 - 8" rwaccess="RO"/> 
		<bitfield id="F0FL" width="7" begin="6" end="0" resetval="0x0" description="Rx FIFO 0 Fill Level" range="6 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_RXF0A" acronym="MCAN2_CFG_RXF0A" offset="0x2A8" width="32" description="">
		<bitfield id="F0AI" width="6" begin="5" end="0" resetval="0x0" description="Rx FIFO 0 Acknowledge Index" range="5 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RXBC" acronym="MCAN2_CFG_RXBC" offset="0x2AC" width="32" description="">
		<bitfield id="RBSA" width="14" begin="15" end="2" resetval="0x0" description="Rx Buffer Start Address" range="15 - 2" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RXF1C" acronym="MCAN2_CFG_RXF1C" offset="0x2B0" width="32" description="">
		<bitfield id="F1OM" width="1" begin="31" end="31" resetval="0x0" description="Rx FIFO 0 Operation Mode" range="31" rwaccess="RW"/> 
		<bitfield id="F1WM" width="7" begin="30" end="24" resetval="0x0" description="Rx FIFO 0 Watermark" range="30 - 24" rwaccess="RW"/> 
		<bitfield id="F1S" width="7" begin="22" end="16" resetval="0x0" description="Rx FIFO 0 Size" range="22 - 16" rwaccess="RW"/> 
		<bitfield id="F1SA" width="13" begin="14" end="2" resetval="0x0" description="Rx FIFO 0 Start Address" range="14 - 2" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RXF1S" acronym="MCAN2_CFG_RXF1S" offset="0x2B4" width="32" description="">
		<bitfield id="RF1L" width="1" begin="25" end="25" resetval="0x0" description="Rx FIFO 0 Message Lost" range="25" rwaccess="RO"/> 
		<bitfield id="F1F" width="1" begin="24" end="24" resetval="0x0" description="Rx FIFO 0 Full" range="24" rwaccess="RO"/> 
		<bitfield id="F1PI" width="6" begin="21" end="16" resetval="0x0" description="Rx FIFO 0 Put Index" range="21 - 16" rwaccess="RO"/> 
		<bitfield id="F1GI" width="6" begin="13" end="8" resetval="0x0" description="Rx FIFO 0 Get Index" range="13 - 8" rwaccess="RO"/> 
		<bitfield id="F1FL" width="7" begin="6" end="0" resetval="0x0" description="Rx FIFO 0 Fill Level" range="6 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_RXF1A" acronym="MCAN2_CFG_RXF1A" offset="0x2B8" width="32" description="">
		<bitfield id="F1AI" width="6" begin="5" end="0" resetval="0x0" description="Rx FIFO 0 Acknowledge Index" range="5 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RXESC" acronym="MCAN2_CFG_RXESC" offset="0x2BC" width="32" description="">
		<bitfield id="RBDS" width="3" begin="10" end="8" resetval="0x0" description="Rx Buffer data Field Size" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="F1DS" width="3" begin="6" end="4" resetval="0x0" description="Rx FIFO 1 Data Field Size" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="F0DS" width="3" begin="2" end="0" resetval="0x0" description="Rx FIFO 0 Data Field Size" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_TXBC" acronym="MCAN2_CFG_TXBC" offset="0x2C0" width="32" description="">
		<bitfield id="TFQM" width="1" begin="30" end="30" resetval="0x0" description="Tx FIFO/Queue Mode" range="30" rwaccess="RO"/> 
		<bitfield id="TFQS" width="6" begin="29" end="24" resetval="0x0" description="Transmit FIFO/Queue Size" range="29 - 24" rwaccess="RO"/> 
		<bitfield id="NDTB" width="6" begin="21" end="16" resetval="0x0" description="Number of Dedicated Transmit Buffers" range="21 - 16" rwaccess="RO"/> 
		<bitfield id="TBSA" width="14" begin="15" end="2" resetval="0x0" description="Tx Buffers Start Address" range="15 - 2" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_TXFQS" acronym="MCAN2_CFG_TXFQS" offset="0x2C4" width="32" description="">
		<bitfield id="TFQF" width="1" begin="21" end="21" resetval="0x0" description="Tx FIFO/Queue Full" range="21" rwaccess="RO"/> 
		<bitfield id="TFQPI" width="5" begin="20" end="16" resetval="0x0" description="Tx FIFO/Queue Put Index" range="20 - 16" rwaccess="RO"/> 
		<bitfield id="TFGI" width="5" begin="12" end="8" resetval="0x0" description="Tx Queue Get Index" range="12 - 8" rwaccess="RO"/> 
		<bitfield id="TFFL" width="6" begin="5" end="0" resetval="0x0" description="Tx FIFO Free Level" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_TXESC" acronym="MCAN2_CFG_TXESC" offset="0x2C8" width="32" description="">
		<bitfield id="TBDS" width="3" begin="2" end="0" resetval="0x0" description="Tx Buffer Data Field Size" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_TXBRP" acronym="MCAN2_CFG_TXBRP" offset="0x2CC" width="32" description="">
		<bitfield id="TRP" width="32" begin="31" end="0" resetval="0x0" description="Transmission Request Pending" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_TXBAR" acronym="MCAN2_CFG_TXBAR" offset="0x2D0" width="32" description="">
		<bitfield id="AR" width="32" begin="31" end="0" resetval="0x0" description="Add request" range="31 - 0" rwaccess="RW
	  			 W0TOCLR"/>
	</register>
	<register id="MCAN2_CFG_TXBCR" acronym="MCAN2_CFG_TXBCR" offset="0x2D4" width="32" description="">
		<bitfield id="CR" width="32" begin="31" end="0" resetval="0x0" description="Cancellation Request" range="31 - 0" rwaccess="RW
	  			 W0TOCLR"/>
	</register>
	<register id="MCAN2_CFG_TXBTO" acronym="MCAN2_CFG_TXBTO" offset="0x2D8" width="32" description="">
		<bitfield id="TO" width="32" begin="31" end="0" resetval="0x0" description="Transmission Occurred" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_TXBCF" acronym="MCAN2_CFG_TXBCF" offset="0x2DC" width="32" description="">
		<bitfield id="CF" width="32" begin="31" end="0" resetval="0x0" description="Cancellation Finished" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_TXBTIE" acronym="MCAN2_CFG_TXBTIE" offset="0x2E0" width="32" description="">
		<bitfield id="TIE" width="32" begin="31" end="0" resetval="0x0" description="Transmission Interrupt Enable" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_TXBCIE" acronym="MCAN2_CFG_TXBCIE" offset="0x2E4" width="32" description="">
		<bitfield id="CFIE" width="32" begin="31" end="0" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_RES14" acronym="MCAN2_CFG_RES14" offset="0x2E8" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_RES15" acronym="MCAN2_CFG_RES15" offset="0x2EC" width="32" description="">
		
	</register>
	<register id="MCAN2_CFG_TXEFC" acronym="MCAN2_CFG_TXEFC" offset="0x2F0" width="32" description="">
		<bitfield id="EFWM" width="6" begin="29" end="24" resetval="0x0" description="Event FIFO Watermark" range="29 - 24" rwaccess="RW"/> 
		<bitfield id="EFS" width="6" begin="21" end="16" resetval="0x0" description="Event FIFO Size" range="21 - 16" rwaccess="RW"/> 
		<bitfield id="EFSA" width="14" begin="15" end="2" resetval="0x0" description="Event FIFO Start Address" range="15 - 2" rwaccess="RW"/>
	</register>
	<register id="MCAN2_CFG_TXEFS" acronym="MCAN2_CFG_TXEFS" offset="0x2F4" width="32" description="">
		<bitfield id="TEFL" width="1" begin="25" end="25" resetval="0x0" description="Tx Event FIFO Element Lost" range="25" rwaccess="RO"/> 
		<bitfield id="EFF" width="1" begin="24" end="24" resetval="0x0" description="Event FIFO Full" range="24" rwaccess="RO"/> 
		<bitfield id="EFPI" width="5" begin="20" end="16" resetval="0x0" description="Event FIFO Put Index" range="20 - 16" rwaccess="RO"/> 
		<bitfield id="EFGI" width="5" begin="12" end="8" resetval="0x0" description="Event FIFO Get Index" range="12 - 8" rwaccess="RO"/> 
		<bitfield id="EFFL" width="6" begin="5" end="0" resetval="0x0" description="Event FIFO FIll Level" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_TXEFA" acronym="MCAN2_CFG_TXEFA" offset="0x2F8" width="32" description="">
		<bitfield id="EFAI" width="5" begin="4" end="0" resetval="0x0" description="Event FIFO Acknowledge Index" range="4 - 0" rwaccess="RO"/>
	</register>
	<register id="MCAN2_CFG_RES16" acronym="MCAN2_CFG_RES16" offset="0x2FC" width="32" description="">
		
	</register>
</module>