Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2018
design__instance__area,24129.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002679011959116906
power__switching__total,0.00006761270924471319
power__leakage__total,5.128983957547462E-7
power__total,0.0003360268019605428
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2654055383921239
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2656787087750587
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09785839082715947
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.016601276379038
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.097858
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.726725
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2818710622469871
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2821182534104109
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5916909907286383
timing__setup__ws__corner:nom_slow_1p08V_125C,8.699739841431281
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.591691
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.867019
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2716372204055889
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.271896207688983
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28296021882052347
timing__setup__ws__corner:nom_typ_1p20V_25C,10.631908099288136
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.282960
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.678020
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2654055383921239
clock__skew__worst_setup,0.2656787087750587
timing__hold__ws,0.09785839082715947
timing__setup__ws,8.699739841431281
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.097858
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.867019
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,2018
design__instance__area__stdcell,24129.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.833741
design__instance__utilization__stdcell,0.833741
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,25.4016
design__instance__count__class:inverter,45
design__instance__area__class:inverter,259.459
design__instance__count__class:sequential_cell,72
design__instance__area__class:sequential_cell,3396.56
design__instance__count__class:multi_input_combinational_cell,1615
design__instance__area__class:multi_input_combinational_cell,16841.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,258
design__instance__area__class:timing_repair_buffer,3409.26
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,48675
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,43.5456
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,117
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2101
route__net__special,2
route__drc_errors__iter:0,2076
route__wirelength__iter:0,56702
route__drc_errors__iter:1,1292
route__wirelength__iter:1,56258
route__drc_errors__iter:2,1293
route__wirelength__iter:2,56215
route__drc_errors__iter:3,240
route__wirelength__iter:3,55398
route__drc_errors__iter:4,76
route__wirelength__iter:4,55369
route__drc_errors__iter:5,26
route__wirelength__iter:5,55371
route__drc_errors__iter:6,10
route__wirelength__iter:6,55388
route__drc_errors__iter:7,0
route__wirelength__iter:7,55387
route__drc_errors,0
route__wirelength,55387
route__vias,15169
route__vias__singlecut,15169
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,346.395
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,55
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,55
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,55
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,55
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000119491
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000106317
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000420235
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000106317
design_powergrid__voltage__worst,0.0000106317
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000119491
design_powergrid__drop__worst__net:VPWR,0.0000119491
design_powergrid__voltage__worst__net:VGND,0.0000106317
design_powergrid__drop__worst__net:VGND,0.0000106317
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000041799999999999997896712837508470528291582013480365276336669921875
ir__drop__worst,0.000011899999999999999567381649134834020742346183396875858306884765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
