$date
	Sat Jun 21 23:16:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Counter $end
$var wire 7 ! count [6:0] $end
$var reg 1 " clk $end
$var reg 1 # res $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # res $end
$var reg 7 $ count [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#10
b0 !
b0 $
1"
#20
0#
0"
#30
b1 !
b1 $
1"
#40
0"
#50
b10 !
b10 $
1"
#60
0"
#70
b11 !
b11 $
1"
#80
0"
#90
b100 !
b100 $
1"
#100
0"
