/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE3_EDMA0_QM_REGS_H_
#define ASIC_REG_DCORE3_EDMA0_QM_REGS_H_

/*
 *****************************************
 *   DCORE3_EDMA0_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE3_EDMA0_QM_GLBL_CFG0 0x47CA000

#define mmDCORE3_EDMA0_QM_GLBL_CFG1 0x47CA004

#define mmDCORE3_EDMA0_QM_GLBL_CFG2 0x47CA008

#define mmDCORE3_EDMA0_QM_GLBL_ERR_CFG 0x47CA00C

#define mmDCORE3_EDMA0_QM_GLBL_ERR_CFG1 0x47CA010

#define mmDCORE3_EDMA0_QM_GLBL_ERR_ARC_HALT_EN 0x47CA014

#define mmDCORE3_EDMA0_QM_GLBL_AXCACHE 0x47CA018

#define mmDCORE3_EDMA0_QM_GLBL_STS0 0x47CA01C

#define mmDCORE3_EDMA0_QM_GLBL_STS1 0x47CA020

#define mmDCORE3_EDMA0_QM_GLBL_ERR_STS_0 0x47CA024

#define mmDCORE3_EDMA0_QM_GLBL_ERR_STS_1 0x47CA028

#define mmDCORE3_EDMA0_QM_GLBL_ERR_STS_2 0x47CA02C

#define mmDCORE3_EDMA0_QM_GLBL_ERR_STS_3 0x47CA030

#define mmDCORE3_EDMA0_QM_GLBL_ERR_STS_4 0x47CA034

#define mmDCORE3_EDMA0_QM_GLBL_ERR_MSG_EN_0 0x47CA038

#define mmDCORE3_EDMA0_QM_GLBL_ERR_MSG_EN_1 0x47CA03C

#define mmDCORE3_EDMA0_QM_GLBL_ERR_MSG_EN_2 0x47CA040

#define mmDCORE3_EDMA0_QM_GLBL_ERR_MSG_EN_3 0x47CA044

#define mmDCORE3_EDMA0_QM_GLBL_ERR_MSG_EN_4 0x47CA048

#define mmDCORE3_EDMA0_QM_GLBL_PROT 0x47CA04C

#define mmDCORE3_EDMA0_QM_PQ_BASE_LO_0 0x47CA050

#define mmDCORE3_EDMA0_QM_PQ_BASE_LO_1 0x47CA054

#define mmDCORE3_EDMA0_QM_PQ_BASE_LO_2 0x47CA058

#define mmDCORE3_EDMA0_QM_PQ_BASE_LO_3 0x47CA05C

#define mmDCORE3_EDMA0_QM_PQ_BASE_HI_0 0x47CA060

#define mmDCORE3_EDMA0_QM_PQ_BASE_HI_1 0x47CA064

#define mmDCORE3_EDMA0_QM_PQ_BASE_HI_2 0x47CA068

#define mmDCORE3_EDMA0_QM_PQ_BASE_HI_3 0x47CA06C

#define mmDCORE3_EDMA0_QM_PQ_SIZE_0 0x47CA070

#define mmDCORE3_EDMA0_QM_PQ_SIZE_1 0x47CA074

#define mmDCORE3_EDMA0_QM_PQ_SIZE_2 0x47CA078

#define mmDCORE3_EDMA0_QM_PQ_SIZE_3 0x47CA07C

#define mmDCORE3_EDMA0_QM_PQ_PI_0 0x47CA080

#define mmDCORE3_EDMA0_QM_PQ_PI_1 0x47CA084

#define mmDCORE3_EDMA0_QM_PQ_PI_2 0x47CA088

#define mmDCORE3_EDMA0_QM_PQ_PI_3 0x47CA08C

#define mmDCORE3_EDMA0_QM_PQ_CI_0 0x47CA090

#define mmDCORE3_EDMA0_QM_PQ_CI_1 0x47CA094

#define mmDCORE3_EDMA0_QM_PQ_CI_2 0x47CA098

#define mmDCORE3_EDMA0_QM_PQ_CI_3 0x47CA09C

#define mmDCORE3_EDMA0_QM_PQ_CFG0_0 0x47CA0A0

#define mmDCORE3_EDMA0_QM_PQ_CFG0_1 0x47CA0A4

#define mmDCORE3_EDMA0_QM_PQ_CFG0_2 0x47CA0A8

#define mmDCORE3_EDMA0_QM_PQ_CFG0_3 0x47CA0AC

#define mmDCORE3_EDMA0_QM_PQ_CFG1_0 0x47CA0B0

#define mmDCORE3_EDMA0_QM_PQ_CFG1_1 0x47CA0B4

#define mmDCORE3_EDMA0_QM_PQ_CFG1_2 0x47CA0B8

#define mmDCORE3_EDMA0_QM_PQ_CFG1_3 0x47CA0BC

#define mmDCORE3_EDMA0_QM_PQ_STS0_0 0x47CA0C0

#define mmDCORE3_EDMA0_QM_PQ_STS0_1 0x47CA0C4

#define mmDCORE3_EDMA0_QM_PQ_STS0_2 0x47CA0C8

#define mmDCORE3_EDMA0_QM_PQ_STS0_3 0x47CA0CC

#define mmDCORE3_EDMA0_QM_PQ_STS1_0 0x47CA0D0

#define mmDCORE3_EDMA0_QM_PQ_STS1_1 0x47CA0D4

#define mmDCORE3_EDMA0_QM_PQ_STS1_2 0x47CA0D8

#define mmDCORE3_EDMA0_QM_PQ_STS1_3 0x47CA0DC

#define mmDCORE3_EDMA0_QM_CQ_CFG0_0 0x47CA0E0

#define mmDCORE3_EDMA0_QM_CQ_CFG0_1 0x47CA0E4

#define mmDCORE3_EDMA0_QM_CQ_CFG0_2 0x47CA0E8

#define mmDCORE3_EDMA0_QM_CQ_CFG0_3 0x47CA0EC

#define mmDCORE3_EDMA0_QM_CQ_CFG0_4 0x47CA0F0

#define mmDCORE3_EDMA0_QM_CQ_STS0_0 0x47CA0F4

#define mmDCORE3_EDMA0_QM_CQ_STS0_1 0x47CA0F8

#define mmDCORE3_EDMA0_QM_CQ_STS0_2 0x47CA0FC

#define mmDCORE3_EDMA0_QM_CQ_STS0_3 0x47CA100

#define mmDCORE3_EDMA0_QM_CQ_STS0_4 0x47CA104

#define mmDCORE3_EDMA0_QM_CQ_CFG1_0 0x47CA108

#define mmDCORE3_EDMA0_QM_CQ_CFG1_1 0x47CA10C

#define mmDCORE3_EDMA0_QM_CQ_CFG1_2 0x47CA110

#define mmDCORE3_EDMA0_QM_CQ_CFG1_3 0x47CA114

#define mmDCORE3_EDMA0_QM_CQ_CFG1_4 0x47CA118

#define mmDCORE3_EDMA0_QM_CQ_STS1_0 0x47CA11C

#define mmDCORE3_EDMA0_QM_CQ_STS1_1 0x47CA120

#define mmDCORE3_EDMA0_QM_CQ_STS1_2 0x47CA124

#define mmDCORE3_EDMA0_QM_CQ_STS1_3 0x47CA128

#define mmDCORE3_EDMA0_QM_CQ_STS1_4 0x47CA12C

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_0 0x47CA150

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_0 0x47CA154

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_0 0x47CA158

#define mmDCORE3_EDMA0_QM_CQ_CTL_0 0x47CA15C

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_1 0x47CA160

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_1 0x47CA164

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_1 0x47CA168

#define mmDCORE3_EDMA0_QM_CQ_CTL_1 0x47CA16C

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_2 0x47CA170

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_2 0x47CA174

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_2 0x47CA178

#define mmDCORE3_EDMA0_QM_CQ_CTL_2 0x47CA17C

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_3 0x47CA180

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_3 0x47CA184

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_3 0x47CA188

#define mmDCORE3_EDMA0_QM_CQ_CTL_3 0x47CA18C

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_4 0x47CA190

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_4 0x47CA194

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_4 0x47CA198

#define mmDCORE3_EDMA0_QM_CQ_CTL_4 0x47CA19C

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_STS_0 0x47CA1A0

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_STS_1 0x47CA1A4

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_STS_2 0x47CA1A8

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_STS_3 0x47CA1AC

#define mmDCORE3_EDMA0_QM_CQ_TSIZE_STS_4 0x47CA1B0

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_STS_0 0x47CA1B4

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_STS_1 0x47CA1B8

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_STS_2 0x47CA1BC

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_STS_3 0x47CA1C0

#define mmDCORE3_EDMA0_QM_CQ_PTR_LO_STS_4 0x47CA1C4

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_STS_0 0x47CA1C8

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_STS_1 0x47CA1CC

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_STS_2 0x47CA1D0

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_STS_3 0x47CA1D4

#define mmDCORE3_EDMA0_QM_CQ_PTR_HI_STS_4 0x47CA1D8

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_STS_0 0x47CA1DC

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_STS_1 0x47CA1E0

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_STS_2 0x47CA1E4

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_STS_3 0x47CA1E8

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_STS_4 0x47CA1EC

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_0 0x47CA1F0

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_1 0x47CA1F4

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_2 0x47CA1F8

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_3 0x47CA1FC

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_4 0x47CA200

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_0 0x47CA204

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_1 0x47CA208

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_2 0x47CA20C

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_3 0x47CA210

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_4 0x47CA214

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_0 0x47CA218

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_1 0x47CA21C

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_2 0x47CA220

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_3 0x47CA224

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_4 0x47CA228

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_0 0x47CA22C

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_1 0x47CA230

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_2 0x47CA234

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_3 0x47CA238

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_4 0x47CA23C

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_0 0x47CA240

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_1 0x47CA244

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_2 0x47CA248

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_3 0x47CA24C

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_4 0x47CA250

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_0 0x47CA254

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_1 0x47CA258

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_2 0x47CA25C

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_3 0x47CA260

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_4 0x47CA264

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_0 0x47CA268

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_1 0x47CA26C

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_2 0x47CA270

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_3 0x47CA274

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_4 0x47CA278

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_0 0x47CA27C

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_1 0x47CA280

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_2 0x47CA284

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_3 0x47CA288

#define mmDCORE3_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_4 0x47CA28C

#define mmDCORE3_EDMA0_QM_CP_FENCE0_RDATA_0 0x47CA290

#define mmDCORE3_EDMA0_QM_CP_FENCE0_RDATA_1 0x47CA294

#define mmDCORE3_EDMA0_QM_CP_FENCE0_RDATA_2 0x47CA298

#define mmDCORE3_EDMA0_QM_CP_FENCE0_RDATA_3 0x47CA29C

#define mmDCORE3_EDMA0_QM_CP_FENCE0_RDATA_4 0x47CA2A0

#define mmDCORE3_EDMA0_QM_CP_FENCE1_RDATA_0 0x47CA2A4

#define mmDCORE3_EDMA0_QM_CP_FENCE1_RDATA_1 0x47CA2A8

#define mmDCORE3_EDMA0_QM_CP_FENCE1_RDATA_2 0x47CA2AC

#define mmDCORE3_EDMA0_QM_CP_FENCE1_RDATA_3 0x47CA2B0

#define mmDCORE3_EDMA0_QM_CP_FENCE1_RDATA_4 0x47CA2B4

#define mmDCORE3_EDMA0_QM_CP_FENCE2_RDATA_0 0x47CA2B8

#define mmDCORE3_EDMA0_QM_CP_FENCE2_RDATA_1 0x47CA2BC

#define mmDCORE3_EDMA0_QM_CP_FENCE2_RDATA_2 0x47CA2C0

#define mmDCORE3_EDMA0_QM_CP_FENCE2_RDATA_3 0x47CA2C4

#define mmDCORE3_EDMA0_QM_CP_FENCE2_RDATA_4 0x47CA2C8

#define mmDCORE3_EDMA0_QM_CP_FENCE3_RDATA_0 0x47CA2CC

#define mmDCORE3_EDMA0_QM_CP_FENCE3_RDATA_1 0x47CA2D0

#define mmDCORE3_EDMA0_QM_CP_FENCE3_RDATA_2 0x47CA2D4

#define mmDCORE3_EDMA0_QM_CP_FENCE3_RDATA_3 0x47CA2D8

#define mmDCORE3_EDMA0_QM_CP_FENCE3_RDATA_4 0x47CA2DC

#define mmDCORE3_EDMA0_QM_CP_FENCE0_CNT_0 0x47CA2E0

#define mmDCORE3_EDMA0_QM_CP_FENCE0_CNT_1 0x47CA2E4

#define mmDCORE3_EDMA0_QM_CP_FENCE0_CNT_2 0x47CA2E8

#define mmDCORE3_EDMA0_QM_CP_FENCE0_CNT_3 0x47CA2EC

#define mmDCORE3_EDMA0_QM_CP_FENCE0_CNT_4 0x47CA2F0

#define mmDCORE3_EDMA0_QM_CP_FENCE1_CNT_0 0x47CA2F4

#define mmDCORE3_EDMA0_QM_CP_FENCE1_CNT_1 0x47CA2F8

#define mmDCORE3_EDMA0_QM_CP_FENCE1_CNT_2 0x47CA2FC

#define mmDCORE3_EDMA0_QM_CP_FENCE1_CNT_3 0x47CA300

#define mmDCORE3_EDMA0_QM_CP_FENCE1_CNT_4 0x47CA304

#define mmDCORE3_EDMA0_QM_CP_FENCE2_CNT_0 0x47CA308

#define mmDCORE3_EDMA0_QM_CP_FENCE2_CNT_1 0x47CA30C

#define mmDCORE3_EDMA0_QM_CP_FENCE2_CNT_2 0x47CA310

#define mmDCORE3_EDMA0_QM_CP_FENCE2_CNT_3 0x47CA314

#define mmDCORE3_EDMA0_QM_CP_FENCE2_CNT_4 0x47CA318

#define mmDCORE3_EDMA0_QM_CP_FENCE3_CNT_0 0x47CA31C

#define mmDCORE3_EDMA0_QM_CP_FENCE3_CNT_1 0x47CA320

#define mmDCORE3_EDMA0_QM_CP_FENCE3_CNT_2 0x47CA324

#define mmDCORE3_EDMA0_QM_CP_FENCE3_CNT_3 0x47CA328

#define mmDCORE3_EDMA0_QM_CP_FENCE3_CNT_4 0x47CA32C

#define mmDCORE3_EDMA0_QM_CP_BARRIER_CFG 0x47CA330

#define mmDCORE3_EDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x47CA334

#define mmDCORE3_EDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x47CA338

#define mmDCORE3_EDMA0_QM_CP_LDMA_TSIZE_OFFSET 0x47CA33C

#define mmDCORE3_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_0 0x47CA340

#define mmDCORE3_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_1 0x47CA344

#define mmDCORE3_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_2 0x47CA348

#define mmDCORE3_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_3 0x47CA34C

#define mmDCORE3_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_4 0x47CA350

#define mmDCORE3_EDMA0_QM_CP_STS_0 0x47CA368

#define mmDCORE3_EDMA0_QM_CP_STS_1 0x47CA36C

#define mmDCORE3_EDMA0_QM_CP_STS_2 0x47CA370

#define mmDCORE3_EDMA0_QM_CP_STS_3 0x47CA374

#define mmDCORE3_EDMA0_QM_CP_STS_4 0x47CA378

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_LO_0 0x47CA37C

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_LO_1 0x47CA380

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_LO_2 0x47CA384

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_LO_3 0x47CA388

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_LO_4 0x47CA38C

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_HI_0 0x47CA390

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_HI_1 0x47CA394

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_HI_2 0x47CA398

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_HI_3 0x47CA39C

#define mmDCORE3_EDMA0_QM_CP_CURRENT_INST_HI_4 0x47CA3A0

#define mmDCORE3_EDMA0_QM_CP_PRED_0 0x47CA3A4

#define mmDCORE3_EDMA0_QM_CP_PRED_1 0x47CA3A8

#define mmDCORE3_EDMA0_QM_CP_PRED_2 0x47CA3AC

#define mmDCORE3_EDMA0_QM_CP_PRED_3 0x47CA3B0

#define mmDCORE3_EDMA0_QM_CP_PRED_4 0x47CA3B4

#define mmDCORE3_EDMA0_QM_CP_PRED_UPEN_0 0x47CA3B8

#define mmDCORE3_EDMA0_QM_CP_PRED_UPEN_1 0x47CA3BC

#define mmDCORE3_EDMA0_QM_CP_PRED_UPEN_2 0x47CA3C0

#define mmDCORE3_EDMA0_QM_CP_PRED_UPEN_3 0x47CA3C4

#define mmDCORE3_EDMA0_QM_CP_PRED_UPEN_4 0x47CA3C8

#define mmDCORE3_EDMA0_QM_CP_DBG_0_0 0x47CA3CC

#define mmDCORE3_EDMA0_QM_CP_DBG_0_1 0x47CA3D0

#define mmDCORE3_EDMA0_QM_CP_DBG_0_2 0x47CA3D4

#define mmDCORE3_EDMA0_QM_CP_DBG_0_3 0x47CA3D8

#define mmDCORE3_EDMA0_QM_CP_DBG_0_4 0x47CA3DC

#define mmDCORE3_EDMA0_QM_CP_CPDMA_UP_CRED_0 0x47CA3E0

#define mmDCORE3_EDMA0_QM_CP_CPDMA_UP_CRED_1 0x47CA3E4

#define mmDCORE3_EDMA0_QM_CP_CPDMA_UP_CRED_2 0x47CA3E8

#define mmDCORE3_EDMA0_QM_CP_CPDMA_UP_CRED_3 0x47CA3EC

#define mmDCORE3_EDMA0_QM_CP_CPDMA_UP_CRED_4 0x47CA3F0

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_LO_0 0x47CA3F4

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_LO_1 0x47CA3F8

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_LO_2 0x47CA3FC

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_LO_3 0x47CA400

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_LO_4 0x47CA404

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_HI_0 0x47CA408

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_HI_1 0x47CA40C

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_HI_2 0x47CA410

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_HI_3 0x47CA414

#define mmDCORE3_EDMA0_QM_CP_IN_DATA_HI_4 0x47CA418

#define mmDCORE3_EDMA0_QM_PQC_HBW_BASE_LO_0 0x47CA41C

#define mmDCORE3_EDMA0_QM_PQC_HBW_BASE_LO_1 0x47CA420

#define mmDCORE3_EDMA0_QM_PQC_HBW_BASE_LO_2 0x47CA424

#define mmDCORE3_EDMA0_QM_PQC_HBW_BASE_LO_3 0x47CA428

#define mmDCORE3_EDMA0_QM_PQC_HBW_BASE_HI_0 0x47CA42C

#define mmDCORE3_EDMA0_QM_PQC_HBW_BASE_HI_1 0x47CA430

#define mmDCORE3_EDMA0_QM_PQC_HBW_BASE_HI_2 0x47CA434

#define mmDCORE3_EDMA0_QM_PQC_HBW_BASE_HI_3 0x47CA438

#define mmDCORE3_EDMA0_QM_PQC_SIZE_0 0x47CA43C

#define mmDCORE3_EDMA0_QM_PQC_SIZE_1 0x47CA440

#define mmDCORE3_EDMA0_QM_PQC_SIZE_2 0x47CA444

#define mmDCORE3_EDMA0_QM_PQC_SIZE_3 0x47CA448

#define mmDCORE3_EDMA0_QM_PQC_PI_0 0x47CA44C

#define mmDCORE3_EDMA0_QM_PQC_PI_1 0x47CA450

#define mmDCORE3_EDMA0_QM_PQC_PI_2 0x47CA454

#define mmDCORE3_EDMA0_QM_PQC_PI_3 0x47CA458

#define mmDCORE3_EDMA0_QM_PQC_LBW_WDATA_0 0x47CA45C

#define mmDCORE3_EDMA0_QM_PQC_LBW_WDATA_1 0x47CA460

#define mmDCORE3_EDMA0_QM_PQC_LBW_WDATA_2 0x47CA464

#define mmDCORE3_EDMA0_QM_PQC_LBW_WDATA_3 0x47CA468

#define mmDCORE3_EDMA0_QM_PQC_LBW_BASE_LO_0 0x47CA46C

#define mmDCORE3_EDMA0_QM_PQC_LBW_BASE_LO_1 0x47CA470

#define mmDCORE3_EDMA0_QM_PQC_LBW_BASE_LO_2 0x47CA474

#define mmDCORE3_EDMA0_QM_PQC_LBW_BASE_LO_3 0x47CA478

#define mmDCORE3_EDMA0_QM_PQC_LBW_BASE_HI_0 0x47CA47C

#define mmDCORE3_EDMA0_QM_PQC_LBW_BASE_HI_1 0x47CA480

#define mmDCORE3_EDMA0_QM_PQC_LBW_BASE_HI_2 0x47CA484

#define mmDCORE3_EDMA0_QM_PQC_LBW_BASE_HI_3 0x47CA488

#define mmDCORE3_EDMA0_QM_PQC_CFG 0x47CA48C

#define mmDCORE3_EDMA0_QM_PQC_SECURE_PUSH_IND 0x47CA490

#define mmDCORE3_EDMA0_QM_ARB_MASK 0x47CA4A0

#define mmDCORE3_EDMA0_QM_ARB_CFG_0 0x47CA4A4

#define mmDCORE3_EDMA0_QM_ARB_CHOICE_Q_PUSH 0x47CA4A8

#define mmDCORE3_EDMA0_QM_ARB_WRR_WEIGHT_0 0x47CA4AC

#define mmDCORE3_EDMA0_QM_ARB_WRR_WEIGHT_1 0x47CA4B0

#define mmDCORE3_EDMA0_QM_ARB_WRR_WEIGHT_2 0x47CA4B4

#define mmDCORE3_EDMA0_QM_ARB_WRR_WEIGHT_3 0x47CA4B8

#define mmDCORE3_EDMA0_QM_ARB_CFG_1 0x47CA4BC

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_0 0x47CA4C0

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_1 0x47CA4C4

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_2 0x47CA4C8

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_3 0x47CA4CC

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_4 0x47CA4D0

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_5 0x47CA4D4

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_6 0x47CA4D8

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_7 0x47CA4DC

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_8 0x47CA4E0

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_9 0x47CA4E4

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_10 0x47CA4E8

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_11 0x47CA4EC

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_12 0x47CA4F0

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_13 0x47CA4F4

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_14 0x47CA4F8

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_15 0x47CA4FC

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_16 0x47CA500

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_17 0x47CA504

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_18 0x47CA508

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_19 0x47CA50C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_20 0x47CA510

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_21 0x47CA514

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_22 0x47CA518

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_23 0x47CA51C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_24 0x47CA520

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_25 0x47CA524

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_26 0x47CA528

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_27 0x47CA52C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_28 0x47CA530

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_29 0x47CA534

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_30 0x47CA538

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_31 0x47CA53C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_32 0x47CA540

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_33 0x47CA544

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_34 0x47CA548

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_35 0x47CA54C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_36 0x47CA550

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_37 0x47CA554

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_38 0x47CA558

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_39 0x47CA55C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_40 0x47CA560

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_41 0x47CA564

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_42 0x47CA568

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_43 0x47CA56C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_44 0x47CA570

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_45 0x47CA574

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_46 0x47CA578

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_47 0x47CA57C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_48 0x47CA580

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_49 0x47CA584

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_50 0x47CA588

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_51 0x47CA58C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_52 0x47CA590

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_53 0x47CA594

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_54 0x47CA598

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_55 0x47CA59C

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_56 0x47CA5A0

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_57 0x47CA5A4

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_58 0x47CA5A8

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_59 0x47CA5AC

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_60 0x47CA5B0

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_61 0x47CA5B4

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_62 0x47CA5B8

#define mmDCORE3_EDMA0_QM_ARB_MST_AVAIL_CRED_63 0x47CA5BC

#define mmDCORE3_EDMA0_QM_ARB_MST_CRED_INC 0x47CA5E0

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x47CA5E4

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x47CA5E8

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x47CA5EC

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x47CA5F0

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x47CA5F4

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x47CA5F8

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x47CA5FC

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x47CA600

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x47CA604

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x47CA608

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x47CA60C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x47CA610

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x47CA614

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x47CA618

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x47CA61C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x47CA620

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x47CA624

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x47CA628

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x47CA62C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x47CA630

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x47CA634

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x47CA638

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x47CA63C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x47CA640

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x47CA644

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x47CA648

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x47CA64C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x47CA650

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x47CA654

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x47CA658

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x47CA65C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x47CA660

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x47CA664

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x47CA668

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x47CA66C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x47CA670

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x47CA674

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x47CA678

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x47CA67C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x47CA680

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x47CA684

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x47CA688

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x47CA68C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x47CA690

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x47CA694

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x47CA698

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x47CA69C

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x47CA6A0

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x47CA6A4

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x47CA6A8

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x47CA6AC

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x47CA6B0

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x47CA6B4

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x47CA6B8

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x47CA6BC

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x47CA6C0

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x47CA6C4

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x47CA6C8

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x47CA6CC

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x47CA6D0

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x47CA6D4

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x47CA6D8

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x47CA6DC

#define mmDCORE3_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x47CA6E0

#define mmDCORE3_EDMA0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x47CA704

#define mmDCORE3_EDMA0_QM_ARB_MST_SLAVE_EN 0x47CA708

#define mmDCORE3_EDMA0_QM_ARB_MST_SLAVE_EN_1 0x47CA70C

#define mmDCORE3_EDMA0_QM_ARB_SLV_CHOICE_WDT 0x47CA710

#define mmDCORE3_EDMA0_QM_ARB_SLV_ID 0x47CA714

#define mmDCORE3_EDMA0_QM_ARB_MST_QUIET_PER 0x47CA718

#define mmDCORE3_EDMA0_QM_ARB_MSG_MAX_INFLIGHT 0x47CA744

#define mmDCORE3_EDMA0_QM_ARB_BASE_LO 0x47CA754

#define mmDCORE3_EDMA0_QM_ARB_BASE_HI 0x47CA758

#define mmDCORE3_EDMA0_QM_ARB_STATE_STS 0x47CA780

#define mmDCORE3_EDMA0_QM_ARB_CHOICE_FULLNESS_STS 0x47CA784

#define mmDCORE3_EDMA0_QM_ARB_MSG_STS 0x47CA788

#define mmDCORE3_EDMA0_QM_ARB_SLV_CHOICE_Q_HEAD 0x47CA78C

#define mmDCORE3_EDMA0_QM_ARB_ERR_CAUSE 0x47CA79C

#define mmDCORE3_EDMA0_QM_ARB_ERR_MSG_EN 0x47CA7A0

#define mmDCORE3_EDMA0_QM_ARB_ERR_STS_DRP 0x47CA7A8

#define mmDCORE3_EDMA0_QM_ARB_MST_CRED_STS 0x47CA7B0

#define mmDCORE3_EDMA0_QM_ARB_MST_CRED_STS_1 0x47CA7B4

#define mmDCORE3_EDMA0_QM_CSMR_STRICT_PRIO_CFG 0x47CA7FC

#define mmDCORE3_EDMA0_QM_ARC_CQ_CFG0 0x47CA800

#define mmDCORE3_EDMA0_QM_ARC_CQ_CFG1 0x47CA804

#define mmDCORE3_EDMA0_QM_ARC_CQ_PTR_LO 0x47CA808

#define mmDCORE3_EDMA0_QM_ARC_CQ_PTR_HI 0x47CA80C

#define mmDCORE3_EDMA0_QM_ARC_CQ_TSIZE 0x47CA810

#define mmDCORE3_EDMA0_QM_ARC_CQ_CTL 0x47CA814

#define mmDCORE3_EDMA0_QM_ARC_CQ_IFIFO_STS 0x47CA81C

#define mmDCORE3_EDMA0_QM_ARC_CQ_STS0 0x47CA820

#define mmDCORE3_EDMA0_QM_ARC_CQ_STS1 0x47CA824

#define mmDCORE3_EDMA0_QM_ARC_CQ_TSIZE_STS 0x47CA828

#define mmDCORE3_EDMA0_QM_ARC_CQ_PTR_LO_STS 0x47CA82C

#define mmDCORE3_EDMA0_QM_ARC_CQ_PTR_HI_STS 0x47CA830

#define mmDCORE3_EDMA0_QM_CP_WR_ARC_ADDR_HI 0x47CA834

#define mmDCORE3_EDMA0_QM_CP_WR_ARC_ADDR_LO 0x47CA838

#define mmDCORE3_EDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x47CA83C

#define mmDCORE3_EDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x47CA840

#define mmDCORE3_EDMA0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x47CA844

#define mmDCORE3_EDMA0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x47CA848

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_MSG_BASE_HI 0x47CA84C

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_MSG_BASE_LO 0x47CA850

#define mmDCORE3_EDMA0_QM_CQ_CTL_MSG_BASE_HI 0x47CA854

#define mmDCORE3_EDMA0_QM_CQ_CTL_MSG_BASE_LO 0x47CA858

#define mmDCORE3_EDMA0_QM_ADDR_OVRD 0x47CA85C

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_CI_0 0x47CA860

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_CI_1 0x47CA864

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_CI_2 0x47CA868

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_CI_3 0x47CA86C

#define mmDCORE3_EDMA0_QM_CQ_IFIFO_CI_4 0x47CA870

#define mmDCORE3_EDMA0_QM_ARC_CQ_IFIFO_CI 0x47CA874

#define mmDCORE3_EDMA0_QM_CQ_CTL_CI_0 0x47CA878

#define mmDCORE3_EDMA0_QM_CQ_CTL_CI_1 0x47CA87C

#define mmDCORE3_EDMA0_QM_CQ_CTL_CI_2 0x47CA880

#define mmDCORE3_EDMA0_QM_CQ_CTL_CI_3 0x47CA884

#define mmDCORE3_EDMA0_QM_CQ_CTL_CI_4 0x47CA888

#define mmDCORE3_EDMA0_QM_ARC_CQ_CTL_CI 0x47CA88C

#define mmDCORE3_EDMA0_QM_CP_CFG 0x47CA890

#define mmDCORE3_EDMA0_QM_CP_EXT_SWITCH 0x47CA894

#define mmDCORE3_EDMA0_QM_CP_SWITCH_WD_SET 0x47CA898

#define mmDCORE3_EDMA0_QM_CP_SWITCH_WD 0x47CA89C

#define mmDCORE3_EDMA0_QM_ARC_LB_ADDR_BASE_LO 0x47CA8A4

#define mmDCORE3_EDMA0_QM_ARC_LB_ADDR_BASE_HI 0x47CA8A8

#define mmDCORE3_EDMA0_QM_ENGINE_BASE_ADDR_HI 0x47CA8AC

#define mmDCORE3_EDMA0_QM_ENGINE_BASE_ADDR_LO 0x47CA8B0

#define mmDCORE3_EDMA0_QM_ENGINE_ADDR_RANGE_SIZE 0x47CA8B4

#define mmDCORE3_EDMA0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x47CA8B8

#define mmDCORE3_EDMA0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x47CA8BC

#define mmDCORE3_EDMA0_QM_QM_BASE_ADDR_HI 0x47CA8C0

#define mmDCORE3_EDMA0_QM_QM_BASE_ADDR_LO 0x47CA8C4

#define mmDCORE3_EDMA0_QM_ARC_PQC_SECURE_PUSH_IND 0x47CA8C8

#define mmDCORE3_EDMA0_QM_PQC_STS_0_0 0x47CA8D0

#define mmDCORE3_EDMA0_QM_PQC_STS_0_1 0x47CA8D4

#define mmDCORE3_EDMA0_QM_PQC_STS_0_2 0x47CA8D8

#define mmDCORE3_EDMA0_QM_PQC_STS_0_3 0x47CA8DC

#define mmDCORE3_EDMA0_QM_PQC_STS_1_0 0x47CA8E0

#define mmDCORE3_EDMA0_QM_PQC_STS_1_1 0x47CA8E4

#define mmDCORE3_EDMA0_QM_PQC_STS_1_2 0x47CA8E8

#define mmDCORE3_EDMA0_QM_PQC_STS_1_3 0x47CA8EC

#define mmDCORE3_EDMA0_QM_SEI_STATUS 0x47CA8F0

#define mmDCORE3_EDMA0_QM_SEI_MASK 0x47CA8F4

#define mmDCORE3_EDMA0_QM_GLBL_ERR_ADDR_LO 0x47CAD00

#define mmDCORE3_EDMA0_QM_GLBL_ERR_ADDR_HI 0x47CAD04

#define mmDCORE3_EDMA0_QM_GLBL_ERR_WDATA 0x47CAD08

#define mmDCORE3_EDMA0_QM_L2H_MASK_LO 0x47CAD14

#define mmDCORE3_EDMA0_QM_L2H_MASK_HI 0x47CAD18

#define mmDCORE3_EDMA0_QM_L2H_CMPR_LO 0x47CAD1C

#define mmDCORE3_EDMA0_QM_L2H_CMPR_HI 0x47CAD20

#define mmDCORE3_EDMA0_QM_LOCAL_RANGE_BASE 0x47CAD24

#define mmDCORE3_EDMA0_QM_LOCAL_RANGE_SIZE 0x47CAD28

#define mmDCORE3_EDMA0_QM_HBW_RD_RATE_LIM_CFG_1 0x47CAD30

#define mmDCORE3_EDMA0_QM_LBW_WR_RATE_LIM_CFG_0 0x47CAD34

#define mmDCORE3_EDMA0_QM_LBW_WR_RATE_LIM_CFG_1 0x47CAD38

#define mmDCORE3_EDMA0_QM_HBW_RD_RATE_LIM_CFG_0 0x47CAD3C

#define mmDCORE3_EDMA0_QM_IND_GW_APB_CFG 0x47CAD40

#define mmDCORE3_EDMA0_QM_IND_GW_APB_WDATA 0x47CAD44

#define mmDCORE3_EDMA0_QM_IND_GW_APB_RDATA 0x47CAD48

#define mmDCORE3_EDMA0_QM_IND_GW_APB_STATUS 0x47CAD4C

#define mmDCORE3_EDMA0_QM_PERF_CNT_FREE_LO 0x47CAD60

#define mmDCORE3_EDMA0_QM_PERF_CNT_FREE_HI 0x47CAD64

#define mmDCORE3_EDMA0_QM_PERF_CNT_IDLE_LO 0x47CAD68

#define mmDCORE3_EDMA0_QM_PERF_CNT_IDLE_HI 0x47CAD6C

#define mmDCORE3_EDMA0_QM_PERF_CNT_CFG 0x47CAD70

#endif /* ASIC_REG_DCORE3_EDMA0_QM_REGS_H_ */
