static T_1 F_1 ( T_2 * V_1 )\r\n{\r\nstruct V_2 * V_3 = F_2 ( V_1 -> V_4 -> V_3 ) ;\r\nT_3 V_5 = 0 ;\r\nF_3 ( V_3 , 0x54 , & V_5 ) ;\r\nreturn ( ( V_5 & 0x40000000 ) ? 0x70 : 0x40 ) + V_1 -> V_6 * 4 ;\r\n}\r\nstatic void F_4 ( T_2 * V_1 , const T_1 V_7 )\r\n{\r\nstruct V_2 * V_3 = F_2 ( V_1 -> V_4 -> V_3 ) ;\r\nT_4 V_8 = 0 ;\r\nT_1 V_9 = 0x40 + V_1 -> V_6 * 2 ;\r\nconst T_4 V_10 [] = { 0x000 , 0x607 , 0x404 , 0x303 , 0x301 } ;\r\nconst T_4 V_11 [] = { 0x008 , 0x302 , 0x301 } ;\r\nF_5 ( V_3 , V_9 , & V_8 ) ;\r\nV_8 &= ~ 0x070f ;\r\nif ( V_7 >= V_12 ) {\r\nif ( V_13 > V_14 )\r\nV_8 &= ~ 0x8000 ;\r\nV_8 |= V_11 [ V_7 - V_12 ] ;\r\n} else\r\nV_8 |= V_10 [ V_7 - V_15 ] ;\r\nF_6 ( V_3 , V_9 , V_8 ) ;\r\n}\r\nstatic void F_7 ( T_2 * V_1 , const T_1 V_7 )\r\n{\r\nstruct V_2 * V_3 = F_2 ( V_1 -> V_4 -> V_3 ) ;\r\nT_1 V_8 , V_9 = 0x40 + V_1 -> V_6 * 2 ;\r\nconst T_1 V_10 [] = { 0x00 , 0x67 , 0x44 , 0x33 , 0x31 } ;\r\nconst T_1 V_11 [] = { 0x08 , 0x32 , 0x31 } ;\r\nif ( V_7 >= V_12 ) {\r\nT_1 V_16 = 0 ;\r\nF_8 ( V_3 , V_9 , & V_16 ) ;\r\nV_16 &= ~ 0x80 ;\r\nF_9 ( V_3 , V_9 , V_16 ) ;\r\nV_8 = V_11 [ V_7 - V_12 ] ;\r\n} else\r\nV_8 = V_10 [ V_7 - V_15 ] ;\r\nF_9 ( V_3 , V_9 + 1 , V_8 ) ;\r\n}\r\nstatic void F_10 ( T_2 * V_1 , const T_1 V_7 )\r\n{\r\nstruct V_2 * V_3 = F_2 ( V_1 -> V_4 -> V_3 ) ;\r\nT_3 V_8 = 0 ;\r\nT_1 V_9 = F_1 ( V_1 ) , V_17 , V_18 ;\r\nF_3 ( V_3 , V_9 , & V_8 ) ;\r\nV_8 &= 0xc0c00fff ;\r\nV_17 = ( V_8 & 0x08 ) ? V_19 : V_20 ;\r\nif ( V_7 >= V_12 ) {\r\nV_8 &= ~ 0x04 ;\r\nV_18 = V_7 - V_12 + 5 ;\r\n} else\r\nV_18 = V_7 - V_15 ;\r\nV_8 |= V_21 [ V_17 ] [ V_18 ] << 12 ;\r\nV_8 |= V_22 [ V_17 ] [ V_18 ] << 16 ;\r\nV_8 |= V_23 [ V_17 ] [ V_18 ] << 24 ;\r\nF_11 ( V_3 , V_9 , V_8 ) ;\r\n}\r\nstatic void F_12 ( T_2 * V_1 , const T_1 V_7 )\r\n{\r\nif ( V_13 < V_20 )\r\nF_4 ( V_1 , V_7 ) ;\r\nelse if ( V_13 < V_19 )\r\nF_7 ( V_1 , V_7 ) ;\r\nelse\r\nF_10 ( V_1 , V_7 ) ;\r\n}\r\nstatic void F_13 ( T_2 * V_1 )\r\n{\r\nT_5 * V_4 = V_1 -> V_4 ;\r\nstruct V_2 * V_3 = F_2 ( V_4 -> V_3 ) ;\r\nT_1 V_24 = 0 ;\r\nT_1 V_25 = 0 ;\r\nF_8 ( V_3 , 0x4b , & V_24 ) ;\r\nV_25 = V_24 & ~ ( 0x11 << V_1 -> V_6 ) ;\r\nif ( V_1 -> V_26 == V_27 )\r\nV_25 |= 0x11 << V_1 -> V_6 ;\r\nif ( V_24 != V_25 )\r\nF_9 ( V_3 , 0x4b , V_25 ) ;\r\n}\r\nstatic void F_14 ( T_5 * V_4 , T_2 * V_1 )\r\n{\r\nF_13 ( V_1 ) ;\r\nF_12 ( V_1 , V_1 -> V_28 ) ;\r\n}\r\nstatic void F_15 ( T_2 * V_1 , const T_1 V_7 )\r\n{\r\nstruct V_2 * V_3 = F_2 ( V_1 -> V_4 -> V_3 ) ;\r\nT_3 V_29 = 0 ;\r\nT_1 V_9 = F_1 ( V_1 ) , V_17 , V_18 ;\r\nF_3 ( V_3 , V_9 , & V_29 ) ;\r\nV_29 |= 0x04 ;\r\nV_29 &= 0xfffff00f ;\r\nV_17 = ( V_29 & 0x08 ) ? V_19 : V_20 ;\r\nV_18 = V_7 - V_30 ;\r\nV_29 |= V_31 [ V_17 ] [ V_18 ] << 4 ;\r\nV_29 |= V_32 [ V_17 ] [ V_18 ] << 8 ;\r\nF_11 ( V_3 , V_9 , V_29 ) ;\r\n}\r\nstatic void F_16 ( T_2 * V_1 , const T_1 V_7 )\r\n{\r\nstruct V_2 * V_3 = F_2 ( V_1 -> V_4 -> V_3 ) ;\r\nT_1 V_9 = 0x40 + V_1 -> V_6 * 2 , V_33 = 0 , V_34 = V_13 ;\r\nF_8 ( V_3 , V_9 + 1 , & V_33 ) ;\r\nV_33 |= 0x80 ;\r\nV_33 &= ~ ( ( 0xff >> ( 8 - V_35 [ V_34 ] ) ) << V_36 [ V_34 ] ) ;\r\nV_33 |= V_31 [ V_34 ] [ V_7 - V_30 ] << V_36 [ V_34 ] ;\r\nF_9 ( V_3 , V_9 + 1 , V_33 ) ;\r\n}\r\nstatic void F_17 ( T_2 * V_1 , const T_1 V_7 )\r\n{\r\nif ( V_13 >= V_19 )\r\nF_15 ( V_1 , V_7 ) ;\r\nelse\r\nF_16 ( V_1 , V_7 ) ;\r\n}\r\nstatic void F_18 ( T_5 * V_4 , T_2 * V_1 )\r\n{\r\nconst T_1 V_37 = V_1 -> V_38 ;\r\nif ( V_37 >= V_30 )\r\nF_17 ( V_1 , V_37 ) ;\r\nelse\r\nF_12 ( V_1 , V_37 ) ;\r\n}\r\nstatic T_1 F_19 ( T_2 * V_1 )\r\n{\r\nstruct V_2 * V_3 = F_2 ( V_1 -> V_4 -> V_3 ) ;\r\nT_3 V_29 = 0 ;\r\nT_1 V_9 = F_1 ( V_1 ) ;\r\nF_3 ( V_3 , V_9 , & V_29 ) ;\r\nreturn ( V_29 & 0x08 ) ? V_39 : V_40 ;\r\n}\r\nstatic int F_20 ( struct V_2 * V_3 )\r\n{\r\nstruct V_2 * V_41 ;\r\nint V_34 = 0 ;\r\nV_13 = 0 ;\r\nfor ( V_34 = 0 ; V_34 < F_21 ( V_42 ) && ! V_13 ; V_34 ++ ) {\r\nV_41 = F_22 ( V_43 , V_42 [ V_34 ] . V_44 , NULL ) ;\r\nif ( ! V_41 )\r\ncontinue;\r\nV_13 = V_42 [ V_34 ] . V_13 ;\r\nif ( V_42 [ V_34 ] . V_44 == V_45 ) {\r\nif ( V_41 -> V_46 >= 0x30 )\r\nV_13 = V_47 ;\r\n}\r\nF_23 ( V_41 ) ;\r\nF_24 (KERN_INFO DRV_NAME L_1 ,\r\npci_name(dev), SiSHostChipInfo[i].name,\r\nchipset_capability[chipset_family]) ;\r\n}\r\nif ( ! V_13 ) {\r\nT_3 V_48 ;\r\nT_4 V_49 ;\r\nF_3 ( V_3 , 0x54 , & V_48 ) ;\r\nF_11 ( V_3 , 0x54 , ( V_48 & 0x7fffffff ) ) ;\r\nF_5 ( V_3 , V_50 , & V_49 ) ;\r\nF_11 ( V_3 , 0x54 , V_48 ) ;\r\nif ( V_49 == 0x5518 ) {\r\nF_24 (KERN_INFO DRV_NAME L_2 ,\r\npci_name(dev)) ;\r\nV_13 = V_19 ;\r\nif ( ( V_48 & 0x40000000 ) == 0 ) {\r\nF_11 ( V_3 , 0x54 , V_48 | 0x40000000 ) ;\r\nF_24 (KERN_INFO DRV_NAME L_3 ,\r\npci_name(dev)) ;\r\n}\r\n}\r\n}\r\nif ( ! V_13 ) {\r\nstruct V_2 * V_51 ;\r\nT_4 V_49 ;\r\nT_1 V_52 ;\r\nT_1 V_53 ;\r\nF_8 ( V_3 , 0x4a , & V_53 ) ;\r\nF_9 ( V_3 , 0x4a , V_53 | 0x10 ) ;\r\nF_5 ( V_3 , V_50 , & V_49 ) ;\r\nF_9 ( V_3 , 0x4a , V_53 ) ;\r\nif ( V_49 == 0x5517 ) {\r\nV_51 = F_25 ( V_3 -> V_54 , 0x10 ) ;\r\nF_8 ( V_3 , 0x49 , & V_52 ) ;\r\nF_23 ( V_51 ) ;\r\nif ( V_51 -> V_46 == 0x10 && ( V_52 & 0x80 ) ) {\r\nF_24 (KERN_INFO DRV_NAME L_4 ,\r\npci_name(dev)) ;\r\nV_13 = V_55 ;\r\n} else {\r\nF_24 (KERN_INFO DRV_NAME L_5 ,\r\npci_name(dev)) ;\r\nV_13 = V_20 ;\r\n}\r\n}\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic int F_26 ( struct V_2 * V_3 )\r\n{\r\nT_1 V_33 ;\r\nT_4 V_56 ;\r\nswitch ( V_13 ) {\r\ncase V_19 :\r\nF_5 ( V_3 , 0x50 , & V_56 ) ;\r\nif ( V_56 & 0x08 )\r\nF_6 ( V_3 , 0x50 , V_56 & 0xfff7 ) ;\r\nF_5 ( V_3 , 0x52 , & V_56 ) ;\r\nif ( V_56 & 0x08 )\r\nF_6 ( V_3 , 0x52 , V_56 & 0xfff7 ) ;\r\nbreak;\r\ncase V_55 :\r\ncase V_20 :\r\nF_9 ( V_3 , V_57 , 0x80 ) ;\r\nF_8 ( V_3 , 0x49 , & V_33 ) ;\r\nif ( ! ( V_33 & 0x01 ) )\r\nF_9 ( V_3 , 0x49 , V_33 | 0x01 ) ;\r\nbreak;\r\ncase V_47 :\r\ncase V_58 :\r\nF_9 ( V_3 , V_57 , 0x10 ) ;\r\nF_8 ( V_3 , 0x52 , & V_33 ) ;\r\nif ( ! ( V_33 & 0x04 ) )\r\nF_9 ( V_3 , 0x52 , V_33 | 0x04 ) ;\r\nbreak;\r\ncase V_59 :\r\nF_8 ( V_3 , 0x09 , & V_33 ) ;\r\nif ( ( V_33 & 0x0f ) != 0x00 )\r\nF_9 ( V_3 , 0x09 , V_33 & 0xf0 ) ;\r\ncase V_14 :\r\nF_8 ( V_3 , 0x52 , & V_33 ) ;\r\nif ( ! ( V_33 & 0x08 ) )\r\nF_9 ( V_3 , 0x52 , V_33 | 0x08 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_27 ( T_5 * V_4 )\r\n{\r\nstruct V_2 * V_60 = F_2 ( V_4 -> V_3 ) ;\r\nconst struct V_61 * V_62 = & V_61 [ 0 ] ;\r\nT_1 V_63 = 0 ;\r\nwhile ( V_62 -> V_64 ) {\r\nif ( V_62 -> V_64 == V_60 -> V_64 &&\r\nV_62 -> V_65 == V_60 -> V_66 &&\r\nV_62 -> V_67 == V_60 -> V_68 )\r\nreturn V_69 ;\r\nV_62 ++ ;\r\n}\r\nif ( V_13 >= V_19 ) {\r\nT_4 V_56 = 0 ;\r\nT_4 V_70 = V_4 -> V_71 ? 0x52 : 0x50 ;\r\nF_5 ( V_60 , V_70 , & V_56 ) ;\r\nV_63 = ( V_56 & 0x8000 ) ? 0 : 1 ;\r\n} else if ( V_13 >= V_58 ) {\r\nT_1 V_72 = 0 ;\r\nT_1 V_73 = V_4 -> V_71 ? 0x20 : 0x10 ;\r\nF_8 ( V_60 , 0x48 , & V_72 ) ;\r\nV_63 = ( V_72 & V_73 ) ? 0 : 1 ;\r\n}\r\nreturn V_63 ? V_74 : V_75 ;\r\n}\r\nstatic int F_28 ( struct V_2 * V_3 , const struct V_76 * V_77 )\r\n{\r\nstruct V_78 V_79 = V_80 ;\r\nT_1 V_81 [] = { 0x00 , 0x00 , 0x07 , 0x1f , 0x3f , 0x3f , 0x7f , 0x7f } ;\r\nint V_82 ;\r\nV_82 = F_29 ( V_3 ) ;\r\nif ( V_82 )\r\nreturn V_82 ;\r\nif ( F_20 ( V_3 ) == 0 )\r\nreturn - V_83 ;\r\nif ( V_13 >= V_19 )\r\nV_79 . V_84 = & V_85 ;\r\nelse\r\nV_79 . V_84 = & V_86 ;\r\nV_79 . V_87 = V_81 [ V_13 ] ;\r\nreturn F_30 ( V_3 , & V_79 , NULL ) ;\r\n}\r\nstatic void F_31 ( struct V_2 * V_3 )\r\n{\r\nF_32 ( V_3 ) ;\r\nF_33 ( V_3 ) ;\r\n}\r\nstatic int T_6 F_34 ( void )\r\n{\r\nreturn F_35 ( & V_88 ) ;\r\n}\r\nstatic void T_7 F_36 ( void )\r\n{\r\nF_37 ( & V_88 ) ;\r\n}
