

================================================================
== Vivado HLS Report for 'filterbank_core_hwa'
================================================================
* Date:           Fri Apr  7 09:48:01 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_filterbank
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  60275|  822131|  60276|  822132|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------+--------+---------------+-----------+-----------+--------+----------+
        |                   |     Latency    |   Iteration   |  Initiation Interval  |  Trip  |          |
        |     Loop Name     |  min  |   max  |    Latency    |  achieved |   target  |  Count | Pipelined|
        +-------------------+-------+--------+---------------+-----------+-----------+--------+----------+
        |- Loop 1           |    256|     256|              1|          1|          1|     256|    yes   |
        |- Loop 2           |  60016|  821872| 7502 ~ 102734 |          -|          -|       8|    no    |
        | + memset_Vect_H   |    255|     255|              1|          -|          -|     256|    no    |
        | + memset_Vect_Up  |    255|     255|              1|          -|          -|     256|    no    |
        | + memset_Vect_F   |    255|     255|              1|          -|          -|     256|    no    |
        | + Loop 2.4        |   3072|   50688|    12 ~ 198   |          -|          -|     256|    no    |
        |  ++ Loop 2.4.1    |      9|     195|             10|          6|          1| 1 ~ 32 |    yes   |
        | + Loop 2.5        |     32|      32|              2|          1|          1|      32|    yes   |
        | + Loop 2.6        |     32|      32|              2|          1|          1|      32|    yes   |
        | + Loop 2.7        |   3072|   50688|    12 ~ 198   |          -|          -|     256|    no    |
        |  ++ Loop 2.7.1    |      9|     195|             10|          6|          1| 1 ~ 32 |    yes   |
        | + Loop 2.8        |    517|     517|              8|          2|          1|     256|    yes   |
        +-------------------+-------+--------+---------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    159|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    345|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    461|
|Register         |        -|      -|     351|      9|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      5|     699|    974|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |filterbank_core_hfYi_U1  |filterbank_core_hfYi  |        0|      2|  205|  205|
    |filterbank_core_hg8j_U2  |filterbank_core_hg8j  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  345|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Vect_H_U   |filterbank_core_hbkb  |        1|  0|   0|   256|   32|     1|         8192|
    |Vect_Up_U  |filterbank_core_hbkb  |        1|  0|   0|   256|   32|     1|         8192|
    |Vect_F_U   |filterbank_core_hbkb  |        1|  0|   0|   256|   32|     1|         8192|
    |Vect_Dn_U  |filterbank_core_hcud  |        1|  0|   0|    32|   32|     1|         1024|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        4|  0|   0|   800|  128|     4|        25600|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_452_p2         |     +    |      0|  0|   9|           9|           1|
    |i_3_fu_469_p2         |     +    |      0|  0|   4|           4|           1|
    |indvarinc1_fu_492_p2  |     +    |      0|  0|   8|           8|           1|
    |indvarinc2_fu_509_p2  |     +    |      0|  0|   8|           8|           1|
    |indvarinc_fu_475_p2   |     +    |      0|  0|   8|           8|           1|
    |j_5_fu_616_p2         |     +    |      0|  0|   6|           6|           1|
    |j_6_fu_544_p2         |     +    |      0|  0|   9|           9|           1|
    |j_7_fu_650_p2         |     +    |      0|  0|   6|           6|           1|
    |j_8_fu_755_p2         |     +    |      0|  0|   9|           9|           1|
    |j_9_fu_683_p2         |     +    |      0|  0|   9|           9|           1|
    |k_2_fu_563_p2         |     +    |      0|  0|   6|           6|           1|
    |k_3_fu_702_p2         |     +    |      0|  0|   6|           6|           1|
    |tmp_31_fu_595_p2      |     +    |      0|  0|  10|          10|          10|
    |tmp_38_fu_734_p2      |     +    |      0|  0|  10|          10|          10|
    |tmp_12_fu_573_p2      |     -    |      0|  0|   9|           9|           9|
    |tmp_25_fu_712_p2      |     -    |      0|  0|   9|           9|           9|
    |exitcond1_fu_677_p2   |   icmp   |      0|  0|   4|           9|          10|
    |exitcond2_fu_644_p2   |   icmp   |      0|  0|   3|           6|           7|
    |exitcond3_fu_610_p2   |   icmp   |      0|  0|   3|           6|           7|
    |exitcond4_fu_538_p2   |   icmp   |      0|  0|   4|           9|          10|
    |exitcond5_fu_463_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond6_fu_446_p2   |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_749_p2    |   icmp   |      0|  0|   4|           9|          10|
    |tmp_3_fu_486_p2       |   icmp   |      0|  0|   3|           8|           2|
    |tmp_5_fu_503_p2       |   icmp   |      0|  0|   3|           8|           2|
    |tmp_7_fu_520_p2       |   icmp   |      0|  0|   3|           8|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 159|         202|         115|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Vect_Dn_address0         |   5|          3|    5|         15|
    |Vect_F_address0          |   8|          4|    8|         32|
    |Vect_F_d0                |  32|          3|   32|         96|
    |Vect_H_address0          |   8|          4|    8|         32|
    |Vect_H_d0                |  32|          3|   32|         96|
    |Vect_Up_address0         |   8|          4|    8|         32|
    |Vect_Up_d0               |  32|          3|   32|         96|
    |ap_NS_fsm                |  24|         31|    1|         31|
    |ap_enable_reg_pp5_iter3  |   1|          2|    1|          2|
    |grp_fu_419_p0            |  32|          4|   32|        128|
    |grp_fu_419_p1            |  32|          3|   32|         96|
    |grp_fu_427_p0            |  32|          3|   32|         96|
    |grp_fu_427_p1            |  32|          3|   32|         96|
    |i_1_reg_294              |   4|          2|    4|          8|
    |i_reg_283                |   9|          2|    9|         18|
    |invdar1_reg_317          |   8|          2|    8|         16|
    |invdar2_reg_328          |   8|          2|    8|         16|
    |invdar_reg_306           |   8|          2|    8|         16|
    |j_1_phi_fu_366_p4        |   6|          2|    6|         12|
    |j_1_reg_362              |   6|          2|    6|         12|
    |j_2_reg_374              |   6|          2|    6|         12|
    |j_3_reg_385              |   9|          2|    9|         18|
    |j_4_phi_fu_412_p4        |   9|          2|    9|         18|
    |j_4_reg_408              |   9|          2|    9|         18|
    |j_reg_339                |   9|          2|    9|         18|
    |k_1_phi_fu_401_p4        |   6|          2|    6|         12|
    |k_1_reg_397              |   6|          2|    6|         12|
    |k_phi_fu_355_p4          |   6|          2|    6|         12|
    |k_reg_351                |   6|          2|    6|         12|
    |y_Addr_A_orig            |  32|          4|   32|        128|
    |y_Din_A                  |  32|          3|   32|         96|
    |y_WEN_A                  |   4|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 461|        111|  438|       1310|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |Vect_F_addr_1_reg_907                     |   8|   0|    8|          0|
    |Vect_H_addr_1_reg_822                     |   8|   0|    8|          0|
    |ap_CS_fsm                                 |  30|   0|   30|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp1_iter1_tmp_13_reg_827  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp1_iter1_tmp_26_reg_836  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp4_iter1_tmp_34_reg_912  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp4_iter1_tmp_37_reg_921  |   1|   0|    1|          0|
    |exitcond2_reg_879                         |   1|   0|    1|          0|
    |exitcond3_reg_865                         |   1|   0|    1|          0|
    |exitcond_reg_945                          |   1|   0|    1|          0|
    |i_1_reg_294                               |   4|   0|    4|          0|
    |i_3_reg_778                               |   4|   0|    4|          0|
    |i_reg_283                                 |   9|   0|    9|          0|
    |invdar1_reg_317                           |   8|   0|    8|          0|
    |invdar2_reg_328                           |   8|   0|    8|          0|
    |invdar_reg_306                            |   8|   0|    8|          0|
    |j_1_reg_362                               |   6|   0|    6|          0|
    |j_2_reg_374                               |   6|   0|    6|          0|
    |j_3_reg_385                               |   9|   0|    9|          0|
    |j_4_reg_408                               |   9|   0|    9|          0|
    |j_5_reg_869                               |   6|   0|    6|          0|
    |j_6_reg_817                               |   9|   0|    9|          0|
    |j_8_reg_949                               |   9|   0|    9|          0|
    |j_9_reg_902                               |   9|   0|    9|          0|
    |j_reg_339                                 |   9|   0|    9|          0|
    |k_1_reg_397                               |   6|   0|    6|          0|
    |k_2_reg_831                               |   6|   0|    6|          0|
    |k_3_reg_916                               |   6|   0|    6|          0|
    |k_reg_351                                 |   6|   0|    6|          0|
    |reg_435                                   |  32|   0|   32|          0|
    |reg_440                                   |  32|   0|   32|          0|
    |tmp_13_reg_827                            |   1|   0|    1|          0|
    |tmp_24_reg_969                            |  32|   0|   32|          0|
    |tmp_26_reg_836                            |   1|   0|    1|          0|
    |tmp_33_reg_893                            |   5|   0|    5|          0|
    |tmp_34_reg_912                            |   1|   0|    1|          0|
    |tmp_37_cast_reg_807                       |   4|   0|   10|          6|
    |tmp_37_reg_921                            |   1|   0|    1|          0|
    |y_addr_1_reg_959                          |   8|   0|    8|          0|
    |y_load_reg_964                            |  32|   0|   32|          0|
    |exitcond_reg_945                          |   0|   1|    1|          0|
    |y_addr_1_reg_959                          |   0|   8|    8|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 351|   9|  366|          6|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+---------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------+-----+-----+------------+---------------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_start  |  in |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_done   | out |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_idle   | out |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_ready  | out |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|r_Addr_A  | out |   32|    bram    |          r          |     array    |
|r_EN_A    | out |    1|    bram    |          r          |     array    |
|r_WEN_A   | out |    4|    bram    |          r          |     array    |
|r_Din_A   | out |   32|    bram    |          r          |     array    |
|r_Dout_A  |  in |   32|    bram    |          r          |     array    |
|r_Clk_A   | out |    1|    bram    |          r          |     array    |
|r_Rst_A   | out |    1|    bram    |          r          |     array    |
|y_Addr_A  | out |   32|    bram    |          y          |     array    |
|y_EN_A    | out |    1|    bram    |          y          |     array    |
|y_WEN_A   | out |    4|    bram    |          y          |     array    |
|y_Din_A   | out |   32|    bram    |          y          |     array    |
|y_Dout_A  |  in |   32|    bram    |          y          |     array    |
|y_Clk_A   | out |    1|    bram    |          y          |     array    |
|y_Rst_A   | out |    1|    bram    |          y          |     array    |
|H_Addr_A  | out |   32|    bram    |          H          |     array    |
|H_EN_A    | out |    1|    bram    |          H          |     array    |
|H_WEN_A   | out |    4|    bram    |          H          |     array    |
|H_Din_A   | out |   32|    bram    |          H          |     array    |
|H_Dout_A  |  in |   32|    bram    |          H          |     array    |
|H_Clk_A   | out |    1|    bram    |          H          |     array    |
|H_Rst_A   | out |    1|    bram    |          H          |     array    |
|F_Addr_A  | out |   32|    bram    |          F          |     array    |
|F_EN_A    | out |    1|    bram    |          F          |     array    |
|F_WEN_A   | out |    4|    bram    |          F          |     array    |
|F_Din_A   | out |   32|    bram    |          F          |     array    |
|F_Dout_A  |  in |   32|    bram    |          F          |     array    |
|F_Clk_A   | out |    1|    bram    |          F          |     array    |
|F_Rst_A   | out |    1|    bram    |          F          |     array    |
+----------+-----+-----+------------+---------------------+--------------+

