sin_12x16.v,verilog,xil_defaultlib,../../../../signal_generator_vivado.srcs/sources_1/ip/sin_12x16/sim/sin_12x16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
