{"Source Block": ["oh/elink/hdl/etx_protocol.v@59:69@HdlIdDef", "   wire \t  etx_write;\n   wire [1:0] \t  etx_datamode;\n   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@57:67", "   reg [2:0] \t  tx_state;   \n   reg [PW-1:0]   tx_packet; \n   wire \t  etx_write;\n   wire [1:0] \t  etx_datamode;\n   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n"], ["oh/elink/hdl/etx_protocol.v@61:71", "   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n"], ["oh/axi/hdl/emaxi.v@175:185", "   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode_fifo;\n"], ["oh/elink/hdl/etx_protocol.v@65:75", "   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n   wire \t  burst_in;\n   wire \t  adjust;\n"], ["oh/axi/hdl/emaxi.v@176:186", "   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode_fifo;\n   wire [3:0] \t       txrr_ctrlmode_fifo;\n"], ["oh/elink/hdl/etx_protocol.v@60:70", "   wire [1:0] \t  etx_datamode;\n   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n"], ["oh/elink/hdl/etx_protocol.v@56:66", "   //################################################################\n   reg [2:0] \t  tx_state;   \n   reg [PW-1:0]   tx_packet; \n   wire \t  etx_write;\n   wire [1:0] \t  etx_datamode;\n   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n"], ["oh/elink/hdl/etx_protocol.v@58:68", "   reg [PW-1:0]   tx_packet; \n   wire \t  etx_write;\n   wire [1:0] \t  etx_datamode;\n   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n"], ["oh/elink/hdl/etx_protocol.v@63:73", "   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n"], ["oh/elink/hdl/etx_protocol.v@62:72", "   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n"], ["oh/elink/hdl/etx_protocol.v@64:74", "   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n   wire \t  burst_in;\n"]], "Diff Content": {"Delete": [[64, "   wire \t  tx_write;\n"]], "Add": []}}