Mohamed A. Bamakhrama , Jiali Teddy Zhai , Hristo Nikolov , Todor Stefanov, A methodology for automated design of hard-real-time embedded streaming systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Shuvra S. Bhattacharyya , Praveen K. Murthy , Edward A. Lee, Synthesis of Embedded Software from Synchronous Dataflow Specifications, Journal of VLSI Signal Processing Systems, v.21 n.2, p.151-166, June 1999[doi>10.1023/A:1008052406396]
K. A. Bowman, S. G. Duvall, and J. D. Meindl. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. Journal of Solid-State Circuits (JSSC) 37, 2 (Feb. 2002). DOI:http://dx.doi.org/10.1109/4.982424
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
S. Dighe, S. R. Vangal, P. Aseron, S. Kumar, T. Jacob, K. A. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar, V. K. De, and S. Borkar. 2011. Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-Core TeraFLOPS processor. Journal of Solid-State Circuits (JSSC) 46, 1 (2011).
Paul Friedberg , Yu Cao , Jason Cain , Ruth Wang , Jan Rabaey , Costas Spanos, Modeling Within-Die Spatial Correlation Effects for Process-Design Co-Optimization, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.516-521, March 21-23, 2005[doi>10.1109/ISQED.2005.82]
Siddharth Garg , Diana Marculescu, System-level throughput analysis for process variation aware multiple voltage-frequency island designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.4, p.1-25, September 2008[doi>10.1145/1391962.1391967]
A. H. Ghamarian , M. C. W. Geilen , S. Stuijk , T. Basten , B. D. Theelen , M. R. Mousavi , A. J. M. Moonen , M. J. G. Bekooij, Throughput Analysis of Synchronous Data Flow Graphs, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.25-36, June 28-30, 2006[doi>10.1109/ACSD.2006.33]
Kees Goossens , Andreas Hansson, The aethereal network on chip after ten years: goals, evolution, lessons, and future, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837353]
Kees Goossens , Arnaldo Azevedo , Karthik Chandrasekar , Manil Dev Gomony , Sven Goossens , Martijn Koedam , Yonghui Li , Davit Mirzoyan , Anca Molnos , Ashkan Beyranvand Nejad , Andrew Nelson , Shubhendu Sinha, Virtual execution platforms for mixed-time-criticality systems: the CompSOC architecture and design flow, ACM SIGBED Review, v.10 n.3, p.23-34, October 2013[doi>10.1145/2544350.2544353]
Andreas Hansson, Maarten Wiggers, Arno Moonen, Kees Goossens, and Marco Bekooij. 2009. Enabling application-level performance guarantees in network-based systems on chip by applying dataflow analysis. IET Computers & Digital 3, 5 (2009). DOI:http://dx.doi.org/10.1049/iet-cdt.2008.0093
Carles Hernandez , Antoni Roca , Federico Silla , Jose Flich , Jose Duato, On the Impact of Within-Die Process Variation in GALS-Based NoC Performance, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.2, p.294-307, February 2012[doi>10.1109/TCAD.2011.2170071]
Lin Huang , Qiang Xu, Performance yield-driven task allocation and scheduling for MPSoCs under process variation, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837358]
Kwangok Jeong, A. B. Kahng, and K. Samadi. 2009. Impact of guardband reduction on design outcomes: A quantitative approach. Transactions on Semiconductor Manufacturing (SM) 22, 4 (2009). DOI:http://dx.doi.org/10.1109/TSM.2009.2031789
E. A. Lee and D. G. Messerschmitt. 1987. Synchronous data flow. Proceedings of the IEEE 75, 9 (1987). DOI:http://dx.doi.org/10.1109/PROC.1987.13876
D. Marculescu , S. Garg, Process-Driven Variability Analysis of Single and Multiple Voltage–Frequency Island Latency-Constrained Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.5, p.893-905, May 2008[doi>10.1109/TCAD.2008.917969]
Maurice Meijer , José Pineda de Gyvez, Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.42-51, January 2012[doi>10.1109/TVLSI.2010.2091974]
T. Meincke, A. Hemani, S. Kumar, P. Ellervee, J. Oberg, T. Olsson, P. Nilsson, D. Lindqvist, and H. Tenhunen. 1999. Globally asynchronous locally synchronous architecture for large high-performance ASICs. In Proc. Int’l Symposium on Circuits and Systems (ISCAS’99), Vol. 2. DOI:http://dx.doi.org/10.1109/ISCAS.1999.780794
Mikael Millberg , Erland Nilsson , Rikard Thid , Shashi Kumar , Axel Jantsch, The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip, Proceedings of the 17th International Conference on VLSI Design, p.693, January 05-09, 2004
M. Miranda , B. Dierickx , P. Zuber , P. Dobrovoln , F. Kutscherauer , P. Roussel , P. Poliakov, Variability aware modeling of SoCs: From device variations to manufactured system yield, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.547-553, March 16-18, 2009[doi>10.1109/ISQED.2009.4810353]
D. Mirzoyan, B. Akesson, S. Stuijk, and K. Goossens. 2013. Better than Worst-Case Design for Streaming Application under Process Variation. Ph.D. Dissertation. EEMCS Department, Delft University of Technology.
Davit Mirzoyan, Benny Akesson, and Kees Goossens. 2013. Throughput analysis and voltage-frequency island partitioning for streaming applications under process variation. In Proc. Embedded Systems for Real-Time Multimedia (ESTIMedia’13).
Davit Mirzoyan , Benny Akesson , Kees Goossens, Process-variation-aware mapping of best-effort and real-time streaming applications to MPSoCs, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.2s, January 2014[doi>10.1145/2490819]
Jens Muttersbach , Thomas Villiger , Wolfgang Fichtner, Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.52, April 02-06, 2000
Hyunok Oh , Soonhoi Ha, Fractional Rate Dataflow Model for Efficient Code Synthesis, Journal of VLSI Signal Processing Systems, v.37 n.1, p.41-51, May 2004[doi>10.1023/B:VLSI.0000017002.91721.0e]
Liang-Teck Pang and B. Nikolic. 2008. Measurement and analysis of variability in 45nm strained-Si CMOS technology. In Custom Integrated Circuits Conference (CICC’08). DOI:http://dx.doi.org/10.1109/CICC.2008.4672038
Liang-Teck Pang, Kun Qian, Costas J. Spanos, and B. Nikolic. 2009. Measurement and analysis of variability in 45 nm strained-Si CMOS technology. Journal of Solid-State Circuits 44, 8 (2009).
P. Poplavko , T. Basten , M. Bekooij , J. van Meerbergen , B. Mesman, Task-level timing models for guaranteed performance in multiprocessor networks-on-chip, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951721]
A. Rylyakov, J. Tierno, G. English, M. Sperling, and D. Friedman. 2008. A wide tuning range (1 GHz-to-15 GHz) fractional-N all-digital PLL in 45nm SOI. In Custom Integrated Circuits Conference (CICC’08). DOI:http://dx.doi.org/10.1109/CICC.2008.4672113
A. Shabbir , A. Kumar , S. Stuijk , B. Mesman , H. Corporaal, CA-MPSoC: An automated design flow for predictable multi-processor architectures for multiple applications, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.7, p.265-277, July, 2010[doi>10.1016/j.sysarc.2010.03.007]
Sundararajan Sriram , Shuvra S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, Marcel Dekker, Inc., New York, NY, 2000
Dimitrios Stiliadis , Anujan Varma, Latency-rate servers: a general model for analysis of traffic scheduling algorithms, IEEE/ACM Transactions on Networking (TON), v.6 n.5, p.611-624, Oct. 1998[doi>10.1109/90.731196]
Sander Stuijk , Marc Geilen , Twan Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147138]
Sander Stuijk , Marc Geilen , Twan Basten, SDF^3: SDF For Free, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.276-278, June 28-30, 2006[doi>10.1109/ACSD.2006.23]
S. Stuijk , T. Basten , M. C. W. Geilen , H. Corporaal, Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278674]
Sander Stuijk , Marc Geilen , Twan Basten, Throughput-Buffering Trade-Off Exploration for Cyclo-Static and Synchronous Dataflow Graphs, IEEE Transactions on Computers, v.57 n.10, p.1331-1345, October 2008[doi>10.1109/TC.2008.58]
C. H. (Kees) van Berkel, Multi-core for mobile phones, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. 2008. An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS. Journal of Solid-State Circuits (JSSC) 43, 1 (2008). DOI:http://dx.doi.org/10.1109/JSSC.2007.910957
Hassan M. G. Wassel , Ying Gao , Jason K. Oberg , Ted Huffmire , Ryan Kastner , Frederic T. Chong , Timothy Sherwood, SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip, ACM SIGARCH Computer Architecture News, v.41 n.3, June 2013[doi>10.1145/2508148.2485972]
Maarten H. Wiggers , Marco J. G. Bekooij , Gerard J. M. Smit, Efficient computation of buffer capacities for cyclo-static dataflow graphs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278647]
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
