// megafunction wizard: %Triple-Speed Ethernet v17.1%
// GENERATION: XML
// triple_speed_ethernet.v

// Generated using ACDS version 17.1 593

`timescale 1 ps / 1 ps
module triple_speed_ethernet (
		input  wire        ref_clk,          //  pcs_ref_clk_clock_connection.clk
		input  wire        gxb_cal_blk_clk,  //                   cal_blk_clk.clk
		input  wire        clk,              // control_port_clock_connection.clk
		input  wire        reset,            //              reset_connection.reset
		input  wire [4:0]  reg_addr,         //                  control_port.address
		output wire [15:0] reg_data_out,     //                              .readdata
		input  wire        reg_rd,           //                              .read
		input  wire [15:0] reg_data_in,      //                              .writedata
		input  wire        reg_wr,           //                              .write
		output wire        reg_busy,         //                              .waitrequest
		output wire        tx_clk,           // pcs_transmit_clock_connection.clk
		output wire        rx_clk,           //  pcs_receive_clock_connection.clk
		input  wire        reset_tx_clk,     // pcs_transmit_reset_connection.reset
		input  wire        reset_rx_clk,     //  pcs_receive_reset_connection.reset
		output wire        gmii_rx_dv,       //               gmii_connection.gmii_rx_dv
		output wire [7:0]  gmii_rx_d,        //                              .gmii_rx_d
		output wire        gmii_rx_err,      //                              .gmii_rx_err
		input  wire        gmii_tx_en,       //                              .gmii_tx_en
		input  wire [7:0]  gmii_tx_d,        //                              .gmii_tx_d
		input  wire        gmii_tx_err,      //                              .gmii_tx_err
		output wire        led_crs,          //         status_led_connection.crs
		output wire        led_link,         //                              .link
		output wire        led_panel_link,   //                              .panel_link
		output wire        led_col,          //                              .col
		output wire        led_an,           //                              .an
		output wire        led_char_err,     //                              .char_err
		output wire        led_disp_err,     //                              .disp_err
		output wire        rx_recovclkout,   //     serdes_control_connection.rx_recovclkout
		input  wire        reconfig_clk,     //                              .reconfig_clk
		input  wire [3:0]  reconfig_togxb,   //                              .reconfig_togxb
		output wire [4:0]  reconfig_fromgxb, //                              .reconfig_fromgxb
		input  wire        reconfig_busy,    //                              .reconfig_busy
		output wire        txp,              //             serial_connection.txp
		input  wire        rxp               //                              .rxp
	);

	triple_speed_ethernet_0002 triple_speed_ethernet_inst (
		.ref_clk          (ref_clk),          //  pcs_ref_clk_clock_connection.clk
		.gxb_cal_blk_clk  (gxb_cal_blk_clk),  //                   cal_blk_clk.clk
		.clk              (clk),              // control_port_clock_connection.clk
		.reset            (reset),            //              reset_connection.reset
		.reg_addr         (reg_addr),         //                  control_port.address
		.reg_data_out     (reg_data_out),     //                              .readdata
		.reg_rd           (reg_rd),           //                              .read
		.reg_data_in      (reg_data_in),      //                              .writedata
		.reg_wr           (reg_wr),           //                              .write
		.reg_busy         (reg_busy),         //                              .waitrequest
		.tx_clk           (tx_clk),           // pcs_transmit_clock_connection.clk
		.rx_clk           (rx_clk),           //  pcs_receive_clock_connection.clk
		.reset_tx_clk     (reset_tx_clk),     // pcs_transmit_reset_connection.reset
		.reset_rx_clk     (reset_rx_clk),     //  pcs_receive_reset_connection.reset
		.gmii_rx_dv       (gmii_rx_dv),       //               gmii_connection.gmii_rx_dv
		.gmii_rx_d        (gmii_rx_d),        //                              .gmii_rx_d
		.gmii_rx_err      (gmii_rx_err),      //                              .gmii_rx_err
		.gmii_tx_en       (gmii_tx_en),       //                              .gmii_tx_en
		.gmii_tx_d        (gmii_tx_d),        //                              .gmii_tx_d
		.gmii_tx_err      (gmii_tx_err),      //                              .gmii_tx_err
		.led_crs          (led_crs),          //         status_led_connection.crs
		.led_link         (led_link),         //                              .link
		.led_panel_link   (led_panel_link),   //                              .panel_link
		.led_col          (led_col),          //                              .col
		.led_an           (led_an),           //                              .an
		.led_char_err     (led_char_err),     //                              .char_err
		.led_disp_err     (led_disp_err),     //                              .disp_err
		.rx_recovclkout   (rx_recovclkout),   //     serdes_control_connection.rx_recovclkout
		.reconfig_clk     (reconfig_clk),     //                              .reconfig_clk
		.reconfig_togxb   (reconfig_togxb),   //                              .reconfig_togxb
		.reconfig_fromgxb (reconfig_fromgxb), //                              .reconfig_fromgxb
		.reconfig_busy    (reconfig_busy),    //                              .reconfig_busy
		.txp              (txp),              //             serial_connection.txp
		.rxp              (rxp)               //                              .rxp
	);

endmodule
// Retrieval info: <?xml version="1.0"?>
//<!--
//	Generated by Altera MegaWizard Launcher Utility version 1.0
//	************************************************************
//	THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//	************************************************************
//	Copyright (C) 1991-2021 Altera Corporation
//	Any megafunction design, and related net list (encrypted or decrypted),
//	support information, device programming or simulation file, and any other
//	associated documentation or information provided by Altera or a partner
//	under Altera's Megafunction Partnership Program may be used only to
//	program PLD devices (but not masked PLD devices) from Altera.  Any other
//	use of such megafunction design, net list, support information, device
//	programming or simulation file, or any other related documentation or
//	information is prohibited for any other purpose, including, but not
//	limited to modification, reverse engineering, de-compiling, or use with
//	any other silicon devices, unless such use is explicitly licensed under
//	a separate agreement with Altera or a megafunction partner.  Title to
//	the intellectual property, including patents, copyrights, trademarks,
//	trade secrets, or maskworks, embodied in any such megafunction design,
//	net list, support information, device programming or simulation file, or
//	any other related documentation or information provided by Altera or a
//	megafunction partner, remains with Altera, the megafunction partner, or
//	their respective licensors.  No other licenses, including any licenses
//	needed under any third party's intellectual property, are provided herein.
//-->
// Retrieval info: <instance entity-name="altera_eth_tse" version="17.1" >
// Retrieval info: 	<generic name="deviceFamilyName" value="Cyclone IV GX" />
// Retrieval info: 	<generic name="core_variation" value="PCS_ONLY" />
// Retrieval info: 	<generic name="ifGMII" value="MII_GMII" />
// Retrieval info: 	<generic name="use_mac_clken" value="false" />
// Retrieval info: 	<generic name="enable_use_internal_fifo" value="true" />
// Retrieval info: 	<generic name="enable_ecc" value="false" />
// Retrieval info: 	<generic name="max_channels" value="1" />
// Retrieval info: 	<generic name="use_misc_ports" value="true" />
// Retrieval info: 	<generic name="transceiver_type" value="GXB" />
// Retrieval info: 	<generic name="enable_hd_logic" value="true" />
// Retrieval info: 	<generic name="enable_gmii_loopback" value="false" />
// Retrieval info: 	<generic name="enable_sup_addr" value="false" />
// Retrieval info: 	<generic name="stat_cnt_ena" value="true" />
// Retrieval info: 	<generic name="ext_stat_cnt_ena" value="false" />
// Retrieval info: 	<generic name="ena_hash" value="false" />
// Retrieval info: 	<generic name="enable_shift16" value="true" />
// Retrieval info: 	<generic name="enable_mac_flow_ctrl" value="false" />
// Retrieval info: 	<generic name="enable_mac_vlan" value="false" />
// Retrieval info: 	<generic name="enable_magic_detect" value="true" />
// Retrieval info: 	<generic name="useMDIO" value="false" />
// Retrieval info: 	<generic name="mdio_clk_div" value="40" />
// Retrieval info: 	<generic name="enable_ena" value="32" />
// Retrieval info: 	<generic name="eg_addr" value="11" />
// Retrieval info: 	<generic name="ing_addr" value="11" />
// Retrieval info: 	<generic name="phy_identifier" value="0" />
// Retrieval info: 	<generic name="enable_sgmii" value="false" />
// Retrieval info: 	<generic name="export_pwrdn" value="false" />
// Retrieval info: 	<generic name="enable_alt_reconfig" value="false" />
// Retrieval info: 	<generic name="starting_channel_number" value="0" />
// Retrieval info: 	<generic name="phyip_pll_type" value="CMU" />
// Retrieval info: 	<generic name="phyip_pll_base_data_rate" value="1250 Mbps" />
// Retrieval info: 	<generic name="phyip_en_synce_support" value="false" />
// Retrieval info: 	<generic name="phyip_pma_bonding_mode" value="x1" />
// Retrieval info: 	<generic name="nf_phyip_rcfg_enable" value="false" />
// Retrieval info: 	<generic name="XCVR_RCFG_JTAG_ENABLE" value="0" />
// Retrieval info: 	<generic name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
// Retrieval info: 	<generic name="XCVR_SET_USER_IDENTIFIER" value="0" />
// Retrieval info: 	<generic name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
// Retrieval info: 	<generic name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
// Retrieval info: 	<generic name="enable_timestamping" value="false" />
// Retrieval info: 	<generic name="enable_ptp_1step" value="false" />
// Retrieval info: 	<generic name="tstamp_fp_width" value="4" />
// Retrieval info: 	<generic name="AUTO_DEVICE" value="EP4CGX110CF23C7" />
// Retrieval info: 	<generic name="AUTO_DEVICE_SPEEDGRADE" value="7" />
// Retrieval info: </instance>
// IPFS_FILES : triple_speed_ethernet.vo
// RELATED_FILES: triple_speed_ethernet.v, triple_speed_ethernet_0002.v, altera_eth_tse_pcs_pma_gxb.v, altera_tse_align_sync.v, altera_tse_dec10b8b.v, altera_tse_dec_func.v, altera_tse_enc8b10b.v, altera_tse_top_autoneg.v, altera_tse_carrier_sense.v, altera_tse_clk_gen.v, altera_tse_sgmii_clk_div.v, altera_tse_sgmii_clk_enable.v, altera_tse_rx_encapsulation.v, altera_tse_tx_encapsulation.v, altera_tse_rx_encapsulation_strx_gx.v, altera_tse_pcs_control.v, altera_tse_pcs_host_control.v, altera_tse_mdio_reg.v, altera_tse_mii_rx_if_pcs.v, altera_tse_mii_tx_if_pcs.v, altera_tse_rx_sync.v, altera_tse_sgmii_clk_cntl.v, altera_tse_colision_detect.v, altera_tse_rx_converter.v, altera_tse_rx_fifo_rd.v, altera_tse_top_rx_converter.v, altera_tse_top_sgmii.v, altera_tse_top_sgmii_strx_gx.v, altera_tse_top_tx_converter.v, altera_tse_tx_converter.v, altera_tse_top_1000_base_x.v, altera_tse_top_1000_base_x_strx_gx.v, altera_tse_top_pcs.v, altera_tse_top_pcs_strx_gx.v, altera_tse_top_rx.v, altera_tse_top_tx.v, altera_tse_reset_sequencer.sv, altera_tse_reset_ctrl_lego.sv, altera_tse_xcvr_resync.v, altera_tse_gxb_aligned_rxsync.v, altera_eth_tse_std_synchronizer.v, altera_eth_tse_std_synchronizer_bundle.v, altera_eth_tse_ptp_std_synchronizer.v, altera_tse_false_path_marker.v, altera_tse_reset_synchronizer.v, altera_tse_clock_crosser.v, altera_tse_a_fifo_13.v, altera_tse_a_fifo_24.v, altera_tse_a_fifo_34.v, altera_tse_a_fifo_opt_1246.v, altera_tse_a_fifo_opt_14_44.v, altera_tse_a_fifo_opt_36_10.v, altera_tse_gray_cnt.v, altera_tse_sdpm_altsyncram.v, altera_tse_altsyncram_dpm_fifo.v, altera_tse_bin_cnt.v, altera_tse_ph_calculator.sv, altera_tse_sdpm_gen.v, altera_tse_ecc_dec_x10.v, altera_tse_ecc_enc_x10.v, altera_tse_ecc_enc_x10_wrapper.v, altera_tse_ecc_dec_x14.v, altera_tse_ecc_enc_x14.v, altera_tse_ecc_enc_x14_wrapper.v, altera_tse_ecc_dec_x2.v, altera_tse_ecc_enc_x2.v, altera_tse_ecc_enc_x2_wrapper.v, altera_tse_ecc_dec_x23.v, altera_tse_ecc_enc_x23.v, altera_tse_ecc_enc_x23_wrapper.v, altera_tse_ecc_dec_x36.v, altera_tse_ecc_enc_x36.v, altera_tse_ecc_enc_x36_wrapper.v, altera_tse_ecc_dec_x40.v, altera_tse_ecc_enc_x40.v, altera_tse_ecc_enc_x40_wrapper.v, altera_tse_ecc_dec_x30.v, altera_tse_ecc_enc_x30.v, altera_tse_ecc_enc_x30_wrapper.v, altera_tse_ecc_status_crosser.v, altera_std_synchronizer_nocut.v, altera_tse_altgxb.v, altera_tse_gxb_gige_inst.v, altera_tse_alt4gxb_gige.v, altera_tse_alt4gxb_gige_wo_rmfifo.v, altera_tse_altgx_civgx_gige.v, altera_tse_altgx_civgx_gige_wo_rmfifo.v
