#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Wed May 31 08:25:31 2023
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Wed May 31 08:28:43 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.012395s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (126.1%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.022313s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (140.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.331092s wall, 0.125000s user + 0.203125s system = 0.328125s CPU (99.1%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.006917s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (225.9%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.034058s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.8%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003895s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N86 (bmsREDAND).
I: Constant propagation done on N82 (bmsREDAND).
I: Constant propagation done on N88 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully.
 0.030130s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (103.7%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.563 sec
Current time: Wed May 31 08:28:47 2023
Action compile: Peak memory pool usage is 72,941,568 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed May 31 08:28:47 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.026500s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (59.0%)
Start mod-gen.
I: Constant propagation done on s1/N55_bc0 (bmsREDAND).
I: Constant propagation done on s1/N197_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N167_ab1 (bmsREDAND).
I: Constant propagation done on s1/N107_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N107_bc1 (bmsREDAND).
I: Constant propagation done on s1/N153_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N167_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N145_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N145_ab0 (bmsREDAND).
I: Constant propagation done on s1/N197_bc1 (bmsREDAND).
Executing : mod-gen successfully.
 0.076095s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.7%)
Start logic-optimization.
Executing : logic-optimization successfully.
 2.908259s wall, 2.843750s user + 0.078125s system = 2.921875s CPU (100.5%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.021397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.0%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 2.143375s wall, 2.000000s user + 0.125000s system = 2.125000s CPU (99.1%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.033395s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (140.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000684s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.009323s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    51 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     4 uses
GTP_DFF_RE                    3 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     18 uses
GTP_LUT3                      9 uses
GTP_LUT4                     24 uses
GTP_LUT5                     37 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  7 uses

I/O ports: 35
GTP_INBUF                   8 uses
GTP_OUTBUF                 27 uses

Mapping Summary:
Total LUTs: 130 of 17536 (0.74%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 130
Total Registers: 76 of 26304 (0.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 35 of 240 (14.58%)


Number of unique control sets : 8
  CLK(nt_clk_in), CE(s1.N318)                      : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 50
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N366)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N409)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N459)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N638)        : 4
  CLK(nt_clk_in), R(s1.N318), CE(s1.N322)          : 3


Number of DFF:CE Signals : 6
  s1.N318(from GTP_LUT2:Z)                         : 2
  s1.N322(from GTP_LUT2:Z)                         : 3
  s1.N366(from GTP_LUT5M:Z)                        : 4
  s1.N409(from GTP_LUT5:Z)                         : 4
  s1.N459(from GTP_LUT4:Z)                         : 4
  s1.N638(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 71

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 71

Number of DFF:RS Signals : 1
  s1.N318(from GTP_LUT2:Z)                         : 3

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                71           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     221.288 MHz       1000.000          4.519        995.481
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     962.464 MHz       1000.000          1.039        998.961
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.481       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.961       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.654       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             71
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N447_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N447_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N447          
                                                                                   s1/N449_1/I4 (GTP_LUT5)
                                   td                    0.174       5.754 f       s1/N449_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.265         s1/N1010         
                                                                                   s1/N459_6/I4 (GTP_LUT5)
                                   td                    0.174       6.439 f       s1/N459_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.880         s1/_N371         
                                                                                   s1/N1018_4/I3 (GTP_LUT4)
                                   td                    0.174       7.054 f       s1/N1018_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.495         s1/N1018         
                                                                                   s1/N1197_4/I4 (GTP_LUT5)
                                   td                    0.174       7.669 f       s1/N1197_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.039         s1/N1197         
                                                                                   s1/N460_4/I4 (GTP_LUT5)
                                   td                    0.164       8.203 r       s1/N460_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.203         s1/N460          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.203         Logic Levels: 6  
                                                                                   Logic: 1.517ns(34.190%), Route: 2.920ns(65.810%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.481                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N447_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N447_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N447          
                                                                                   s1/N459_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N459_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N372         
                                                                                   s1/N638_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N638_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N286         
                                                                                   s1/N638_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N638_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N638          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[5]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N447_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N447_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N447          
                                                                                   s1/N459_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N459_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N372         
                                                                                   s1/N638_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N638_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N286         
                                                                                   s1/N638_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N638_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N638          
                                                                           r       s1/red_score[5]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1/CLK (GTP_DFF_RE)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_1/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_1/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_1         
                                                                           f       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/CLK (GTP_DFF_RE)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_2/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_2         
                                                                           f       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/CLK (GTP_DFF_RE)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_3/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_3         
                                                                           f       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_sel [6]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_sel [6]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_sel [0]   
                                                                           r       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.479         s2/dis_sel [7]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.479         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.797%), Route: 0.594ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.508         s2/dis_sel [0]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.508         Logic Levels: 0  
                                                                                   Logic: 0.317ns(33.723%), Route: 0.623ns(66.277%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[4] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[4]_0_2/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[4]_0_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N387            
                                                                                   dis_seg_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[4]       
 dis_seg[4]                                                                f       dis_seg[4] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N248            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N252            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[1] (port)
Endpoint    : s1/key_2/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[1]                                           0.000       0.000 r       key_column[1] (port)
                                   net (fanout=1)        0.000       0.000         key_column[1]    
                                                                                   key_column_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_column[1] 
                                                                           r       s1/key_2/D (GTP_DFF_RE)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                           r       s1/key_red/D (GTP_DFF_E)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                           r       s1/key_3/D (GTP_DFF_RE)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 13.000 sec
Action synthesize: CPU time elapsed is 10.984 sec
Current time: Wed May 31 08:28:59 2023
Action synthesize: Peak memory pool usage is 193,892,352 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed May 31 08:29:01 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 76       | 26304         | 1                   
| LUT                   | 130      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 35       | 240           | 15                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf has been covered.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 6.297 sec
Current time: Wed May 31 08:29:08 2023
Action dev_map: Peak memory pool usage is 171,012,096 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed May 31 08:29:09 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[3]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[3]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[6]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[6]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_shu[0]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_shu[0]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_shu[1]} -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_shu[1]} -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_shu[2]} -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_shu[2]} -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port clk_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_column[0]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_column[0]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_column[1]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_column[1]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_column[2]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_column[2]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_column[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf(line number: 18)] Object 'key_column[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_column[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_row[0]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_row[0]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_row[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf(line number: 20)] Object 'key_row[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_row[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_row[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf(line number: 21)] Object 'key_row[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_row[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_row[3]} -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_row[3]} -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_n -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_n -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 2.17 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.30 sec.
Wirelength after global placement is 1274.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dis_seg_obuf[0]/opit_1 on IOL_151_326.
Placed fixed group with base inst dis_seg_obuf[1]/opit_1 on IOL_151_325.
Placed fixed group with base inst dis_seg_obuf[2]/opit_1 on IOL_151_298.
Placed fixed group with base inst dis_seg_obuf[3]/opit_1 on IOL_151_254.
Placed fixed group with base inst dis_seg_obuf[4]/opit_1 on IOL_151_257.
Placed fixed group with base inst dis_seg_obuf[5]/opit_1 on IOL_151_258.
Placed fixed group with base inst dis_seg_obuf[6]/opit_1 on IOL_151_253.
Placed fixed group with base inst dis_shu_obuf[0]/opit_1 on IOL_151_233.
Placed fixed group with base inst dis_shu_obuf[1]/opit_1 on IOL_151_226.
Placed fixed group with base inst dis_shu_obuf[2]/opit_1 on IOL_151_225.
Placed fixed group with base inst en_score_ibuf/opit_1 on IOL_151_102.
Placed fixed group with base inst key_column_ibuf[0]/opit_1 on IOL_151_18.
Placed fixed group with base inst key_column_ibuf[1]/opit_1 on IOL_151_10.
Placed fixed group with base inst key_column_ibuf[2]/opit_1 on IOL_151_9.
Placed fixed group with base inst key_row_ibuf[0]/opit_1 on IOL_151_14.
Placed fixed group with base inst key_row_ibuf[3]/opit_1 on IOL_151_89.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_21.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 1250.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1205.
Post global placement takes 0.33 sec.
Wirelength after legalization is 1220.
Legalization takes 0.05 sec.
Worst slack before Replication Place is 995651.
Wirelength after replication placement is 1220.
Legalized cost 995651.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 1220.
Timing-driven detailed placement takes 0.34 sec.
Placement done.
Total placement takes 3.38 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 1.70 sec.
Worst slack is 995890.
Processing design graph takes 0.30 sec.
Total memory for routing:
	46.921849 M.
Total nets for routing : 264.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 7 at the end of iteration 0.
Unrouted nets 6 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 3 processed 12 nets, it takes 0.23 sec.
Global routing takes 0.25 sec.
Total 285 subnets.
    forward max bucket size 60 , backward 21.
        Unrouted nets 136 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 25 , backward 29.
        Unrouted nets 98 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 22 , backward 31.
        Unrouted nets 75 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 17 , backward 45.
        Unrouted nets 64 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 60.
        Unrouted nets 53 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 57.
        Unrouted nets 24 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 59.
        Unrouted nets 23 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 57.
        Unrouted nets 13 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 31.
        Unrouted nets 18 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 25.
        Unrouted nets 9 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 23.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_sel[1]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.27 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used srb routing arc is 1808.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 3.23 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 43       | 3274          | 1                   
|   FF                     | 34       | 19644         | 1                   
|   LUT                    | 79       | 13096         | 1                   
|   LUT-FF pairs           | 11       | 13096         | 1                   
| Use of CLMS              | 18       | 1110          | 2                   
|   FF                     | 42       | 6660          | 1                   
|   LUT                    | 54       | 4440          | 1                   
|   LUT-FF pairs           | 7        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 35       | 240           | 15                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 15       | 114           | 13                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 35       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 16.000 sec
Action pnr: CPU time elapsed is 14.922 sec
Current time: Wed May 31 08:29:24 2023
Action pnr: Peak memory pool usage is 372,293,632 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed May 31 08:29:26 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Wed May 31 08:29:36 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     198.847 MHz       1000.000          5.029        994.971
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1070.664 MHz       1000.000          0.934        999.066
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            994.971       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.066       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.334       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.334       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.291       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.415       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.950       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.204       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.307       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.308       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.656       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.628       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.261       4.626 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.767       5.393         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.377       5.770 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.414       6.184         s0/_N474         
 CLMA_130_176/Y0                   td                    0.164       6.348 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.446       6.794         s0/_N478         
 CLMS_126_165/Y0                   td                    0.383       7.177 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       1.116       8.293         s0/N34           
                                                         0.382       8.675 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.675         s0/_N108         
 CLMS_126_193/COUT                 td                    0.097       8.772 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         s0/_N110         
                                                         0.060       8.832 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.832         s0/_N112         
 CLMS_126_197/COUT                 td                    0.097       8.929 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.929         s0/_N114         
                                                         0.060       8.989 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.989         s0/_N116         
 CLMS_126_201/COUT                 td                    0.097       9.086 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.086         s0/_N118         
                                                         0.059       9.145 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.145         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.145         Logic Levels: 6  
                                                                                   Logic: 2.037ns(42.615%), Route: 2.743ns(57.385%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.528    1003.720         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Setup time                                             -0.171    1004.116                          

 Data required time                                               1004.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.116                          
 Data arrival time                                                  -9.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.971                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.261       4.626 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.767       5.393         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.377       5.770 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.414       6.184         s0/_N474         
 CLMA_130_176/Y0                   td                    0.164       6.348 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.446       6.794         s0/_N478         
 CLMS_126_165/Y0                   td                    0.383       7.177 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       1.116       8.293         s0/N34           
                                                         0.382       8.675 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.675         s0/_N108         
 CLMS_126_193/COUT                 td                    0.097       8.772 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         s0/_N110         
                                                         0.060       8.832 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.832         s0/_N112         
 CLMS_126_197/COUT                 td                    0.097       8.929 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.929         s0/_N114         
                                                         0.060       8.989 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.989         s0/_N116         
 CLMS_126_201/COUT                 td                    0.095       9.084 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.084         s0/_N118         
 CLMS_126_205/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.084         Logic Levels: 6  
                                                                                   Logic: 1.976ns(41.873%), Route: 2.743ns(58.127%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.528    1003.720         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Setup time                                             -0.171    1004.116                          

 Data required time                                               1004.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.116                          
 Data arrival time                                                  -9.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.032                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.715
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.261       4.626 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.767       5.393         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.377       5.770 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.414       6.184         s0/_N474         
 CLMA_130_176/Y0                   td                    0.164       6.348 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.446       6.794         s0/_N478         
 CLMS_126_165/Y0                   td                    0.383       7.177 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       1.116       8.293         s0/N34           
                                                         0.382       8.675 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.675         s0/_N108         
 CLMS_126_193/COUT                 td                    0.097       8.772 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         s0/_N110         
                                                         0.060       8.832 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.832         s0/_N112         
 CLMS_126_197/COUT                 td                    0.097       8.929 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.929         s0/_N114         
                                                         0.059       8.988 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.988         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.988         Logic Levels: 5  
                                                                                   Logic: 1.880ns(40.666%), Route: 2.743ns(59.334%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.523    1003.715         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.650    1004.365                          
 clock uncertainty                                      -0.050    1004.315                          

 Setup time                                             -0.171    1004.144                          

 Data required time                                               1004.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.144                          
 Data arrival time                                                  -8.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.156                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.715
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.523       3.715         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_146_188/Q1                   tco                   0.223       3.938 f       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.144       4.082         s1/t6            
 CLMA_146_188/CD                                                           f       s1/t5/opit_0_inv/D

 Data arrival time                                                   4.082         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.650       3.715                          
 clock uncertainty                                       0.000       3.715                          

 Hold time                                               0.033       3.748                          

 Data required time                                                  3.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.748                          
 Data arrival time                                                  -4.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[5]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  3.745
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.553       3.745         ntclkbufg_0      
 CLMA_146_212/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_212/Q0                   tco                   0.224       3.969 r       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.141       4.110         nt_score[5]      
 CLMA_146_213/M2                                                           r       s2/dis_num[5]/opit_0_inv/D

 Data arrival time                                                   4.110         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       4.395         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[5]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.778                          
 clock uncertainty                                       0.000       3.778                          

 Hold time                                              -0.012       3.766                          

 Data required time                                                  3.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.766                          
 Data arrival time                                                  -4.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/opit_0/CLK
Endpoint    : s1/t6/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.712
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.520       3.712         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       s1/key_3/opit_0/CLK

 CLMS_142_189/Q0                   tco                   0.224       3.936 r       s1/key_3/opit_0/Q
                                   net (fanout=1)        0.175       4.111         s1/key_3         
 CLMA_146_188/M2                                                           r       s1/t6/opit_0_inv/D

 Data arrival time                                                   4.111         Logic Levels: 0  
                                                                                   Logic: 0.224ns(56.140%), Route: 0.175ns(43.860%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK
 clock pessimism                                        -0.598       3.767                          
 clock uncertainty                                       0.000       3.767                          

 Hold time                                              -0.012       3.755                          

 Data required time                                                  3.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.755                          
 Data arrival time                                                  -4.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.941
  Launch Clock Delay      :  1.230
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Y0                   tco                   0.325       1.555 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.492       2.047         s2/dis_lin [0]   
 CLMA_146_216/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   2.047         Logic Levels: 0  
                                                                                   Logic: 0.325ns(39.780%), Route: 0.492ns(60.220%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941    1000.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.289    1001.230                          
 clock uncertainty                                      -0.050    1001.180                          

 Setup time                                             -0.067    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  -2.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.066                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.941
  Launch Clock Delay      :  1.230
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.261       1.491 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.499       1.990         s2/dis_sel [7]   
 CLMA_146_216/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.990         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.342%), Route: 0.499ns(65.658%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941    1000.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.289    1001.230                          
 clock uncertainty                                      -0.050    1001.180                          

 Setup time                                             -0.067    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  -1.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.123                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.941
  Launch Clock Delay      :  1.230
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.261       1.491 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.369       1.860         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.860         Logic Levels: 0  
                                                                                   Logic: 0.261ns(41.429%), Route: 0.369ns(58.571%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941    1000.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.289    1001.230                          
 clock uncertainty                                      -0.050    1001.180                          

 Setup time                                             -0.067    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  -1.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.253                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  0.941
  Clock Pessimism Removal :  -0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941       0.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.223       1.164 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.144       1.308         s2/dis_sel [6]   
 CLMA_146_216/AD                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.308         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.289       0.941                          
 clock uncertainty                                       0.000       0.941                          

 Hold time                                               0.033       0.974                          

 Data required time                                                  0.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.974                          
 Data arrival time                                                  -1.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  0.941
  Clock Pessimism Removal :  -0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941       0.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q3                   tco                   0.223       1.164 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.277       1.441         s2/dis_sel [0]   
 CLMA_146_216/M1                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.441         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.600%), Route: 0.277ns(55.400%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.289       0.941                          
 clock uncertainty                                       0.000       0.941                          

 Hold time                                              -0.016       0.925                          

 Data required time                                                  0.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.925                          
 Data arrival time                                                  -1.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.516                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  0.941
  Clock Pessimism Removal :  -0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941       0.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.223       1.164 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.278       1.442         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.442         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.511%), Route: 0.278ns(55.489%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                        -0.289       0.941                          
 clock uncertainty                                       0.000       0.941                          

 Hold time                                              -0.016       0.925                          

 Data required time                                                  0.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.925                          
 Data arrival time                                                  -1.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.517                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.821       4.385         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_205/Q2                   tco                   0.261       4.646 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.751       5.397         s2/dis_num [10]  
 CLMA_146_221/Y6AB                 td                    0.382       5.779 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.750       6.529         s2/dis_tmp [2]   
 CLMA_146_245/Y1                   td                    0.339       6.868 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.069       7.937         _N248            
 IOL_151_326/DO                    td                    0.122       8.059 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       8.059         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.847 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.921         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.921         Logic Levels: 4  
                                                                                   Logic: 3.892ns(59.547%), Route: 2.644ns(40.453%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.818       4.382         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMS_142_205/Q2                   tco                   0.261       4.643 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.728       5.371         s2/dis_num [8]   
 CLMA_146_217/Y6AB                 td                    0.377       5.748 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.760       6.508         s2/dis_tmp [0]   
 CLMA_146_245/Y3                   td                    0.271       6.779 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        1.014       7.793         _N252            
 IOL_151_325/DO                    td                    0.122       7.915 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.915         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.703 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.772         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.772         Logic Levels: 4  
                                                                                   Logic: 3.819ns(59.765%), Route: 2.571ns(40.235%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.818       4.382         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMS_142_205/Q2                   tco                   0.261       4.643 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.728       5.371         s2/dis_num [8]   
 CLMA_146_217/Y6AB                 td                    0.377       5.748 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.627       6.375         s2/dis_tmp [0]   
 CLMA_146_245/Y0                   td                    0.351       6.726 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        0.787       7.513         _N250            
 IOL_151_298/DO                    td                    0.122       7.635 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       7.635         dis_seg_obuf[2]/ntO
 IOBD_152_298/PAD                  td                    2.788      10.423 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.071      10.494         dis_seg[2]       
 B16                                                                       f       dis_seg[2] (port)

 Data arrival time                                                  10.494         Logic Levels: 4  
                                                                                   Logic: 3.899ns(63.793%), Route: 2.213ns(36.207%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/clk_out/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    1.020       1.080 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.095       1.175 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.626       2.801         nt_rst_n         
 CLMA_130_169/RS                                                           f       s0/clk_out/opit_0_inv/RS

 Data arrival time                                                   2.801         Logic Levels: 2  
                                                                                   Logic: 1.115ns(39.807%), Route: 1.686ns(60.193%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.935       0.995 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.995         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.094       1.089 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.738       2.827         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.827         Logic Levels: 2  
                                                                                   Logic: 1.029ns(36.399%), Route: 1.798ns(63.601%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.935       0.995 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.995         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.094       1.089 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.738       2.827         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.827         Logic Levels: 2  
                                                                                   Logic: 1.029ns(36.399%), Route: 1.798ns(63.601%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.458       3.525         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.209       3.734 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.615       4.349         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.302       4.651 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.351       5.002         s0/_N474         
 CLMA_130_176/Y0                   td                    0.131       5.133 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.354       5.487         s0/_N478         
 CLMS_126_165/Y0                   td                    0.308       5.795 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.871       6.666         s0/N34           
                                                         0.307       6.973 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.973         s0/_N108         
 CLMS_126_193/COUT                 td                    0.083       7.056 f       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.056         s0/_N110         
                                                         0.057       7.113 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.113         s0/_N112         
 CLMS_126_197/COUT                 td                    0.083       7.196 f       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.196         s0/_N114         
                                                         0.057       7.253 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.253         s0/_N116         
 CLMS_126_201/COUT                 td                    0.083       7.336 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.336         s0/_N118         
                                                         0.057       7.393 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.393         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.393         Logic Levels: 6  
                                                                                   Logic: 1.677ns(43.356%), Route: 2.191ns(56.644%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.266    1003.075         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.503                          
 clock uncertainty                                      -0.050    1003.453                          

 Setup time                                             -0.110    1003.343                          

 Data required time                                               1003.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.343                          
 Data arrival time                                                  -7.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.950                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.458       3.525         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.209       3.734 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.615       4.349         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.302       4.651 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.351       5.002         s0/_N474         
 CLMA_130_176/Y0                   td                    0.131       5.133 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.354       5.487         s0/_N478         
 CLMS_126_165/Y0                   td                    0.308       5.795 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.871       6.666         s0/N34           
                                                         0.307       6.973 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.973         s0/_N108         
 CLMS_126_193/COUT                 td                    0.083       7.056 f       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.056         s0/_N110         
                                                         0.057       7.113 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.113         s0/_N112         
 CLMS_126_197/COUT                 td                    0.083       7.196 f       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.196         s0/_N114         
                                                         0.057       7.253 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.253         s0/_N116         
 CLMS_126_201/COUT                 td                    0.083       7.336 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.336         s0/_N118         
 CLMS_126_205/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.336         Logic Levels: 6  
                                                                                   Logic: 1.620ns(42.509%), Route: 2.191ns(57.491%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.266    1003.075         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.503                          
 clock uncertainty                                      -0.050    1003.453                          

 Setup time                                             -0.110    1003.343                          

 Data required time                                               1003.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.343                          
 Data arrival time                                                  -7.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.007                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.458       3.525         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.209       3.734 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.615       4.349         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.302       4.651 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.351       5.002         s0/_N474         
 CLMA_130_176/Y0                   td                    0.131       5.133 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.354       5.487         s0/_N478         
 CLMS_126_165/Y0                   td                    0.308       5.795 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.871       6.666         s0/N34           
                                                         0.307       6.973 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.973         s0/_N108         
 CLMS_126_193/COUT                 td                    0.083       7.056 f       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.056         s0/_N110         
                                                         0.057       7.113 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.113         s0/_N112         
 CLMS_126_197/COUT                 td                    0.083       7.196 f       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.196         s0/_N114         
                                                         0.057       7.253 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.253         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.253         Logic Levels: 5  
                                                                                   Logic: 1.537ns(41.229%), Route: 2.191ns(58.771%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.261    1003.070         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.455    1003.525                          
 clock uncertainty                                      -0.050    1003.475                          

 Setup time                                             -0.110    1003.365                          

 Data required time                                               1003.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.365                          
 Data arrival time                                                  -7.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.112                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.073
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.264       3.073         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_146_188/Q1                   tco                   0.197       3.270 f       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.138       3.408         s1/t6            
 CLMA_146_188/CD                                                           f       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.461       3.528         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.454       3.074                          
 clock uncertainty                                       0.000       3.074                          

 Hold time                                               0.027       3.101                          

 Data required time                                                  3.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.101                          
 Data arrival time                                                  -3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/opit_0/CLK
Endpoint    : s1/t6/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.261       3.070         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       s1/key_3/opit_0/CLK

 CLMS_142_189/Q0                   tco                   0.198       3.268 r       s1/key_3/opit_0/Q
                                   net (fanout=1)        0.156       3.424         s1/key_3         
 CLMA_146_188/M2                                                           r       s1/t6/opit_0_inv/D

 Data arrival time                                                   3.424         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.932%), Route: 0.156ns(44.068%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.461       3.528         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK
 clock pessimism                                        -0.416       3.112                          
 clock uncertainty                                       0.000       3.112                          

 Hold time                                              -0.003       3.109                          

 Data required time                                                  3.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.109                          
 Data arrival time                                                  -3.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[5]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.292       3.101         ntclkbufg_0      
 CLMA_146_212/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_212/Q0                   tco                   0.198       3.299 r       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.143       3.442         nt_score[5]      
 CLMA_146_213/M2                                                           r       s2/dis_num[5]/opit_0_inv/D

 Data arrival time                                                   3.442         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.556         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[5]/opit_0_inv/CLK
 clock pessimism                                        -0.428       3.128                          
 clock uncertainty                                       0.000       3.128                          

 Hold time                                              -0.003       3.125                          

 Data required time                                                  3.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.125                          
 Data arrival time                                                  -3.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.776
  Launch Clock Delay      :  0.921
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Y0                   tco                   0.323       1.244 f       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.387       1.631         s2/dis_lin [0]   
 CLMA_146_216/M3                                                           f       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.631         Logic Levels: 0  
                                                                                   Logic: 0.323ns(45.493%), Route: 0.387ns(54.507%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776    1000.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.144    1000.920                          
 clock uncertainty                                      -0.050    1000.870                          

 Setup time                                             -0.035    1000.835                          

 Data required time                                               1000.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.835                          
 Data arrival time                                                  -1.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.204                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.776
  Launch Clock Delay      :  0.921
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.209       1.130 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.412       1.542         s2/dis_sel [7]   
 CLMA_146_216/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.542         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.655%), Route: 0.412ns(66.345%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776    1000.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.144    1000.920                          
 clock uncertainty                                      -0.050    1000.870                          

 Setup time                                             -0.027    1000.843                          

 Data required time                                               1000.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.843                          
 Data arrival time                                                  -1.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.301                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.776
  Launch Clock Delay      :  0.921
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.206       1.127 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.314       1.441         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.441         Logic Levels: 0  
                                                                                   Logic: 0.206ns(39.615%), Route: 0.314ns(60.385%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776    1000.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.144    1000.920                          
 clock uncertainty                                      -0.050    1000.870                          

 Setup time                                             -0.035    1000.835                          

 Data required time                                               1000.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.835                          
 Data arrival time                                                  -1.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.394                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  0.776
  Clock Pessimism Removal :  -0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776       0.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.197       0.973 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.140       1.113         s2/dis_sel [6]   
 CLMA_146_216/AD                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.113         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.457%), Route: 0.140ns(41.543%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.144       0.777                          
 clock uncertainty                                       0.000       0.777                          

 Hold time                                               0.028       0.805                          

 Data required time                                                  0.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.805                          
 Data arrival time                                                  -1.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  0.776
  Clock Pessimism Removal :  -0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776       0.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q3                   tco                   0.198       0.974 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.255       1.229         s2/dis_sel [0]   
 CLMA_146_216/M1                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.229         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.709%), Route: 0.255ns(56.291%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.144       0.777                          
 clock uncertainty                                       0.000       0.777                          

 Hold time                                              -0.003       0.774                          

 Data required time                                                  0.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.774                          
 Data arrival time                                                  -1.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  0.776
  Clock Pessimism Removal :  -0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776       0.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.198       0.974 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.262       1.236         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.236         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.043%), Route: 0.262ns(56.957%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                        -0.144       0.777                          
 clock uncertainty                                       0.000       0.777                          

 Hold time                                              -0.003       0.774                          

 Data required time                                                  0.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.774                          
 Data arrival time                                                  -1.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.462                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.547         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_205/Q2                   tco                   0.209       3.756 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.599       4.355         s2/dis_num [10]  
 CLMA_146_221/Y6AB                 td                    0.307       4.662 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.596       5.258         s2/dis_tmp [2]   
 CLMA_146_245/Y1                   td                    0.272       5.530 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        0.984       6.514         _N248            
 IOL_151_326/DO                    td                    0.081       6.595 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.595         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.644 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.718         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.718         Logic Levels: 4  
                                                                                   Logic: 2.918ns(56.430%), Route: 2.253ns(43.570%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.476       3.543         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMS_142_205/Q2                   tco                   0.209       3.752 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.584       4.336         s2/dis_num [8]   
 CLMA_146_217/Y6AB                 td                    0.302       4.638 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.610       5.248         s2/dis_tmp [0]   
 CLMA_146_245/Y3                   td                    0.217       5.465 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.933       6.398         _N252            
 IOL_151_325/DO                    td                    0.081       6.479 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.479         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.528 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.597         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.597         Logic Levels: 4  
                                                                                   Logic: 2.858ns(56.549%), Route: 2.196ns(43.451%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.547         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_205/Q2                   tco                   0.209       3.756 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.599       4.355         s2/dis_num [10]  
 CLMA_146_221/Y6AB                 td                    0.307       4.662 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.606       5.268         s2/dis_tmp [2]   
 CLMA_146_245/Y0                   td                    0.139       5.407 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        0.724       6.131         _N250            
 IOL_151_298/DO                    td                    0.081       6.212 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.212         dis_seg_obuf[2]/ntO
 IOBD_152_298/PAD                  td                    2.049       8.261 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.071       8.332         dis_seg[2]       
 B16                                                                       f       dis_seg[2] (port)

 Data arrival time                                                   8.332         Logic Levels: 4  
                                                                                   Logic: 2.785ns(58.203%), Route: 2.000ns(41.797%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/clk_out/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.781       0.841 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.841         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.434       2.346         nt_rst_n         
 CLMA_130_169/RS                                                           r       s0/clk_out/opit_0_inv/RS

 Data arrival time                                                   2.346         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.317%), Route: 1.494ns(63.683%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.781       0.841 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.841         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.445       2.357         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.357         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.148%), Route: 1.505ns(63.852%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.781       0.841 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.841         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.445       2.357         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.357         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.148%), Route: 1.505ns(63.852%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 10.000 sec
Action report_timing: CPU time elapsed is 8.578 sec
Current time: Wed May 31 08:29:36 2023
Action report_timing: Peak memory pool usage is 279,707,648 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed May 31 08:29:38 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.250000 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 5.421875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 14.000 sec
Action gen_bit_stream: CPU time elapsed is 12.172 sec
Current time: Wed May 31 08:29:51 2023
Action gen_bit_stream: Peak memory pool usage is 285,143,040 bytes
Process "Generate Bitstream" done.
