// verilog code for Half Adder in Data Flow Modeling

