{"sha": "7d01da81b804375522f5da0ce881ba17438149cc", "node_id": "C_kwDOANBUbNoAKDdkMDFkYTgxYjgwNDM3NTUyMmY1ZGEwY2U4ODFiYTE3NDM4MTQ5Y2M", "commit": {"author": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2021-12-24T00:16:27Z"}, "committer": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2021-12-24T00:16:27Z"}, "message": "Daily bump.", "tree": {"sha": "30b69cd3ed6fc028531a8ce54bb02e4505cd68df", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/30b69cd3ed6fc028531a8ce54bb02e4505cd68df"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7d01da81b804375522f5da0ce881ba17438149cc", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7d01da81b804375522f5da0ce881ba17438149cc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7d01da81b804375522f5da0ce881ba17438149cc", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7d01da81b804375522f5da0ce881ba17438149cc/comments", "author": null, "committer": null, "parents": [{"sha": "8f34344ec69840242d2d2d691a658e8d740687ed", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8f34344ec69840242d2d2d691a658e8d740687ed", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8f34344ec69840242d2d2d691a658e8d740687ed"}], "stats": {"total": 84, "additions": 83, "deletions": 1}, "files": [{"sha": "4f31d50514b38fe442c45d1f6ad3ee1572e754eb", "filename": "gcc/ChangeLog", "status": "modified", "additions": 55, "deletions": 0, "changes": 55, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7d01da81b804375522f5da0ce881ba17438149cc/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7d01da81b804375522f5da0ce881ba17438149cc/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7d01da81b804375522f5da0ce881ba17438149cc", "patch": "@@ -1,3 +1,58 @@\n+2021-12-23  Roger Sayle  <roger@nextmovesoftware.com>\n+\t    Uro\u0161 Bizjak  <ubizjak@gmail.com>\n+\n+\tPR target/103773\n+\t* config/i386/i386.md (*mov<mode>_and): New define_insn for\n+\twriting a zero to memory using AND.\n+\t(*mov<mode>_or): Extend to allow memory destination and HImode.\n+\t(*movdi_internal): Remove -Oz push/pop optimization from here.\n+\t(*movsi_internal): Likewise.\n+\t(peephole2): Perform -Oz push/pop optimization here, only for\n+\tregister destinations, values other than zero, and in functions\n+\tthat don't used the red zone.\n+\t(peephole2): With -Oz, convert writes of 0 or -1 to memory into\n+\ttheir clobber forms, i.e. *mov<mode>_and and *mov<mode>_or resp.\n+\n+2021-12-23  konglin1  <lingling.kong@intel.com>\n+\n+\t* config/i386/avx512bf16intrin.h (_mm_cvtsbh_ss): Add new intrinsic.\n+\t(_mm512_cvtpbh_ps): Likewise.\n+\t(_mm512_maskz_cvtpbh_ps): Likewise.\n+\t(_mm512_mask_cvtpbh_ps): Likewise.\n+\t* config/i386/avx512bf16vlintrin.h (_mm_cvtness_sbh): Likewise.\n+\t(_mm_cvtpbh_ps): Likewise.\n+\t(_mm256_cvtpbh_ps): Likewise.\n+\t(_mm_maskz_cvtpbh_ps): Likewise.\n+\t(_mm256_maskz_cvtpbh_ps): Likewise.\n+\t(_mm_mask_cvtpbh_ps): Likewise.\n+\t(_mm256_mask_cvtpbh_ps): Likewise.\n+\n+2021-12-23  Feng Xue  <fxue@os.amperecomputing.com>\n+\n+\tPR ipa/103786\n+\t* tree.c (verify_type): Fix typo.\n+\n+2021-12-23  liuhongt  <hongtao.liu@intel.com>\n+\n+\tPR target/103750\n+\t* config/i386/sse.md\n+\t(*<avx512>_cmp<V48H_AVX512VL:mode>3_zero_extend<SWI248x:mode>):\n+\tNew pre_reload define_insn_and_split.\n+\t(*<avx512>_cmp<VI12_AVX512VL:mode>3_zero_extend<SWI248x:mode>):\n+\tDitto.\n+\t(*<avx512>_ucmp<VI12_AVX512VL:mode>3_zero_extend<SWI248x:mode>):\n+\tDitto.\n+\t(*<avx512>_ucmp<VI48_AVX512VL:mode>3_zero_extend<SWI248x:mode>):\n+\tDitto.\n+\t(*<avx512>_cmp<V48H_AVX512VL:mode>3_zero_extend<SWI248x:mode>_2):\n+\tDitto.\n+\t(*<avx512>_cmp<VI12_AVX512VL:mode>3_zero_extend<SWI248x:mode>_2):\n+\tDitto.\n+\t(*<avx512>_ucmp<VI12_AVX512VL:mode>3_zero_extend<SWI248x:mode>_2):\n+\tDitto.\n+\t(*<avx512>_ucmp<VI48_AVX512VL:mode>3_zero_extend<SWI248x:mode>_2):\n+\tDitto.\n+\n 2021-12-22  Murray Steele  <murray.steele@arm.com>\n \n \t* config.gcc (arm*-*-*): Add arm-mve-builtins.o to extra_objs."}, {"sha": "14fac3af34a59895d91ccc19cb56fc672da8f3e0", "filename": "gcc/DATESTAMP", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7d01da81b804375522f5da0ce881ba17438149cc/gcc%2FDATESTAMP", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7d01da81b804375522f5da0ce881ba17438149cc/gcc%2FDATESTAMP", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FDATESTAMP?ref=7d01da81b804375522f5da0ce881ba17438149cc", "patch": "@@ -1 +1 @@\n-20211223\n+20211224"}, {"sha": "830999187d2f7f704724baa75b169eea58d9af10", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 27, "deletions": 0, "changes": 27, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7d01da81b804375522f5da0ce881ba17438149cc/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7d01da81b804375522f5da0ce881ba17438149cc/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=7d01da81b804375522f5da0ce881ba17438149cc", "patch": "@@ -1,3 +1,30 @@\n+2021-12-23  H.J. Lu  <hjl.tools@gmail.com>\n+\n+\t* gcc.target/i386/smuldi3_highpart.c: Replace long with long long.\n+\n+2021-12-23  Roger Sayle  <roger@nextmovesoftware.com>\n+\t    Uro\u0161 Bizjak  <ubizjak@gmail.com>\n+\n+\tPR target/103773\n+\t* gcc.target/i386/pr103773-2.c: New test case.\n+\t* gcc.target/i386/pr103773.c: New test case.\n+\n+2021-12-23  konglin1  <lingling.kong@intel.com>\n+\n+\t* gcc.target/i386/avx512bf16-cvtsbh2ss-1.c: New test.\n+\t* gcc.target/i386/avx512bf16-vcvtpbh2ps-1.c: Ditto.\n+\t* gcc.target/i386/avx512bf16vl-cvtness2sbh-1.c: Ditto.\n+\t* gcc.target/i386/avx512bf16vl-vcvtpbh2ps-1.c: Ditto.\n+\n+2021-12-23  liuhongt  <hongtao.liu@intel.com>\n+\n+\t* gcc.target/i386/avx512bw-pr103750-1.c: New test.\n+\t* gcc.target/i386/avx512bw-pr103750-2.c: New test.\n+\t* gcc.target/i386/avx512f-pr103750-1.c: New test.\n+\t* gcc.target/i386/avx512f-pr103750-2.c: New test.\n+\t* gcc.target/i386/avx512fp16-pr103750-1.c: New test.\n+\t* gcc.target/i386/avx512fp16-pr103750-2.c: New test.\n+\n 2021-12-22  Harald Anlauf  <anlauf@gmx.de>\n \n \tPR fortran/103778"}]}