Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 14:01:35 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file encoder_system_wrapper_control_sets_placed.rpt
| Design       : encoder_system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           35 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              33 |           14 |
| Yes          | No                    | No                     |             269 |           64 |
| Yes          | No                    | Yes                    |              84 |           22 |
| Yes          | Yes                   | No                     |             199 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                          Enable Signal                                                                         |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  encoder_system_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                                |                                                                                                                                             |                1 |              1 |         1.00 |
|  encoder_system_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                                | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]                                                          |                1 |              2 |         2.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                                             |                2 |              4 |         2.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0] |                                                                                                                                             |                3 |              4 |         1.33 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg |                1 |              4 |         4.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0     |                1 |              4 |         4.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                             |                2 |              4 |         2.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]               |                                                                                                                                             |                1 |              4 |         4.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0       |                3 |              4 |         1.33 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                          |                2 |              4 |         2.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0          | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                2 |              5 |         2.50 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0         | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                1 |              5 |         5.00 |
|  encoder_system_i/clk_wiz_0/inst/clk_out2             | encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_1_n_0                                                                              | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]                                                          |                3 |              6 |         2.00 |
| ~encoder_system_i/clk_wiz_0/inst/clk_out3             | encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0                                                                               | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]                                                          |                3 |              6 |         2.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                              | encoder_system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                    |                1 |              6 |         6.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/p_1_in[30]                                                                       | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              7 |         7.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                             | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                2 |              8 |         4.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                             | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |         8.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                             | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |         8.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                             | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                2 |              8 |         4.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                              | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |         8.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/p_1_in[23]                                                                       | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |         8.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/p_1_in[0]                                                                        | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |         8.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/p_1_in[15]                                                                       | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |         8.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]            |                3 |              8 |         2.67 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                             | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |         8.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                              | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                2 |              8 |         4.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                             | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |         8.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                3 |             10 |         3.33 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                5 |             11 |         2.20 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                             |                2 |             12 |         6.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                             |                2 |             12 |         6.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                             |                4 |             13 |         3.25 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                                             |                5 |             14 |         2.80 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                  |                                                                                                                                             |                3 |             16 |         5.33 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg_1[0]             |                                                                                                                                             |                7 |             17 |         2.43 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                             |                5 |             27 |         5.40 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0] |                                                                                                                                             |                5 |             27 |         5.40 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                                             |                5 |             27 |         5.40 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                             |                7 |             27 |         3.86 |
|  encoder_system_i/clk_wiz_0/inst/clk_out3             | encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en                                                                                             | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]                                                          |                4 |             32 |         8.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                             |                8 |             32 |         4.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                  | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |               10 |             32 |         3.20 |
|  encoder_system_i/clk_wiz_0/inst/clk_out2             | encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0                                                                              | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]                                                          |               12 |             40 |         3.33 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[1]                                                                             | encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]                                                          |                9 |             44 |         4.89 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                                             |                9 |             45 |         5.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 | encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                             |                9 |             45 |         5.00 |
|  encoder_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                             |               35 |            100 |         2.86 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


