<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="1"><name>CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB</name><period>80</period><waveform>0 40</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_CONFIG_APB }]</orig_string><macro><type>PIN</type><pattern>CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>8</line></origin></clock><clock Id="2"><name>CLK1_PAD</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { CLK1_PAD }]</orig_string><macro><type>PORT</type><pattern>CLK1_PAD</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>9</line></origin></clock><clock Id="3"><name>SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]</name><period>8</period><waveform>0 4</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] }]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>10</line></origin></clock><clock Id="4"><name>SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]</name><period>8</period><waveform>0 4</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] }]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>11</line></origin></clock><clock Id="5"><name>OSC_0/I_RCOSC_25_50MHZ/CLKOUT</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { OSC_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>OSC_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>12</line></origin></clock><generated_clock Id="6"><name>FCCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_0/CCC_INST/CLK1_PAD }]</orig_string><macro><type>PIN</type><pattern>FCCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD</pattern></macro></master><mult_factor>2</mult_factor><div_factor>2</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>13</line></origin></generated_clock><generated_clock Id="7"><name>FCCC_1/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_1/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_1/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_1/CCC_INST/CLK0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_1/CCC_INST/INST_CCC_IP:CLK0</pattern></macro></master><mult_factor>2</mult_factor><div_factor>4</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>14</line></origin></generated_clock><generated_clock Id="8"><name>FCCC_1/GL1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_1/CCC_INST/GL1 }]</orig_string><macro><type>PIN</type><pattern>FCCC_1/CCC_INST/INST_CCC_IP:GL1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_1/CCC_INST/CLK0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_1/CCC_INST/INST_CCC_IP:CLK0</pattern></macro></master><mult_factor>2</mult_factor><div_factor>4</div_factor><is_inverted>true</is_inverted><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>15</line></origin></generated_clock><generated_clock Id="9"><name>FCCC_2/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_2/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_2/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_2/CCC_INST/CLK0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_2/CCC_INST/INST_CCC_IP:CLK0</pattern></macro></master><mult_factor>4</mult_factor><div_factor>4</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>16</line></origin></generated_clock><generated_clock Id="10"><name>FCCC_3/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_3/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_3/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_3/CCC_INST/CLK0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_3/CCC_INST/INST_CCC_IP:CLK0</pattern></macro></master><mult_factor>4</mult_factor><div_factor>4</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>17</line></origin></generated_clock><generated_clock Id="11"><name>FCCC_3/GL1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_3/CCC_INST/GL1 }]</orig_string><macro><type>PIN</type><pattern>FCCC_3/CCC_INST/INST_CCC_IP:GL1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_3/CCC_INST/CLK1 }]</orig_string><macro><type>PIN</type><pattern>FCCC_3/CCC_INST/INST_CCC_IP:CLK1</pattern></macro></master><mult_factor>1</mult_factor><div_factor>1</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>18</line></origin></generated_clock><max_delay Id="12"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreConfigP_0/FIC_2_APB_M_PSEL CoreConfigP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:C CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:A CoreConfigP_0/control_reg_15_0_a3:D</pattern></macro></through><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreConfigP_0/FIC_2_APB_M_PREADY* CoreConfigP_0/state[0] }]</orig_string><macro><type>CELL</type><pattern>CoreConfigP_0/FIC_2_APB_M_PREADY* CoreConfigP_0/state[0]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>34</line></origin><value>0</value></max_delay><min_delay Id="13"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreConfigP_0/FIC_2_APB_M_PWRITE CoreConfigP_0/FIC_2_APB_M_PADDR[*] CoreConfigP_0/FIC_2_APB_M_PWDATA[*] CoreConfigP_0/FIC_2_APB_M_PSEL CoreConfigP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>CoreConfigP_0/control_reg_15_0_a3_1:C CoreConfigP_0/pwrite:D CoreConfigP_0/control_reg_15_0_a2:B CoreConfigP_0/paddr[4]:D CoreConfigP_0/control_reg_15_0_a3_1:B CoreConfigP_0/prdata_0_iv_0_a3[18]:C CoreConfigP_0/prdata_0_iv_0_a3_1_0[0]:C CoreConfigP_0/paddr[8]:D CoreConfigP_0/paddr[6]:D CoreConfigP_0/paddr[9]:D CoreConfigP_0/paddr[7]:D CoreConfigP_0/prdata_0_iv_0_a3[18]:A CoreConfigP_0/paddr[2]:D CoreConfigP_0/prdata_0_iv_0_a3_1_0[0]:A CoreConfigP_0/prdata_0_iv_0_a3_0_0[1]:D CoreConfigP_0/control_reg_15_0_a3:A CoreConfigP_0/prdata_0_iv_0_RNO[0]:D CoreConfigP_0/paddr[5]:D CoreConfigP_0/control_reg_15_0_a2:A CoreConfigP_0/paddr[3]:D CoreConfigP_0/control_reg_15_0_a3_1:A CoreConfigP_0/prdata_0_iv_0_a3[18]:D CoreConfigP_0/prdata_0_iv_0_a3_1_0[0]:D CoreConfigP_0/paddr[10]:D CoreConfigP_0/paddr[13]:D CoreConfigP_0/paddr[11]:D CoreConfigP_0/paddr[14]:D CoreConfigP_0/paddr[12]:D CoreConfigP_0/paddr[15]:D CoreConfigP_0/pwdata[31]:D CoreConfigP_0/pwdata[30]:D CoreConfigP_0/pwdata[17]:D CoreConfigP_0/pwdata[18]:D CoreConfigP_0/pwdata[19]:D CoreConfigP_0/pwdata[13]:D CoreConfigP_0/pwdata[14]:D CoreConfigP_0/pwdata[15]:D CoreConfigP_0/pwdata[16]:D CoreConfigP_0/pwdata[4]:D CoreConfigP_0/pwdata[5]:D CoreConfigP_0/pwdata[24]:D CoreConfigP_0/pwdata[25]:D CoreConfigP_0/pwdata[26]:D CoreConfigP_0/pwdata[28]:D CoreConfigP_0/pwdata[29]:D CoreConfigP_0/pwdata[6]:D CoreConfigP_0/pwdata[7]:D CoreConfigP_0/pwdata[10]:D CoreConfigP_0/pwdata[11]:D CoreConfigP_0/pwdata[2]:D CoreConfigP_0/pwdata[12]:D CoreConfigP_0/pwdata[3]:D CoreConfigP_0/pwdata[8]:D CoreConfigP_0/pwdata[9]:D CoreConfigP_0/control_reg_1[0]:D CoreConfigP_0/pwdata[0]:D CoreConfigP_0/control_reg_1[1]:D CoreConfigP_0/pwdata[1]:D CoreConfigP_0/pwdata[23]:D CoreConfigP_0/pwdata[27]:D CoreConfigP_0/pwdata[20]:D CoreConfigP_0/pwdata[21]:D CoreConfigP_0/pwdata[22]:D CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:C CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:A CoreConfigP_0/control_reg_15_0_a3:D</pattern></macro></through><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>35</line></origin><value>-24</value></min_delay><multicyle Id="14"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[8]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[8]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXVAL[1]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXVAL[1]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>36</line></origin></multicyle><multicyle Id="15"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[9]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[9]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[29]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[29]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>38</line></origin></multicyle><multicyle Id="16"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBl0i0/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBl0i0:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[29]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[29]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>40</line></origin></multicyle><multicyle Id="17"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[8]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[8]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[28]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[28]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>42</line></origin></multicyle><multicyle Id="18"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[28]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[28]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>44</line></origin></multicyle><multicyle Id="19"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[7]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[7]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[27]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[27]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>46</line></origin></multicyle><multicyle Id="20"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[7]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[7]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[27]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[27]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>48</line></origin></multicyle><multicyle Id="21"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[6]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[6]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[26]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[26]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>50</line></origin></multicyle><multicyle Id="22"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[26]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[26]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>52</line></origin></multicyle><multicyle Id="23"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[5]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[5]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[25]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[25]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>54</line></origin></multicyle><multicyle Id="24"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[25]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[25]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>56</line></origin></multicyle><multicyle Id="25"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[4]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[4]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[24]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[24]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>58</line></origin></multicyle><multicyle Id="26"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[24]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[24]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>60</line></origin></multicyle><multicyle Id="27"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[3]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[3]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[23]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>62</line></origin></multicyle><multicyle Id="28"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[23]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>64</line></origin></multicyle><multicyle Id="29"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[2]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[2]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[22]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[22]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>66</line></origin></multicyle><multicyle Id="30"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[22]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[22]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>68</line></origin></multicyle><multicyle Id="31"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[21]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>70</line></origin></multicyle><multicyle Id="32"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[21]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>72</line></origin></multicyle><multicyle Id="33"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[0]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[0]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[20]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[20]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>74</line></origin></multicyle><multicyle Id="34"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[0]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[0]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[20]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[20]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>76</line></origin></multicyle><false_path Id="35"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreConfigP_0/INIT_DONE CoreConfigP_0/SDIF_RELEASED }]</orig_string><macro><type>PIN</type><pattern>CoreConfigP_0/INIT_DONE_q1:D CoreConfigP_0/SDIF_RELEASED_q1:D</pattern></macro></through><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>19</line></origin></false_path><false_path Id="36"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreResetP_0/ddr_settled CoreResetP_0/count_ddr_enable CoreResetP_0/release_sdif*_core CoreResetP_0/count_sdif*_enable }]</orig_string><macro><type>NET</type><pattern>CoreResetP_0/ddr_settled CoreResetP_0/release_sdif*_core CoreResetP_0/count_sdif*_enable</pattern></macro></through><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>20</line></origin></false_path><false_path Id="37"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreResetP_0/MSS_HPMS_READY_int }]</orig_string><macro><type>CELL</type><pattern>CoreResetP_0/MSS_HPMS_READY_int</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreResetP_0/sm0_areset_n_rcosc CoreResetP_0/sm0_areset_n_rcosc_q1 }]</orig_string><macro><type>CELL</type><pattern>CoreResetP_0/sm0_areset_n_rcosc CoreResetP_0/sm0_areset_n_rcosc_q1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>21</line></origin></false_path><false_path Id="38"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreResetP_0/MSS_HPMS_READY_int CoreResetP_0/SDIF*_PERST_N_re }]</orig_string><macro><type>CELL</type><pattern>CoreResetP_0/MSS_HPMS_READY_int CoreResetP_0/SDIF*_PERST_N_re</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreResetP_0/sdif*_areset_n_rcosc* }]</orig_string><macro><type>CELL</type><pattern>CoreResetP_0/sdif*_areset_n_rcosc*</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>22</line></origin></false_path><false_path Id="39"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreResetP_0/CONFIG1_DONE CoreResetP_0/CONFIG2_DONE CoreResetP_0/SDIF*_PERST_N CoreResetP_0/SDIF*_PSEL CoreResetP_0/SDIF*_PWRITE CoreResetP_0/SDIF*_PRDATA[*] CoreResetP_0/SOFT_EXT_RESET_OUT CoreResetP_0/SOFT_RESET_F2M CoreResetP_0/SOFT_M3_RESET CoreResetP_0/SOFT_MDDR_DDR_AXI_S_CORE_RESET CoreResetP_0/SOFT_FDDR_CORE_RESET CoreResetP_0/SOFT_SDIF*_PHY_RESET CoreResetP_0/SOFT_SDIF*_CORE_RESET CoreResetP_0/SOFT_SDIF0_0_CORE_RESET CoreResetP_0/SOFT_SDIF0_1_CORE_RESET }]</orig_string><macro><type>PIN</type><pattern>CoreResetP_0/CONFIG1_DONE_q1:D CoreResetP_0/CONFIG2_DONE_q1:D</pattern></macro></through><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>23</line></origin></false_path><false_path Id="40"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>24</line></origin></false_path><false_path Id="41"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>25</line></origin></false_path><false_path Id="42"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_2/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_2/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>26</line></origin></false_path><false_path Id="43"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL1</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>27</line></origin></false_path><false_path Id="44"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>28</line></origin></false_path><false_path Id="45"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>29</line></origin></false_path><false_path Id="46"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL1</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>30</line></origin></false_path><false_path Id="47"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>31</line></origin></false_path><false_path Id="48"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_2/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_2/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>32</line></origin></false_path><false_path Id="49"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_2/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_2/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/place_route.sdc</file><line>33</line></origin></false_path></Scenario><Scenario Id="timing_analysis"><clock Id="99"><name>CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB</name><period>80</period><waveform>0 40</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_CONFIG_APB }]</orig_string><macro><type>PIN</type><pattern>CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>8</line></origin></clock><clock Id="100"><name>CLK1_PAD</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { CLK1_PAD }]</orig_string><macro><type>PORT</type><pattern>CLK1_PAD</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>9</line></origin></clock><clock Id="101"><name>SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]</name><period>8</period><waveform>0 4</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] }]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>10</line></origin></clock><clock Id="102"><name>SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]</name><period>8</period><waveform>0 4</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] }]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>11</line></origin></clock><clock Id="103"><name>OSC_0/I_RCOSC_25_50MHZ/CLKOUT</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { OSC_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>OSC_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>12</line></origin></clock><generated_clock Id="104"><name>FCCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_0/CCC_INST/CLK1_PAD }]</orig_string><macro><type>PIN</type><pattern>FCCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD</pattern></macro></master><mult_factor>2</mult_factor><div_factor>2</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>13</line></origin></generated_clock><generated_clock Id="105"><name>FCCC_1/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_1/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_1/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_1/CCC_INST/CLK0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_1/CCC_INST/INST_CCC_IP:CLK0</pattern></macro></master><mult_factor>2</mult_factor><div_factor>4</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>14</line></origin></generated_clock><generated_clock Id="106"><name>FCCC_1/GL1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_1/CCC_INST/GL1 }]</orig_string><macro><type>PIN</type><pattern>FCCC_1/CCC_INST/INST_CCC_IP:GL1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_1/CCC_INST/CLK0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_1/CCC_INST/INST_CCC_IP:CLK0</pattern></macro></master><mult_factor>2</mult_factor><div_factor>4</div_factor><is_inverted>true</is_inverted><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>15</line></origin></generated_clock><generated_clock Id="107"><name>FCCC_2/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_2/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_2/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_2/CCC_INST/CLK0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_2/CCC_INST/INST_CCC_IP:CLK0</pattern></macro></master><mult_factor>4</mult_factor><div_factor>4</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>16</line></origin></generated_clock><generated_clock Id="108"><name>FCCC_3/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_3/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_3/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_3/CCC_INST/CLK0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_3/CCC_INST/INST_CCC_IP:CLK0</pattern></macro></master><mult_factor>4</mult_factor><div_factor>4</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>17</line></origin></generated_clock><generated_clock Id="109"><name>FCCC_3/GL1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_3/CCC_INST/GL1 }]</orig_string><macro><type>PIN</type><pattern>FCCC_3/CCC_INST/INST_CCC_IP:GL1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_3/CCC_INST/CLK1 }]</orig_string><macro><type>PIN</type><pattern>FCCC_3/CCC_INST/INST_CCC_IP:CLK1</pattern></macro></master><mult_factor>1</mult_factor><div_factor>1</div_factor><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>18</line></origin></generated_clock><false_path Id="110"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreConfigP_0/INIT_DONE CoreConfigP_0/SDIF_RELEASED }]</orig_string><macro><type>PIN</type><pattern>CoreConfigP_0/INIT_DONE_q1:D CoreConfigP_0/SDIF_RELEASED_q1:D</pattern></macro></through><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>19</line></origin></false_path><false_path Id="111"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreResetP_0/ddr_settled CoreResetP_0/count_ddr_enable CoreResetP_0/release_sdif*_core CoreResetP_0/count_sdif*_enable }]</orig_string><macro><type>NET</type><pattern>CoreResetP_0/ddr_settled CoreResetP_0/release_sdif*_core CoreResetP_0/count_sdif*_enable</pattern></macro></through><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>20</line></origin></false_path><false_path Id="112"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreResetP_0/MSS_HPMS_READY_int }]</orig_string><macro><type>CELL</type><pattern>CoreResetP_0/MSS_HPMS_READY_int</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreResetP_0/sm0_areset_n_rcosc CoreResetP_0/sm0_areset_n_rcosc_q1 }]</orig_string><macro><type>CELL</type><pattern>CoreResetP_0/sm0_areset_n_rcosc CoreResetP_0/sm0_areset_n_rcosc_q1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>21</line></origin></false_path><false_path Id="113"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreResetP_0/MSS_HPMS_READY_int CoreResetP_0/SDIF*_PERST_N_re }]</orig_string><macro><type>CELL</type><pattern>CoreResetP_0/MSS_HPMS_READY_int CoreResetP_0/SDIF*_PERST_N_re</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreResetP_0/sdif*_areset_n_rcosc* }]</orig_string><macro><type>CELL</type><pattern>CoreResetP_0/sdif*_areset_n_rcosc*</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>22</line></origin></false_path><false_path Id="114"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreResetP_0/CONFIG1_DONE CoreResetP_0/CONFIG2_DONE CoreResetP_0/SDIF*_PERST_N CoreResetP_0/SDIF*_PSEL CoreResetP_0/SDIF*_PWRITE CoreResetP_0/SDIF*_PRDATA[*] CoreResetP_0/SOFT_EXT_RESET_OUT CoreResetP_0/SOFT_RESET_F2M CoreResetP_0/SOFT_M3_RESET CoreResetP_0/SOFT_MDDR_DDR_AXI_S_CORE_RESET CoreResetP_0/SOFT_FDDR_CORE_RESET CoreResetP_0/SOFT_SDIF*_PHY_RESET CoreResetP_0/SOFT_SDIF*_CORE_RESET CoreResetP_0/SOFT_SDIF0_0_CORE_RESET CoreResetP_0/SOFT_SDIF0_1_CORE_RESET }]</orig_string><macro><type>PIN</type><pattern>CoreResetP_0/CONFIG1_DONE_q1:D CoreResetP_0/CONFIG2_DONE_q1:D</pattern></macro></through><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>23</line></origin></false_path><false_path Id="115"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>24</line></origin></false_path><false_path Id="116"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>25</line></origin></false_path><false_path Id="117"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_2/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_2/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>26</line></origin></false_path><false_path Id="118"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL1</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>27</line></origin></false_path><false_path Id="119"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>28</line></origin></false_path><false_path Id="120"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>29</line></origin></false_path><false_path Id="121"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL1</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_1/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_1/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>30</line></origin></false_path><false_path Id="122"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL1}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL1</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>31</line></origin></false_path><false_path Id="123"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_3/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_3/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_2/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_2/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>32</line></origin></false_path><false_path Id="124"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {FCCC_2/GL0}]</orig_string><macro><type>CLOCK</type><pattern>FCCC_2/GL0</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>33</line></origin></false_path><max_delay Id="125"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreConfigP_0/FIC_2_APB_M_PSEL CoreConfigP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:C CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:A CoreConfigP_0/control_reg_15_0_a3:D</pattern></macro></through><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { CoreConfigP_0/FIC_2_APB_M_PREADY* CoreConfigP_0/state[0] }]</orig_string><macro><type>CELL</type><pattern>CoreConfigP_0/FIC_2_APB_M_PREADY* CoreConfigP_0/state[0]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>34</line></origin><value>0</value></max_delay><min_delay Id="126"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { CoreConfigP_0/FIC_2_APB_M_PWRITE CoreConfigP_0/FIC_2_APB_M_PADDR[*] CoreConfigP_0/FIC_2_APB_M_PWDATA[*] CoreConfigP_0/FIC_2_APB_M_PSEL CoreConfigP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>CoreConfigP_0/control_reg_15_0_a3_1:C CoreConfigP_0/pwrite:D CoreConfigP_0/control_reg_15_0_a2:B CoreConfigP_0/paddr[4]:D CoreConfigP_0/control_reg_15_0_a3_1:B CoreConfigP_0/prdata_0_iv_0_a3[18]:C CoreConfigP_0/prdata_0_iv_0_a3_1_0[0]:C CoreConfigP_0/paddr[8]:D CoreConfigP_0/paddr[6]:D CoreConfigP_0/paddr[9]:D CoreConfigP_0/paddr[7]:D CoreConfigP_0/prdata_0_iv_0_a3[18]:A CoreConfigP_0/paddr[2]:D CoreConfigP_0/prdata_0_iv_0_a3_1_0[0]:A CoreConfigP_0/prdata_0_iv_0_a3_0_0[1]:D CoreConfigP_0/control_reg_15_0_a3:A CoreConfigP_0/prdata_0_iv_0_RNO[0]:D CoreConfigP_0/paddr[5]:D CoreConfigP_0/control_reg_15_0_a2:A CoreConfigP_0/paddr[3]:D CoreConfigP_0/control_reg_15_0_a3_1:A CoreConfigP_0/prdata_0_iv_0_a3[18]:D CoreConfigP_0/prdata_0_iv_0_a3_1_0[0]:D CoreConfigP_0/paddr[10]:D CoreConfigP_0/paddr[13]:D CoreConfigP_0/paddr[11]:D CoreConfigP_0/paddr[14]:D CoreConfigP_0/paddr[12]:D CoreConfigP_0/paddr[15]:D CoreConfigP_0/pwdata[31]:D CoreConfigP_0/pwdata[30]:D CoreConfigP_0/pwdata[17]:D CoreConfigP_0/pwdata[18]:D CoreConfigP_0/pwdata[19]:D CoreConfigP_0/pwdata[13]:D CoreConfigP_0/pwdata[14]:D CoreConfigP_0/pwdata[15]:D CoreConfigP_0/pwdata[16]:D CoreConfigP_0/pwdata[4]:D CoreConfigP_0/pwdata[5]:D CoreConfigP_0/pwdata[24]:D CoreConfigP_0/pwdata[25]:D CoreConfigP_0/pwdata[26]:D CoreConfigP_0/pwdata[28]:D CoreConfigP_0/pwdata[29]:D CoreConfigP_0/pwdata[6]:D CoreConfigP_0/pwdata[7]:D CoreConfigP_0/pwdata[10]:D CoreConfigP_0/pwdata[11]:D CoreConfigP_0/pwdata[2]:D CoreConfigP_0/pwdata[12]:D CoreConfigP_0/pwdata[3]:D CoreConfigP_0/pwdata[8]:D CoreConfigP_0/pwdata[9]:D CoreConfigP_0/control_reg_1[0]:D CoreConfigP_0/pwdata[0]:D CoreConfigP_0/control_reg_1[1]:D CoreConfigP_0/pwdata[1]:D CoreConfigP_0/pwdata[23]:D CoreConfigP_0/pwdata[27]:D CoreConfigP_0/pwdata[20]:D CoreConfigP_0/pwdata[21]:D CoreConfigP_0/pwdata[22]:D CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:C CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:A CoreConfigP_0/control_reg_15_0_a3:D</pattern></macro></through><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>35</line></origin><value>-24</value></min_delay><multicyle Id="127"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[8]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[8]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXVAL[1]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXVAL[1]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>36</line></origin></multicyle><multicyle Id="128"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[9]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[9]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[29]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[29]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>38</line></origin></multicyle><multicyle Id="129"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBl0i0/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBl0i0:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[29]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[29]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>40</line></origin></multicyle><multicyle Id="130"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[8]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[8]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[28]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[28]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>42</line></origin></multicyle><multicyle Id="131"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[28]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[28]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>44</line></origin></multicyle><multicyle Id="132"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[7]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[7]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[27]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[27]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>46</line></origin></multicyle><multicyle Id="133"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[7]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[7]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[27]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[27]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>48</line></origin></multicyle><multicyle Id="134"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[6]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[6]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[26]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[26]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>50</line></origin></multicyle><multicyle Id="135"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[26]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[26]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>52</line></origin></multicyle><multicyle Id="136"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[5]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[5]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[25]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[25]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>54</line></origin></multicyle><multicyle Id="137"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[25]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[25]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>56</line></origin></multicyle><multicyle Id="138"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[4]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[4]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[24]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[24]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>58</line></origin></multicyle><multicyle Id="139"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[24]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[24]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>60</line></origin></multicyle><multicyle Id="140"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[3]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[3]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[23]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>62</line></origin></multicyle><multicyle Id="141"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[23]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>64</line></origin></multicyle><multicyle Id="142"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[2]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[2]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[22]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[22]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>66</line></origin></multicyle><multicyle Id="143"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[22]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[22]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>68</line></origin></multicyle><multicyle Id="144"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[21]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>70</line></origin></multicyle><multicyle Id="145"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[21]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>72</line></origin></multicyle><multicyle Id="146"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[0]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[0]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[20]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[20]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>74</line></origin></multicyle><multicyle Id="147"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[0]/CLK }]</orig_string><macro><type>PIN</type><pattern>CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[0]:CLK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA[20]</orig_string><macro><type>PIN</type><pattern>SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[20]</pattern></macro></to><comment/><origin><file>D:/CASES/coretse/CoreTSE_Webserver/designer/CoreTSE_Webserver/timing_analysis.sdc</file><line>76</line></origin></multicyle></Scenario></TCML>