INFO: [VRFC 10-163] Analyzing VHDL file "D:/Shared/USN_study/HW_SW_CO_Design/VHDL/Cheating_dice/FSM/Cheating_dice_mealy/Cheating_dice_mealy.srcs/sources_1/new/Cheating_dice.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cheating_dice'
