// Seed: 140521689
module module_0 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    output wor id_7,
    output wire id_8,
    input wand id_9,
    input wor id_10,
    output tri1 id_11,
    input tri1 id_12,
    output wand id_13,
    output tri0 id_14,
    input tri0 id_15
);
  assign module_1.id_23 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    output uwire id_10
    , id_35,
    output supply0 id_11,
    input supply1 id_12,
    output wire id_13,
    output tri0 id_14,
    output wor id_15,
    output supply0 id_16,
    input tri id_17,
    input wire id_18,
    input supply1 id_19,
    output wand id_20#(
        .id_36(1),
        .id_37(1),
        .id_38(1),
        .id_39(1),
        .id_40(-1)
    ),
    input tri1 id_21,
    inout tri id_22,
    input supply0 id_23,
    input wor id_24,
    input tri0 id_25,
    input tri0 id_26,
    output supply0 id_27,
    input tri0 id_28,
    input wand id_29,
    output supply0 id_30,
    output wand id_31,
    input wand id_32,
    input tri0 id_33
);
  assign id_13 = id_22;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_21,
      id_17,
      id_4,
      id_19,
      id_1,
      id_4,
      id_30,
      id_6,
      id_28,
      id_31,
      id_24,
      id_20,
      id_0,
      id_26
  );
  logic [-1 : -1 'b0] id_41;
  ;
endmodule
