$date
	Tue Apr 03 23:19:19 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module instr_mem_16kB $end
$var wire 15 ! adrb [14:0] $end
$var wire 1 " clk $end
$var wire 1 # rb $end
$var reg 16 $ dout [15:0] $end
$upscope $end
$scope module tb_memory $end
$var wire 16 % dout [15:0] $end
$var reg 15 & adrb [14:0] $end
$var reg 1 ' clk $end
$var reg 16 ( din [15:0] $end
$var reg 1 ) rb $end
$var reg 1 * wb $end
$scope module uut $end
$var wire 15 + adrb [14:0] $end
$var wire 1 ' clk $end
$var wire 16 , din [15:0] $end
$var wire 1 ) rb $end
$var wire 1 * wb $end
$var reg 16 - dout [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
b0 +
0*
1)
bx (
0'
b0 &
bx %
bx $
z#
z"
bz !
$end
#500
b1001010001101101 %
b1001010001101101 -
1'
#1000
0'
#1500
1'
#2000
0'
b10 &
b10 +
#2500
b10110100101100 %
b10110100101100 -
1'
#3000
0'
#3500
1'
#4000
0'
#4500
1'
#5000
0'
