library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all; 
use ieee.numeric_std.all;


<<<<<<< HEAD
entity traba_2_top is
=======
entity traba_1_top is
>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d
    port(
        clock: in std_logic;
        reset_n: in std_logic;

        btn1_n: in std_logic;
        btn2_n: in std_logic;
        btn3_n: in std_logic;

        led_n: out std_logic_vector(3 downto 0);
        buzzer_o: out std_logic
    );
end entity;


<<<<<<< HEAD
architecture traba_2_top of traba_2_top is
=======
architecture traba_1 of traba_1 is
>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d

    signal btn1_n_sync: std_logic;
    signal btn2_n_sync: std_logic;
    signal btn3_n_sync: std_logic;
    
    signal reset: std_logic;

    signal btn1_sync: std_logic;
    signal btn2_sync: std_logic;
    signal btn3_sync: std_logic;

    signal led: std_logic_vector(3 downto 0);

    signal btn1_deb : std_logic;
    signal btn2_deb : std_logic;
    signal btn3_deb : std_logic;

<<<<<<< HEAD
    signal buzzer_con_en : std_logic;
=======
>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d
    signal buzzer_en : std_logic;
    
    signal prime_o : std_logic;
    signal valid_o : std_logic;
    signal en_i : std_logic;

    signal blockbtn1 : std_logic;
    signal blockbtn2 : std_logic;
    signal blockbtn3 : std_logic;

    signal pressed : std_logic;
    signal div : std_logic_vector(20 downto 0);
<<<<<<< HEAD
    signal cnt : std_logic_vector(24 downto 0);
    signal num: std_logic_vector(3 downto 0);

begin
=======
    signal num: std_logic_vector(3 downto 0);

begin

>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d
    reset <= not reset_n;
    btn1_sync <= not btn1_n_sync;
    btn2_sync <= not btn2_n_sync;
    btn3_sync <= not btn3_n_sync;
    led_n <= not led;

<<<<<<< HEAD
    buzzer_con_en <= buzzer_en;
=======
    process(clock)
    begin
        if btn3_deb = '1'  and valid_o = '0' then
            blockbtn1 <= '1';
            blockbtn2 <= '1';
            blockbtn3 <= '1';
            
        elsif blockbtn1 = '1' and blockbtn2 = '1' and blockbtn3 = '1'then
            btn1_deb <= '0';
            btn2_deb <= '0';
           -- btn3_deb <= '0';
        end if; 
    end process;
>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d


    process(clock, reset)
    begin
        if reset = '1' then 
<<<<<<< HEAD
            pressed <= '0';
            led <= (others => '0');
=======
            led <= (others => '0');
            pressed <= '0';
>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d
        elsif rising_edge(clock) then
            if btn1_deb = '1' and pressed = '0' then
                led <= led + '1';
                pressed<= '1';
<<<<<<< HEAD
            elsif btn1_deb = '0' and pressed = '1' then
                pressed <= '0';
            end if;

=======
            elsif btn = '0' and pressed = '1' then
                pressed <= '0';
            end if;
        end if;  
    end process;

    process(clock, reset)
    begin
        if reset = '1' then 
            led <= (others => '0');
            pressed <= '0';
        elsif rising_edge(clock) then
>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d
            if btn2_deb = '1' and pressed = '0' then
                led <= led - '1';
                pressed<= '1';
            elsif btn2_deb = '0' and pressed = '1' then
                pressed <= '0';
            end if;
<<<<<<< HEAD

=======
        end if;  
    end process;

    process(clock, reset)
    begin
        if reset = '1' then 
            en_i <= '0';
            pressed <= '0';
        elsif rising_edge(clock) then
>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d
            if btn3_deb = '1' and pressed = '0' then
                en_i <= '1';
                pressed<= '1';
            elsif btn3_deb = '0' and pressed = '1' then
                pressed <= '0';
            end if;
        end if;  
    end process;
<<<<<<< HEAD

=======
>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d
    
    synchro1_btn : entity work.synchro
    port map(
        clock => clock,
        async_i => btn1_n,
        sync_o => btn1_n_sync
    );

    synchro2_btn : entity work.synchro
    port map(
        clock => clock,
        async_i => btn2_n,
        sync_o => btn2_n_sync
    );

    synchro3_btn : entity work.synchro
    port map(
        clock => clock,
        async_i => btn3_n,
        sync_o => btn3_n_sync
    );

    traba_2 : entity work.traba_2
    port map(
        clock => clock,
        reset => reset,
        data_i => led,
        en_i => en_i,
        prime_o => prime_o,
        valid_o => valid_o
    );

    debounce_1 : entity work.debounce
    port map(
        clock => clock,
        reset => reset,
        bounce_i => btn1_sync,
        debounce_o => btn1_deb
    );

    debounce_2 : entity work.debounce
    port map(
        clock => clock,
        reset => reset,
        bounce_i => btn2_sync,
        debounce_o => btn2_deb
    );

    debounce_3 : entity work.debounce
    port map(
        clock => clock,
        reset => reset,
        bounce_i => btn3_sync,
        debounce_o => btn3_deb
    );

    buzzer : entity work.buzzer
    port map(
        clock => clock,
        reset => reset,
        en => buzzer_en,
        buzz => buzzer_o,
        in_div => div
    );
<<<<<<< HEAD
    controle : entity work.controle
    port map(
        clock => clock,
        reset => reset,
        cnt => cnt,
        buzzer_en => buzzer_con_en
    );
=======
>>>>>>> 6d39288bb1924b2e86b197142d2c523030e9cd4d
end architecture;
