Info (10281): Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at fast_serial.v(65): object "reset_count" differs only in case from object "RESET_COUNT" in the same scope File: /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v Line: 65
