// Seed: 4013329376
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_8;
  assign id_8[1'b0] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    output uwire id_5,
    input tri id_6,
    output tri0 id_7,
    input supply0 id_8,
    output wand id_9
);
  assign id_9 = 1;
  initial begin : LABEL_0
    id_5 = id_8;
  end
  and primCall (id_3, id_4, id_6, id_8);
  module_0 modCall_1 ();
endmodule
