Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Mar 11 11:02:03 2024
| Host         : jrvv-TM1703 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file demo_wrapper_nexys_a7_timing_summary_routed.rpt -pb demo_wrapper_nexys_a7_timing_summary_routed.pb -rpx demo_wrapper_nexys_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : demo_wrapper_nexys_a7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.228        0.000                      0                   64        0.180        0.000                      0                   64        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.228        0.000                      0                   64        0.180        0.000                      0                   64        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.428ns (41.750%)  route 3.388ns (58.250%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.691 r  demo_inst/clk_timer_ff_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.691    demo_inst/clk_timer_ff_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.808 r  demo_inst/clk_timer_ff_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.808    demo_inst/clk_timer_ff_reg[24]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.131 r  demo_inst/clk_timer_ff_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.131    demo_inst/clk_timer_ff_reg[28]_i_1_n_6
    SLICE_X2Y74          FDCE                                         r  demo_inst/clk_timer_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588    15.011    demo_inst/CLK
    SLICE_X2Y74          FDCE                                         r  demo_inst/clk_timer_ff_reg[29]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.109    15.359    demo_inst/clk_timer_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 2.420ns (41.670%)  route 3.388ns (58.330%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.691 r  demo_inst/clk_timer_ff_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.691    demo_inst/clk_timer_ff_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.808 r  demo_inst/clk_timer_ff_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.808    demo_inst/clk_timer_ff_reg[24]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.123 r  demo_inst/clk_timer_ff_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.123    demo_inst/clk_timer_ff_reg[28]_i_1_n_4
    SLICE_X2Y74          FDCE                                         r  demo_inst/clk_timer_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588    15.011    demo_inst/CLK
    SLICE_X2Y74          FDCE                                         r  demo_inst/clk_timer_ff_reg[31]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.109    15.359    demo_inst/clk_timer_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 2.344ns (40.896%)  route 3.388ns (59.104%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.691 r  demo_inst/clk_timer_ff_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.691    demo_inst/clk_timer_ff_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.808 r  demo_inst/clk_timer_ff_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.808    demo_inst/clk_timer_ff_reg[24]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.047 r  demo_inst/clk_timer_ff_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.047    demo_inst/clk_timer_ff_reg[28]_i_1_n_5
    SLICE_X2Y74          FDCE                                         r  demo_inst/clk_timer_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588    15.011    demo_inst/CLK
    SLICE_X2Y74          FDCE                                         r  demo_inst/clk_timer_ff_reg[30]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.109    15.359    demo_inst/clk_timer_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 2.324ns (40.689%)  route 3.388ns (59.311%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.691 r  demo_inst/clk_timer_ff_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.691    demo_inst/clk_timer_ff_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.808 r  demo_inst/clk_timer_ff_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.808    demo_inst/clk_timer_ff_reg[24]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.027 r  demo_inst/clk_timer_ff_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.027    demo_inst/clk_timer_ff_reg[28]_i_1_n_7
    SLICE_X2Y74          FDCE                                         r  demo_inst/clk_timer_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588    15.011    demo_inst/CLK
    SLICE_X2Y74          FDCE                                         r  demo_inst/clk_timer_ff_reg[28]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.109    15.359    demo_inst/clk_timer_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 2.311ns (40.554%)  route 3.388ns (59.446%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.691 r  demo_inst/clk_timer_ff_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.691    demo_inst/clk_timer_ff_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.014 r  demo_inst/clk_timer_ff_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.014    demo_inst/clk_timer_ff_reg[24]_i_1_n_6
    SLICE_X2Y73          FDCE                                         r  demo_inst/clk_timer_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.013    demo_inst/CLK
    SLICE_X2Y73          FDCE                                         r  demo_inst/clk_timer_ff_reg[25]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.109    15.361    demo_inst/clk_timer_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 2.303ns (40.471%)  route 3.388ns (59.529%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.691 r  demo_inst/clk_timer_ff_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.691    demo_inst/clk_timer_ff_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.006 r  demo_inst/clk_timer_ff_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.006    demo_inst/clk_timer_ff_reg[24]_i_1_n_4
    SLICE_X2Y73          FDCE                                         r  demo_inst/clk_timer_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.013    demo_inst/CLK
    SLICE_X2Y73          FDCE                                         r  demo_inst/clk_timer_ff_reg[27]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.109    15.361    demo_inst/clk_timer_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.227ns (39.665%)  route 3.388ns (60.335%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.691 r  demo_inst/clk_timer_ff_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.691    demo_inst/clk_timer_ff_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.930 r  demo_inst/clk_timer_ff_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.930    demo_inst/clk_timer_ff_reg[24]_i_1_n_5
    SLICE_X2Y73          FDCE                                         r  demo_inst/clk_timer_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.013    demo_inst/CLK
    SLICE_X2Y73          FDCE                                         r  demo_inst/clk_timer_ff_reg[26]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.109    15.361    demo_inst/clk_timer_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.207ns (39.449%)  route 3.388ns (60.551%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.691 r  demo_inst/clk_timer_ff_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.691    demo_inst/clk_timer_ff_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.910 r  demo_inst/clk_timer_ff_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.910    demo_inst/clk_timer_ff_reg[24]_i_1_n_7
    SLICE_X2Y73          FDCE                                         r  demo_inst/clk_timer_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.013    demo_inst/CLK
    SLICE_X2Y73          FDCE                                         r  demo_inst/clk_timer_ff_reg[24]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.109    15.361    demo_inst/clk_timer_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 2.194ns (39.308%)  route 3.388ns (60.692%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.897 r  demo_inst/clk_timer_ff_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.897    demo_inst/clk_timer_ff_reg[20]_i_1_n_6
    SLICE_X2Y72          FDCE                                         r  demo_inst/clk_timer_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.591    15.014    demo_inst/CLK
    SLICE_X2Y72          FDCE                                         r  demo_inst/clk_timer_ff_reg[21]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109    15.362    demo_inst/clk_timer_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 demo_inst/clk_timer_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.186ns (39.221%)  route 3.388ns (60.779%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.713     5.316    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 f  demo_inst/clk_timer_ff_reg[10]/Q
                         net (fo=2, routed)           0.856     6.690    demo_inst/clk_timer_ff_reg[10]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.814 r  demo_inst/led_reg_ff[15]_i_9/O
                         net (fo=1, routed)           0.776     7.591    demo_inst/led_reg_ff[15]_i_9_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.715 f  demo_inst/led_reg_ff[15]_i_5/O
                         net (fo=34, routed)          1.755     9.469    demo_inst/led_reg_ff[15]_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  demo_inst/clk_timer_ff[0]_i_6/O
                         net (fo=1, routed)           0.000     9.593    demo_inst/clk_timer_ff[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.106 r  demo_inst/clk_timer_ff_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    demo_inst/clk_timer_ff_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  demo_inst/clk_timer_ff_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    demo_inst/clk_timer_ff_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  demo_inst/clk_timer_ff_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    demo_inst/clk_timer_ff_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  demo_inst/clk_timer_ff_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    demo_inst/clk_timer_ff_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.574 r  demo_inst/clk_timer_ff_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    demo_inst/clk_timer_ff_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.889 r  demo_inst/clk_timer_ff_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.889    demo_inst/clk_timer_ff_reg[20]_i_1_n_4
    SLICE_X2Y72          FDCE                                         r  demo_inst/clk_timer_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.591    15.014    demo_inst/CLK
    SLICE_X2Y72          FDCE                                         r  demo_inst/clk_timer_ff_reg[23]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109    15.362    demo_inst/clk_timer_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  4.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 demo_inst/led_reg_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/led_reg_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.239%)  route 0.124ns (46.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.594     1.513    demo_inst/CLK
    SLICE_X1Y71          FDCE                                         r  demo_inst/led_reg_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  demo_inst/led_reg_ff_reg[10]/Q
                         net (fo=2, routed)           0.124     1.778    demo_inst/led_reg_ff[10]
    SLICE_X0Y71          FDCE                                         r  demo_inst/led_reg_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.865     2.030    demo_inst/CLK
    SLICE_X0Y71          FDCE                                         r  demo_inst/led_reg_ff_reg[9]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.072     1.598    demo_inst/led_reg_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 demo_inst/led_reg_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/led_reg_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.511%)  route 0.162ns (53.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.510    demo_inst/CLK
    SLICE_X0Y74          FDCE                                         r  demo_inst/led_reg_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  demo_inst/led_reg_ff_reg[2]/Q
                         net (fo=2, routed)           0.162     1.813    demo_inst/led_reg_ff[2]
    SLICE_X0Y76          FDCE                                         r  demo_inst/led_reg_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.027    demo_inst/CLK
    SLICE_X0Y76          FDCE                                         r  demo_inst/led_reg_ff_reg[1]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.066     1.613    demo_inst/led_reg_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 demo_inst/led_reg_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/led_reg_ff_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.372%)  route 0.170ns (54.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.592     1.511    demo_inst/CLK
    SLICE_X0Y76          FDCE                                         r  demo_inst/led_reg_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  demo_inst/led_reg_ff_reg[0]/Q
                         net (fo=2, routed)           0.170     1.822    demo_inst/led_reg_ff[0]
    SLICE_X0Y74          FDPE                                         r  demo_inst/led_reg_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     2.026    demo_inst/CLK
    SLICE_X0Y74          FDPE                                         r  demo_inst/led_reg_ff_reg[15]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X0Y74          FDPE (Hold_fdpe_C_D)         0.070     1.616    demo_inst/led_reg_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 demo_inst/led_reg_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/led_reg_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.592     1.511    demo_inst/CLK
    SLICE_X0Y73          FDCE                                         r  demo_inst/led_reg_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  demo_inst/led_reg_ff_reg[5]/Q
                         net (fo=2, routed)           0.195     1.848    demo_inst/led_reg_ff[5]
    SLICE_X0Y73          FDCE                                         r  demo_inst/led_reg_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.027    demo_inst/CLK
    SLICE_X0Y73          FDCE                                         r  demo_inst/led_reg_ff_reg[4]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.070     1.581    demo_inst/led_reg_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 demo_inst/led_reg_ff_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/led_reg_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.800%)  route 0.196ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.598     1.517    demo_inst/CLK
    SLICE_X0Y67          FDCE                                         r  demo_inst/led_reg_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  demo_inst/led_reg_ff_reg[14]/Q
                         net (fo=2, routed)           0.196     1.855    demo_inst/led_reg_ff[14]
    SLICE_X0Y67          FDCE                                         r  demo_inst/led_reg_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.869     2.034    demo_inst/CLK
    SLICE_X0Y67          FDCE                                         r  demo_inst/led_reg_ff_reg[13]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.070     1.587    demo_inst/led_reg_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 demo_inst/led_reg_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/led_reg_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.533%)  route 0.198ns (58.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.592     1.511    demo_inst/CLK
    SLICE_X0Y76          FDCE                                         r  demo_inst/led_reg_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  demo_inst/led_reg_ff_reg[1]/Q
                         net (fo=2, routed)           0.198     1.851    demo_inst/led_reg_ff[1]
    SLICE_X0Y76          FDCE                                         r  demo_inst/led_reg_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.027    demo_inst/CLK
    SLICE_X0Y76          FDCE                                         r  demo_inst/led_reg_ff_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.070     1.581    demo_inst/led_reg_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 demo_inst/led_reg_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/led_reg_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.520%)  route 0.216ns (60.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.594     1.513    demo_inst/CLK
    SLICE_X0Y71          FDCE                                         r  demo_inst/led_reg_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  demo_inst/led_reg_ff_reg[6]/Q
                         net (fo=2, routed)           0.216     1.870    demo_inst/led_reg_ff[6]
    SLICE_X0Y73          FDCE                                         r  demo_inst/led_reg_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.027    demo_inst/CLK
    SLICE_X0Y73          FDCE                                         r  demo_inst/led_reg_ff_reg[5]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.066     1.590    demo_inst/led_reg_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 demo_inst/clk_timer_ff_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.594     1.513    demo_inst/CLK
    SLICE_X2Y71          FDCE                                         r  demo_inst/clk_timer_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  demo_inst/clk_timer_ff_reg[19]/Q
                         net (fo=2, routed)           0.148     1.826    demo_inst/clk_timer_ff_reg[19]
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  demo_inst/clk_timer_ff[16]_i_2/O
                         net (fo=1, routed)           0.000     1.871    demo_inst/clk_timer_ff[16]_i_2_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.935 r  demo_inst/clk_timer_ff_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    demo_inst/clk_timer_ff_reg[16]_i_1_n_4
    SLICE_X2Y71          FDCE                                         r  demo_inst/clk_timer_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.865     2.030    demo_inst/CLK
    SLICE_X2Y71          FDCE                                         r  demo_inst/clk_timer_ff_reg[19]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.134     1.647    demo_inst/clk_timer_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 demo_inst/clk_timer_ff_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.596     1.515    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  demo_inst/clk_timer_ff_reg[11]/Q
                         net (fo=2, routed)           0.148     1.828    demo_inst/clk_timer_ff_reg[11]
    SLICE_X2Y69          LUT5 (Prop_lut5_I0_O)        0.045     1.873 r  demo_inst/clk_timer_ff[8]_i_2/O
                         net (fo=1, routed)           0.000     1.873    demo_inst/clk_timer_ff[8]_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.937 r  demo_inst/clk_timer_ff_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    demo_inst/clk_timer_ff_reg[8]_i_1_n_4
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.867     2.032    demo_inst/CLK
    SLICE_X2Y69          FDCE                                         r  demo_inst/clk_timer_ff_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134     1.649    demo_inst/clk_timer_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 demo_inst/clk_timer_ff_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demo_inst/clk_timer_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.514    demo_inst/CLK
    SLICE_X2Y70          FDCE                                         r  demo_inst/clk_timer_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  demo_inst/clk_timer_ff_reg[15]/Q
                         net (fo=2, routed)           0.148     1.827    demo_inst/clk_timer_ff_reg[15]
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.045     1.872 r  demo_inst/clk_timer_ff[12]_i_2/O
                         net (fo=1, routed)           0.000     1.872    demo_inst/clk_timer_ff[12]_i_2_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.936 r  demo_inst/clk_timer_ff_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    demo_inst/clk_timer_ff_reg[12]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  demo_inst/clk_timer_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.866     2.031    demo_inst/CLK
    SLICE_X2Y70          FDCE                                         r  demo_inst/clk_timer_ff_reg[15]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.134     1.648    demo_inst/clk_timer_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     demo_inst/clk_timer_ff_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     demo_inst/clk_timer_ff_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     demo_inst/clk_timer_ff_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     demo_inst/clk_timer_ff_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     demo_inst/clk_timer_ff_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     demo_inst/clk_timer_ff_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     demo_inst/clk_timer_ff_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     demo_inst/clk_timer_ff_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     demo_inst/clk_timer_ff_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     demo_inst/clk_timer_ff_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     demo_inst/clk_timer_ff_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     demo_inst/clk_timer_ff_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     demo_inst/clk_timer_ff_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     demo_inst/clk_timer_ff_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     demo_inst/clk_timer_ff_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     demo_inst/clk_timer_ff_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     demo_inst/clk_timer_ff_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     demo_inst/clk_timer_ff_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     demo_inst/clk_timer_ff_reg[15]/C



