$date
	Tue Sep 26 21:08:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module check_tb $end
$var wire 1 ! c $end
$var wire 1 " d $end
$var wire 1 # p $end
$var wire 1 $ q $end
$var wire 1 % x $end
$var wire 1 & y $end
$var reg 4 ' a [3:0] $end
$var reg 4 ( b [3:0] $end
$scope module uut $end
$var wire 4 ) a [3:0] $end
$var wire 4 * b [3:0] $end
$var wire 1 ! c $end
$var wire 1 " d $end
$var wire 1 # p $end
$var wire 1 $ q $end
$var wire 1 % x $end
$var wire 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 *
b11 )
b100 (
b11 '
0&
0%
0$
1#
1"
0!
$end
#10
0#
1%
b100 (
b1011 '
b1011 )
#20
