# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sim_v3_3_time_synth.v" \
"../../../../../../../../zynq_tdc_v3/AXITDC/src/sim_v3_3.v" \

# Do not sort compile order
nosort
