{"vcs1":{"timestamp_begin":1728742689.785709179, "rt":1.85, "ut":0.68, "st":0.26}}
{"vcselab":{"timestamp_begin":1728742691.711767667, "rt":1.23, "ut":0.29, "st":0.12}}
{"link":{"timestamp_begin":1728742693.013649787, "rt":0.32, "ut":0.15, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728742689.193975227}
{"VCS_COMP_START_TIME": 1728742689.193975227}
{"VCS_COMP_END_TIME": 1728742710.564240435}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332516}}
{"stitch_vcselab": {"peak_mem": 231544}}
