// Seed: 122935833
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_2 or posedge (id_3)) begin
    #(id_3) $display;
    id_4 <= 1;
  end
  string id_7 = "";
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  logic id_3,
    input  wire  id_4,
    output wire  id_5
);
  logic id_7;
  reg   id_8;
  initial begin
    id_7 <= id_8;
    if (1 == id_2) begin
      if (1 - 1) id_7 = id_3;
    end
  end
  assign id_5 = 1'h0;
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_8, id_9, id_9
  );
endmodule
