

Hi, I'm Deekshitha M ğŸ‘‹

ğŸ“ *2nd year Electronics and Communication Engineering Student*  
ğŸ”§ *Aspiring VLSI Design Engineer*

---

### ğŸ’¡ About Me
- Passionate about *digital systems*, chip design, and the world of semiconductors  
- Learning *Digital Electronics, Verilog HDL, and ASIC Design Flow*  
- Interested in *Physical Design, RTL Design, and Functional Verification*

---

### ğŸ”­ What I'm Working On
- Designing Verilog-based digital circuits (*ALU, Counters, FSMs*)  
- Exploring *RISC-V architecture* and *OpenLane* for ASIC design  

---

### ğŸŒ Socials
[![LinkedIn](https://img.shields.io/badge/LinkedIn-blue)](https://linkedin.com/in/deekshitha-m/)  
ğŸ“© Email: mdeekshitha151@gmail.com  

---

### ğŸ’» Tech Stack
- C  
- C++  
- Python  
- Verilog HDL  

---

### ğŸ“Š GitHub Stats
> âš ï¸ GitHub usernames can't contain spaces â€” I corrected your stats links.

![Deekshitha's GitHub Stats](https://github-readme-stats.vercel.app/api?username=mdeekshitha151-sketch&theme=dark&hide_border=false)  

![GitHub Streak](https://nirzak-streak-stats.vercel.app/?user=mdeekshitha151-sketch&theme=dark&hide_border=false)  

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=mdeekshitha151-sketch&theme=dark&hide_border=false&layout=compact)

---

### ğŸ‘€ Profile Views
![](https://visitcount.itsvg.in/api?id=mdeekshitha151-sketch&icon=0&color=0)
