Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 15 19:57:45 2024
| Host         : DESKTOP-O6GVJKR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   185 |
|    Minimum number of control sets                        |   185 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   644 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   185 |
| >= 0 to < 4        |    47 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     2 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             222 |           86 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |             235 |          118 |
| Yes          | No                    | No                     |             596 |          166 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             717 |          244 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                         Enable Signal                                                                                                         |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                   | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                        |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                       |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                        |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                    | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                       |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                       |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                  |                                                                                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                        |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                         |                                                                                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                        |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                       |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                 |                                                                                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_s_ready_dup                                                                                                                                               | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_en                                                                                                                                           | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                        |                                                                                                                                                    |                1 |              2 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                    |                1 |              2 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                    |                1 |              2 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                        |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                        |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                        |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                        |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                      |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                        |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                        |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                         |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                           |                                                                                                                                                    |                2 |              3 |         1.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                   | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                    |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                            |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                   | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                     |                                                                                                                                                    |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0         | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                    |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                    |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                4 |              4 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                    |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                |                                                                                                                                                    |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                    | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                       | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                       | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                  | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                |                1 |              5 |         5.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                          | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              5 |         1.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                       | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              5 |         5.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              6 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                2 |              6 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                2 |              6 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                3 |              6 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              6 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual |                                                                                                                                                    |                2 |              6 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              6 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              6 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0       |                                                                                                                                                    |                2 |              6 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                        | zynq_module/design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                      |                1 |              6 |         6.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                               |                1 |              6 |         6.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                2 |              6 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                4 |              7 |         1.75 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                4 |              7 |         1.75 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                3 |              7 |         2.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                3 |              7 |         2.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              7 |         2.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                5 |              7 |         1.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                        |                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                    |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                    |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                   |                                                                                                                                                    |                4 |              8 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                    |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][6][0]                                     | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                    |                4 |              8 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                    |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                      |                                                                                                                                                    |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                5 |              8 |         1.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                    |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                    |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                          |                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                    |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                    |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                    |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                        | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                       | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              9 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                        |                                                                                                                                                    |                3 |             10 |         3.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                         |                                                                                                                                                    |                4 |             10 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |             10 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                5 |             10 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                     |                                                                                                                                                    |                3 |             11 |         3.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                    |                3 |             11 |         3.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                      |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                     |                5 |             12 |         2.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                     |                5 |             12 |         2.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                     |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                                |                                                                                                                                                    |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                      |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                |                                                                                                                                                    |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                             |                                                                                                                                                    |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                |                                                                                                                                                    |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                     |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                        | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                      |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                      |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                             |                                                                                                                                                    |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |             12 |         6.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                      |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                      |                5 |             12 |         2.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   |                                                                                                                                                    |                5 |             13 |         2.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                    |                4 |             13 |         3.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                    |                6 |             13 |         2.17 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                    |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                5 |             15 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                6 |             16 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                6 |             18 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                5 |             23 |         4.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                7 |             23 |         3.29 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                      |                9 |             24 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                     |                8 |             24 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                    |                3 |             24 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                    |                3 |             24 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                      |                8 |             24 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                    |                3 |             24 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                     |                9 |             24 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                    |                3 |             24 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                      |                8 |             24 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                          |                                                                                                                                                    |                4 |             27 |         6.75 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                    |                5 |             27 |         5.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                    |                5 |             27 |         5.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                    |                5 |             27 |         5.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |               11 |             28 |         2.55 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                        |                8 |             34 |         4.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                             |                                                                                                                                                    |                9 |             34 |         3.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                      |                                                                                                                                                    |                9 |             34 |         3.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                        |                                                                                                                                                    |                9 |             34 |         3.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |               10 |             40 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |               22 |             43 |         1.95 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                               |                                                                                                                                                    |                9 |             43 |         4.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                    |                9 |             43 |         4.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                    |               11 |             43 |         3.91 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                               |                                                                                                                                                    |               11 |             43 |         3.91 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |               10 |             45 |         4.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                    |               14 |             47 |         3.36 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |               19 |             47 |         2.47 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                    |                7 |             56 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                    |                7 |             56 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               |                                                                                                                                                    |               87 |            224 |         2.57 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


