Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 20:41:32 2023
| Host         : Aly running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Datapath_timing_summary_routed.rpt -pb Datapath_timing_summary_routed.pb -rpx Datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : Datapath
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1083)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3072)
5. checking no_input_delay (1)
6. checking no_output_delay (94)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1083)
---------------------------
 There are 1033 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3072)
---------------------------------------------------
 There are 3072 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (94)
--------------------------------
 There are 94 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3166          inf        0.000                      0                 3166           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3166 Endpoints
Min Delay          3166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.552ns  (logic 4.857ns (20.624%)  route 18.695ns (79.376%))
  Logic Levels:           9  (FDRE=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q
                         net (fo=68, routed)          2.709     3.227    Single_Cycle_CPU_instr1/pc_instr1/Q[3]
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.150     3.377 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         6.170     9.547    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[1]
    SLICE_X95Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.895 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66/O
                         net (fo=1, routed)           0.000     9.895    Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66_n_1
    SLICE_X95Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    10.140 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_29/O
                         net (fo=1, routed)           0.287    10.427    Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_1_3
    SLICE_X97Y54         LUT5 (Prop_lut5_I1_O)        0.298    10.725 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_6/O
                         net (fo=5, routed)           1.740    12.464    Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]_0[3]
    SLICE_X101Y58        LUT5 (Prop_lut5_I0_O)        0.154    12.618 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[24]_inst_i_3/O
                         net (fo=4, routed)           0.636    13.255    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[24]_inst_i_3_n_1
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.327    13.582 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           1.412    14.994    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[18]_inst_i_2_n_1
    SLICE_X99Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.118 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[17]_inst_i_1/O
                         net (fo=2, routed)           5.741    20.859    alu_OBUF[17]
    Y9                   OBUF (Prop_obuf_I_O)         2.693    23.552 r  alu_OBUF[17]_inst/O
                         net (fo=0)                   0.000    23.552    alu[17]
    Y9                                                                r  alu[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.385ns  (logic 4.613ns (19.724%)  route 18.773ns (80.276%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q
                         net (fo=68, routed)          2.709     3.227    Single_Cycle_CPU_instr1/pc_instr1/Q[3]
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.150     3.377 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         6.170     9.547    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[1]
    SLICE_X95Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.895 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66/O
                         net (fo=1, routed)           0.000     9.895    Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66_n_1
    SLICE_X95Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    10.140 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_29/O
                         net (fo=1, routed)           0.287    10.427    Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_1_3
    SLICE_X97Y54         LUT5 (Prop_lut5_I1_O)        0.298    10.725 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_6/O
                         net (fo=5, routed)           1.740    12.464    Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]_0[3]
    SLICE_X101Y58        LUT4 (Prop_lut4_I2_O)        0.124    12.588 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_3/O
                         net (fo=2, routed)           0.842    13.430    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_3_n_1
    SLICE_X102Y58        LUT5 (Prop_lut5_I2_O)        0.124    13.554 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.898    14.452    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[14]_inst_i_2_n_1
    SLICE_X98Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.576 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           6.128    20.704    alu_OBUF[13]
    W10                  OBUF (Prop_obuf_I_O)         2.682    23.385 r  alu_OBUF[13]_inst/O
                         net (fo=0)                   0.000    23.385    alu[13]
    W10                                                               r  alu[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.355ns  (logic 4.460ns (19.095%)  route 18.895ns (80.905%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[5]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[5]/Q
                         net (fo=68, routed)          2.714     3.232    Single_Cycle_CPU_instr1/pc_instr1/Q[5]
    SLICE_X110Y70        LUT5 (Prop_lut5_I1_O)        0.124     3.356 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[17]_inst_i_1/O
                         net (fo=67, routed)          4.947     8.303    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[0]
    SLICE_X101Y57        MUXF7 (Prop_muxf7_S_O)       0.276     8.579 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_58/O
                         net (fo=1, routed)           0.984     9.564    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[31]_inst_i_18_1
    SLICE_X103Y59        LUT5 (Prop_lut5_I3_O)        0.299     9.863 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_23/O
                         net (fo=7, routed)           1.506    11.369    Single_Cycle_CPU_instr1/pc_instr1/INB[0]
    SLICE_X103Y55        LUT3 (Prop_lut3_I1_O)        0.124    11.493 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.812    12.305    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[7]_inst_i_3_n_1
    SLICE_X104Y55        LUT3 (Prop_lut3_I1_O)        0.152    12.457 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.129    13.586    Single_Cycle_CPU_instr1/Ctrl_instr1/register_reg[1][0]_2
    SLICE_X106Y58        LUT6 (Prop_lut6_I4_O)        0.348    13.934 r  Single_Cycle_CPU_instr1/Ctrl_instr1/alu_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           6.803    20.736    alu_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         2.619    23.355 r  alu_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.355    alu[0]
    W6                                                                r  alu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.093ns  (logic 4.810ns (20.830%)  route 18.283ns (79.170%))
  Logic Levels:           9  (FDRE=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q
                         net (fo=68, routed)          2.709     3.227    Single_Cycle_CPU_instr1/pc_instr1/Q[3]
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.150     3.377 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         6.170     9.547    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[1]
    SLICE_X95Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.895 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66/O
                         net (fo=1, routed)           0.000     9.895    Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66_n_1
    SLICE_X95Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    10.140 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_29/O
                         net (fo=1, routed)           0.287    10.427    Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_1_3
    SLICE_X97Y54         LUT5 (Prop_lut5_I1_O)        0.298    10.725 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_6/O
                         net (fo=5, routed)           1.740    12.464    Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]_0[3]
    SLICE_X101Y58        LUT5 (Prop_lut5_I0_O)        0.154    12.618 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[24]_inst_i_3/O
                         net (fo=4, routed)           0.636    13.255    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[24]_inst_i_3_n_1
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.327    13.582 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           0.991    14.572    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[18]_inst_i_2_n_1
    SLICE_X99Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.696 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           5.750    20.447    alu_OBUF[18]
    Y6                   OBUF (Prop_obuf_I_O)         2.646    23.093 r  alu_OBUF[18]_inst/O
                         net (fo=0)                   0.000    23.093    alu[18]
    Y6                                                                r  alu[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.076ns  (logic 4.607ns (19.966%)  route 18.469ns (80.034%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q
                         net (fo=68, routed)          2.709     3.227    Single_Cycle_CPU_instr1/pc_instr1/Q[3]
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.150     3.377 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         6.170     9.547    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[1]
    SLICE_X95Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.895 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66/O
                         net (fo=1, routed)           0.000     9.895    Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66_n_1
    SLICE_X95Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    10.140 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_29/O
                         net (fo=1, routed)           0.287    10.427    Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_1_3
    SLICE_X97Y54         LUT5 (Prop_lut5_I1_O)        0.298    10.725 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_6/O
                         net (fo=5, routed)           1.740    12.464    Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]_0[3]
    SLICE_X101Y58        LUT4 (Prop_lut4_I2_O)        0.124    12.588 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_3/O
                         net (fo=2, routed)           0.811    13.399    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_3_n_1
    SLICE_X99Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.523 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.950    14.474    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_2_n_1
    SLICE_X99Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.598 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           5.802    20.400    alu_OBUF[16]
    Y8                   OBUF (Prop_obuf_I_O)         2.676    23.076 r  alu_OBUF[16]_inst/O
                         net (fo=0)                   0.000    23.076    alu[16]
    Y8                                                                r  alu[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.074ns  (logic 4.646ns (20.135%)  route 18.428ns (79.865%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q
                         net (fo=68, routed)          2.709     3.227    Single_Cycle_CPU_instr1/pc_instr1/Q[3]
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.150     3.377 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         6.170     9.547    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[1]
    SLICE_X95Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.895 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66/O
                         net (fo=1, routed)           0.000     9.895    Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66_n_1
    SLICE_X95Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    10.140 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_29/O
                         net (fo=1, routed)           0.287    10.427    Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_1_3
    SLICE_X97Y54         LUT5 (Prop_lut5_I1_O)        0.298    10.725 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_6/O
                         net (fo=5, routed)           1.740    12.464    Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]_0[3]
    SLICE_X101Y58        LUT4 (Prop_lut4_I2_O)        0.124    12.588 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_3/O
                         net (fo=2, routed)           0.811    13.399    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_3_n_1
    SLICE_X99Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.523 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.807    14.330    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[16]_inst_i_2_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.454 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           5.904    20.359    alu_OBUF[15]
    V8                   OBUF (Prop_obuf_I_O)         2.715    23.074 r  alu_OBUF[15]_inst/O
                         net (fo=0)                   0.000    23.074    alu[15]
    V8                                                                r  alu[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.014ns  (logic 4.619ns (20.070%)  route 18.395ns (79.930%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q
                         net (fo=68, routed)          2.709     3.227    Single_Cycle_CPU_instr1/pc_instr1/Q[3]
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.150     3.377 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         5.760     9.138    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[1]
    SLICE_X97Y53         LUT6 (Prop_lut6_I2_O)        0.348     9.486 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_76/O
                         net (fo=1, routed)           0.000     9.486    Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_76_n_1
    SLICE_X97Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     9.703 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_35/O
                         net (fo=1, routed)           0.826    10.529    Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_1_2
    SLICE_X99Y54         LUT5 (Prop_lut5_I3_O)        0.299    10.828 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_9/O
                         net (fo=5, routed)           0.956    11.784    Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]_0[4]
    SLICE_X101Y56        LUT4 (Prop_lut4_I2_O)        0.124    11.908 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[17]_inst_i_3/O
                         net (fo=2, routed)           1.112    13.020    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[17]_inst_i_3_n_1
    SLICE_X99Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.144 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           1.081    14.225    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[15]_inst_i_2_n_1
    SLICE_X101Y59        LUT6 (Prop_lut6_I2_O)        0.124    14.349 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           5.950    20.299    alu_OBUF[14]
    W8                   OBUF (Prop_obuf_I_O)         2.715    23.014 r  alu_OBUF[14]_inst/O
                         net (fo=0)                   0.000    23.014    alu[14]
    W8                                                                r  alu[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.915ns  (logic 4.571ns (19.946%)  route 18.345ns (80.054%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q
                         net (fo=68, routed)          2.709     3.227    Single_Cycle_CPU_instr1/pc_instr1/Q[3]
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.150     3.377 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         5.760     9.138    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[1]
    SLICE_X97Y53         LUT6 (Prop_lut6_I2_O)        0.348     9.486 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_76/O
                         net (fo=1, routed)           0.000     9.486    Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_76_n_1
    SLICE_X97Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     9.703 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_35/O
                         net (fo=1, routed)           0.826    10.529    Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_1_2
    SLICE_X99Y54         LUT5 (Prop_lut5_I3_O)        0.299    10.828 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_9/O
                         net (fo=5, routed)           1.138    11.966    Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]_0[4]
    SLICE_X104Y55        LUT6 (Prop_lut6_I4_O)        0.124    12.090 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[13]_inst_i_3/O
                         net (fo=2, routed)           0.693    12.783    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[13]_inst_i_3_n_1
    SLICE_X104Y55        LUT3 (Prop_lut3_I2_O)        0.124    12.907 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           1.149    14.056    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[11]_inst_i_2_n_1
    SLICE_X101Y56        LUT6 (Prop_lut6_I2_O)        0.124    14.180 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           6.068    20.249    alu_OBUF[10]
    U8                   OBUF (Prop_obuf_I_O)         2.667    22.915 r  alu_OBUF[10]_inst/O
                         net (fo=0)                   0.000    22.915    alu[10]
    U8                                                                r  alu[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.716ns  (logic 4.825ns (21.239%)  route 17.892ns (78.761%))
  Logic Levels:           9  (FDRE=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q
                         net (fo=68, routed)          2.709     3.227    Single_Cycle_CPU_instr1/pc_instr1/Q[3]
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.150     3.377 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         6.170     9.547    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[1]
    SLICE_X95Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.895 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66/O
                         net (fo=1, routed)           0.000     9.895    Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66_n_1
    SLICE_X95Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    10.140 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_29/O
                         net (fo=1, routed)           0.287    10.427    Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_1_3
    SLICE_X97Y54         LUT5 (Prop_lut5_I1_O)        0.298    10.725 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_6/O
                         net (fo=5, routed)           1.740    12.464    Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]_0[3]
    SLICE_X101Y58        LUT5 (Prop_lut5_I0_O)        0.154    12.618 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[24]_inst_i_3/O
                         net (fo=4, routed)           0.436    13.054    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[24]_inst_i_3_n_1
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.327    13.381 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[20]_inst_i_2/O
                         net (fo=2, routed)           0.805    14.186    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[20]_inst_i_2_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           5.745    20.056    alu_OBUF[19]
    Y7                   OBUF (Prop_obuf_I_O)         2.661    22.716 r  alu_OBUF[19]_inst/O
                         net (fo=0)                   0.000    22.716    alu[19]
    Y7                                                                r  alu[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.715ns  (logic 4.878ns (21.475%)  route 17.837ns (78.525%))
  Logic Levels:           9  (FDRE=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]/Q
                         net (fo=68, routed)          2.709     3.227    Single_Cycle_CPU_instr1/pc_instr1/Q[3]
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.150     3.377 r  Single_Cycle_CPU_instr1/pc_instr1/instr_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         6.170     9.547    Single_Cycle_CPU_instr1/regfile_instr1/instr_OBUF[1]
    SLICE_X95Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.895 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66/O
                         net (fo=1, routed)           0.000     9.895    Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_66_n_1
    SLICE_X95Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    10.140 r  Single_Cycle_CPU_instr1/regfile_instr1/zero0_carry_i_29/O
                         net (fo=1, routed)           0.287    10.427    Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_1_3
    SLICE_X97Y54         LUT5 (Prop_lut5_I1_O)        0.298    10.725 r  Single_Cycle_CPU_instr1/pc_instr1/zero0_carry_i_6/O
                         net (fo=5, routed)           1.740    12.464    Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[3]_0[3]
    SLICE_X101Y58        LUT5 (Prop_lut5_I0_O)        0.154    12.618 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[24]_inst_i_3/O
                         net (fo=4, routed)           0.320    12.938    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[24]_inst_i_3_n_1
    SLICE_X99Y58         LUT6 (Prop_lut6_I3_O)        0.327    13.265 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.745    14.010    Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[22]_inst_i_2_n_1
    SLICE_X98Y58         LUT6 (Prop_lut6_I4_O)        0.124    14.134 r  Single_Cycle_CPU_instr1/pc_instr1/alu_OBUF[22]_inst_i_1/O
                         net (fo=2, routed)           5.867    20.001    alu_OBUF[22]
    V7                   OBUF (Prop_obuf_I_O)         2.714    22.715 r  alu_OBUF[22]_inst/O
                         net (fo=0)                   0.000    22.715    alu[22]
    V7                                                                r  alu[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.209ns (45.991%)  route 0.245ns (54.009%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[0]/C
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[0]/Q
                         net (fo=3, routed)           0.245     0.409    Single_Cycle_CPU_instr1/pc_instr1/Q[0]
    SLICE_X108Y57        LUT4 (Prop_lut4_I3_O)        0.045     0.454 r  Single_Cycle_CPU_instr1/pc_instr1/pc1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.454    Single_Cycle_CPU_instr1/pc_instr1/p_0_out[0]
    SLICE_X108Y57        FDRE                                         r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cycle_CPU_instr1/Ctrl_instr1/sext_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.186ns (35.771%)  route 0.334ns (64.229%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[4]/C
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[4]/Q
                         net (fo=68, routed)          0.175     0.316    Single_Cycle_CPU_instr1/pc_instr1/Q[4]
    SLICE_X111Y58        LUT5 (Prop_lut5_I1_O)        0.045     0.361 r  Single_Cycle_CPU_instr1/pc_instr1/sext_reg_i_1/O
                         net (fo=1, routed)           0.159     0.520    Single_Cycle_CPU_instr1/Ctrl_instr1/S_carry__3_i_5
    SLICE_X113Y60        LDCE                                         r  Single_Cycle_CPU_instr1/Ctrl_instr1/sext_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/Ctrl_instr1/jal_reg/G
                            (positive level-sensitive latch)
  Destination:            Single_Cycle_CPU_instr1/regfile_instr1/register_reg[14][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.203ns (36.315%)  route 0.356ns (63.685%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        LDCE                         0.000     0.000 r  Single_Cycle_CPU_instr1/Ctrl_instr1/jal_reg/G
    SLICE_X113Y64        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Single_Cycle_CPU_instr1/Ctrl_instr1/jal_reg/Q
                         net (fo=37, routed)          0.226     0.384    Single_Cycle_CPU_instr1/Ctrl_instr1/jal
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.045     0.429 r  Single_Cycle_CPU_instr1/Ctrl_instr1/register[1][25]_i_1/O
                         net (fo=31, routed)          0.130     0.559    Single_Cycle_CPU_instr1/regfile_instr1/D[25]
    SLICE_X113Y67        FDCE                                         r  Single_Cycle_CPU_instr1/regfile_instr1/register_reg[14][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/Ctrl_instr1/jal_reg/G
                            (positive level-sensitive latch)
  Destination:            Single_Cycle_CPU_instr1/regfile_instr1/register_reg[18][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.203ns (36.089%)  route 0.360ns (63.911%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        LDCE                         0.000     0.000 r  Single_Cycle_CPU_instr1/Ctrl_instr1/jal_reg/G
    SLICE_X113Y64        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Single_Cycle_CPU_instr1/Ctrl_instr1/jal_reg/Q
                         net (fo=37, routed)          0.226     0.384    Single_Cycle_CPU_instr1/Ctrl_instr1/jal
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.045     0.429 r  Single_Cycle_CPU_instr1/Ctrl_instr1/register[1][25]_i_1/O
                         net (fo=31, routed)          0.133     0.563    Single_Cycle_CPU_instr1/regfile_instr1/D[25]
    SLICE_X110Y66        FDCE                                         r  Single_Cycle_CPU_instr1/regfile_instr1/register_reg[18][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_Data_Mem_instr1/ram_reg_0_31_6_6/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            Single_Cycle_CPU_instr1/regfile_instr1/register_reg[22][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.433ns (75.435%)  route 0.141ns (24.565%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        RAMS32                       0.000     0.000 r  Single_Cycle_Data_Mem_instr1/ram_reg_0_31_6_6/SP/CLK
    SLICE_X108Y54        RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     0.388 r  Single_Cycle_Data_Mem_instr1/ram_reg_0_31_6_6/SP/O
                         net (fo=1, routed)           0.141     0.529    Single_Cycle_CPU_instr1/Ctrl_instr1/data_out[6]
    SLICE_X108Y55        LUT5 (Prop_lut5_I2_O)        0.045     0.574 r  Single_Cycle_CPU_instr1/Ctrl_instr1/register[1][6]_i_1/O
                         net (fo=31, routed)          0.000     0.574    Single_Cycle_CPU_instr1/regfile_instr1/D[6]
    SLICE_X108Y55        FDCE                                         r  Single_Cycle_CPU_instr1/regfile_instr1/register_reg[22][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cycle_Data_Mem_instr1/ram_reg_0_31_4_4/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.655%)  route 0.394ns (65.345%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/Q
                         net (fo=68, routed)          0.206     0.370    Single_Cycle_CPU_instr1/pc_instr1/Q[6]
    SLICE_X108Y55        LUT4 (Prop_lut4_I3_O)        0.045     0.415 r  Single_Cycle_CPU_instr1/pc_instr1/ram_reg_0_31_0_0_i_1/O
                         net (fo=9, routed)           0.188     0.603    Single_Cycle_Data_Mem_instr1/ram_reg_0_31_4_4/WE
    SLICE_X108Y54        RAMS32                                       r  Single_Cycle_Data_Mem_instr1/ram_reg_0_31_4_4/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cycle_Data_Mem_instr1/ram_reg_0_31_5_5/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.655%)  route 0.394ns (65.345%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/Q
                         net (fo=68, routed)          0.206     0.370    Single_Cycle_CPU_instr1/pc_instr1/Q[6]
    SLICE_X108Y55        LUT4 (Prop_lut4_I3_O)        0.045     0.415 r  Single_Cycle_CPU_instr1/pc_instr1/ram_reg_0_31_0_0_i_1/O
                         net (fo=9, routed)           0.188     0.603    Single_Cycle_Data_Mem_instr1/ram_reg_0_31_5_5/WE
    SLICE_X108Y54        RAMS32                                       r  Single_Cycle_Data_Mem_instr1/ram_reg_0_31_5_5/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cycle_Data_Mem_instr1/ram_reg_0_31_6_6/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.655%)  route 0.394ns (65.345%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/Q
                         net (fo=68, routed)          0.206     0.370    Single_Cycle_CPU_instr1/pc_instr1/Q[6]
    SLICE_X108Y55        LUT4 (Prop_lut4_I3_O)        0.045     0.415 r  Single_Cycle_CPU_instr1/pc_instr1/ram_reg_0_31_0_0_i_1/O
                         net (fo=9, routed)           0.188     0.603    Single_Cycle_Data_Mem_instr1/ram_reg_0_31_6_6/WE
    SLICE_X108Y54        RAMS32                                       r  Single_Cycle_Data_Mem_instr1/ram_reg_0_31_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Single_Cycle_Data_Mem_instr1/ram_reg_0_31_7_7/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.655%)  route 0.394ns (65.345%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDRE                         0.000     0.000 r  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[6]/Q
                         net (fo=68, routed)          0.206     0.370    Single_Cycle_CPU_instr1/pc_instr1/Q[6]
    SLICE_X108Y55        LUT4 (Prop_lut4_I3_O)        0.045     0.415 r  Single_Cycle_CPU_instr1/pc_instr1/ram_reg_0_31_0_0_i_1/O
                         net (fo=9, routed)           0.188     0.603    Single_Cycle_Data_Mem_instr1/ram_reg_0_31_7_7/WE
    SLICE_X108Y54        RAMS32                                       r  Single_Cycle_Data_Mem_instr1/ram_reg_0_31_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cycle_CPU_instr1/Ctrl_instr1/jal_reg/G
                            (positive level-sensitive latch)
  Destination:            Single_Cycle_CPU_instr1/regfile_instr1/register_reg[6][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.203ns (33.641%)  route 0.400ns (66.359%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        LDCE                         0.000     0.000 r  Single_Cycle_CPU_instr1/Ctrl_instr1/jal_reg/G
    SLICE_X113Y64        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Single_Cycle_CPU_instr1/Ctrl_instr1/jal_reg/Q
                         net (fo=37, routed)          0.226     0.384    Single_Cycle_CPU_instr1/Ctrl_instr1/jal
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.045     0.429 r  Single_Cycle_CPU_instr1/Ctrl_instr1/register[1][25]_i_1/O
                         net (fo=31, routed)          0.174     0.603    Single_Cycle_CPU_instr1/regfile_instr1/D[25]
    SLICE_X113Y66        FDCE                                         r  Single_Cycle_CPU_instr1/regfile_instr1/register_reg[6][25]/D
  -------------------------------------------------------------------    -------------------





