I2C_SL_CNFG_NEWSL	,	V_52
parent	,	V_154
"Enabling fast clk failed, err %d\n"	,	L_2
has_continue_xfer_support	,	V_123
"timeout waiting for fifo flush\n"	,	L_1
DIV_ROUND_UP	,	F_46
of_match_device	,	F_59
tegra_i2c_clock_disable	,	F_27
of_match_ptr	,	F_60
tegra_i2c_xfer_msg	,	F_39
msleep	,	F_17
platform_driver_unregister	,	F_81
len	,	V_9
dev	,	V_19
words_to_transfer	,	V_26
i2c_readl	,	F_7
i2c_set_adapdata	,	F_66
I2C_SL_CNFG	,	V_50
"unmasked irq: %02x\n"	,	L_5
i2c_get_adapdata	,	F_48
unlikely	,	F_36
I2C_SL_ADDR1	,	V_53
adapter	,	V_140
__devinit	,	T_5
readsl	,	F_11
EIO	,	V_107
wait_for_completion_timeout	,	F_42
i2c_adapter	,	V_108
msg_end_type	,	V_81
INIT_COMPLETION	,	F_40
of_node	,	V_144
GFP_KERNEL	,	V_138
device	,	V_156
DVC_STATUS	,	V_75
of_i2c_register_devices	,	F_69
__devexit	,	T_7
pdata	,	V_128
I2C_FUNC_10BIT_ADDR	,	V_120
"Enabling div clk failed, err %d\n"	,	L_3
I2C_FUNC_NOSTART	,	V_124
rx_fifo_avail	,	V_21
BUG	,	F_37
EBUSY	,	V_114
packet_header	,	V_83
tx_fifo_avail	,	V_32
MSG_END_REPEAT_START	,	V_96
I2C_SL_ADDR2	,	V_54
be32_to_cpup	,	F_58
"div-clk"	,	L_11
"Tegra I2C adapter"	,	L_20
u8	,	T_2
TEGRA_I2C_TIMEOUT	,	V_105
I2C_HEADER_10BIT_ADDR	,	V_100
irq	,	V_58
i	,	V_112
I2C_SL_CNFG_NACK	,	V_51
buf	,	V_22
jiffies	,	V_14
I2C_M_NOSTART	,	V_117
end_state	,	V_82
tegra_i2c_dev	,	V_1
platform_device	,	V_125
algo	,	V_141
__iomem	,	T_6
dev_dbg	,	F_41
tegra_i2c_init_driver	,	F_78
I2C_INT_NO_ACK	,	V_62
"missing controller clock"	,	L_12
tegra_dvc_init	,	F_22
DVC_CTRL_REG3_I2C_DONE_INTR_EN	,	V_37
int_mask	,	V_11
reg	,	V_4
bus_clk_rate	,	V_48
"Cannot request/ioremap I2C registers\n"	,	L_9
ret	,	V_40
I2C_FIFO_CONTROL	,	V_16
I2C_INT_ARBITRATION_LOST	,	V_63
msg_complete	,	V_77
res	,	V_131
I2C_INT_MASK	,	V_12
disable_irq_nosync	,	F_35
I2C_M_TEN	,	V_98
strlcpy	,	F_67
msg_buf	,	V_23
tegra_i2c_xfer	,	F_47
"Failed to add I2C adapter\n"	,	L_21
tegra_i2c_driver	,	V_157
ETIMEDOUT	,	V_20
name	,	V_153
I2C_HEADER_CONTINUE_XFER	,	V_95
I2C_FUNC_PROTOCOL_MANGLING	,	V_121
platform_get_resource	,	F_51
end_type	,	V_115
BUG_ON	,	F_19
"no mem resource\n"	,	L_8
I2C_FIFO_CONTROL_TX_TRIG_SHIFT	,	V_55
PACKET_HEADER0_PACKET_ID_SHIFT	,	V_92
timeout	,	V_13
dev_err	,	F_25
is_dvc	,	V_6
PACKET_HEADER0_PROTOCOL_I2C	,	V_89
I2C_INT_TX_FIFO_DATA_REQ	,	V_73
I2C_INT_STATUS	,	V_64
of_device_id	,	V_146
class	,	V_151
mask	,	V_10
"Failed to request irq %i\n"	,	L_19
owner	,	V_149
tegra_i2c_isr	,	F_34
devm_clk_get	,	F_53
start	,	V_137
clk_disable_unprepare	,	F_26
msg_read	,	V_71
msg_buf_remaining	,	V_25
I2C_CNFG	,	V_47
DVC_CTRL_REG1	,	V_38
i2c_readsl	,	F_10
I2C_FIFO_CONTROL_RX_TRIG_SHIFT	,	V_56
I2C_FIFO_STATUS_RX_SHIFT	,	V_29
I2C_INT_PACKET_XFER_COMPLETE	,	V_76
DVC_CTRL_REG3	,	V_35
I2C_FIFO_STATUS	,	V_27
I2C_FUNC_SMBUS_EMUL	,	V_119
"irq status 0 %08x %08x %08x\n"	,	L_4
I2C_CNFG_NEW_MASTER_FSM	,	V_44
base	,	V_5
ENOMEM	,	V_139
dev_get_drvdata	,	F_74
i2c_unlock_adapter	,	F_76
I2C_HEADER_IE_ENABLE	,	V_93
I2C_RX_FIFO	,	V_31
hw	,	V_122
HZ	,	V_15
dvc_writel	,	F_1
I2C_ERR_ARBITRATION_LOST	,	V_70
of_device_is_compatible	,	F_61
"no irq resource\n"	,	L_10
id	,	V_143
tegra_periph_reset_assert	,	F_29
val	,	V_3
likely	,	F_45
msgs	,	V_110
clk	,	V_132
sl_cfg	,	V_49
"missing bus clock"	,	L_14
IRQ_HANDLED	,	V_78
I2C_ERR_NO_ACK	,	V_69
I2C_ERR_UNKNOWN_INTERRUPT	,	V_68
i2c_writel	,	F_6
tegra_i2c_remove	,	F_70
tegra_i2c_reg_addr	,	F_5
tegra_periph_reset_deassert	,	F_31
i2c_msg	,	V_79
tegra_i2c_mask_irq	,	F_12
status	,	V_60
I2C_FIFO_STATUS_TX_MASK	,	V_33
flags	,	V_86
completion_done	,	F_44
of_get_property	,	F_57
IORESOURCE_IRQ	,	V_136
I2C_FUNC_I2C	,	V_118
init_completion	,	F_62
"Failed to initialize i2c controller"	,	L_18
status_err	,	V_61
I2C_HEADER_SLAVE_ADDR_SHIFT	,	V_101
prop	,	V_133
"nvidia,tegra20-i2c-dvc"	,	L_17
time_after	,	F_15
I2C_CNFG_PACKET_MODE_EN	,	V_45
I2C_CNFG_DEBOUNCE_CNT_SHIFT	,	V_46
clk_prepare_enable	,	F_24
tegra_i2c_clock_enable	,	F_23
i2c_writesl	,	F_8
err	,	V_43
devm_request_and_ioremap	,	F_52
I2C_HEADER_READ	,	V_104
PACKET_HEADER0_HEADER_SIZE_SHIFT	,	V_88
I2C_HEADER_REPEAT_START	,	V_97
PACKET_HEADER0_CONT_ID_SHIFT	,	V_91
"Could not allocate struct tegra_i2c_dev"	,	L_15
BYTES_PER_FIFO_WORD	,	V_30
DVC_CTRL_REG1_INTR_EN	,	V_39
tegra_i2c_empty_rx_fifo	,	F_18
EINVAL	,	V_84
enable_irq	,	F_33
"fast-clk"	,	L_13
tegra_i2c_algo	,	V_142
I2C_CLASS_HWMON	,	V_152
__init	,	T_8
__exit	,	T_9
tegra_i2c_fill_tx_fifo	,	F_20
I2C_FIFO_STATUS_TX_SHIFT	,	V_34
udelay	,	F_30
I2C_STATUS	,	V_66
complete	,	F_38
fast_clk	,	V_41
msg	,	V_80
tegra_i2c_flush_fifos	,	F_14
data	,	V_8
I2C_FIFO_STATUS_RX_MASK	,	V_28
num	,	V_111
I2C_FIFO_CONTROL_TX_FLUSH	,	V_17
size_t	,	T_3
i2c_dev	,	V_2
pdev	,	V_126
barrier	,	F_21
u32	,	T_1
I2C_FIFO_CONTROL_RX_FLUSH	,	V_18
tegra_i2c_resume	,	F_77
I2C_ERR_NONE	,	V_85
resource	,	V_130
tegra_i2c_init	,	F_28
tegra20_i2c_hw	,	V_145
DVC_STATUS_I2C_DONE_INTR	,	V_74
platform_driver_register	,	F_79
THIS_MODULE	,	V_150
tegra_i2c_exit_driver	,	F_80
PTR_ERR	,	F_55
div_clk	,	V_42
tegra_i2c_unmask_irq	,	F_13
EREMOTEIO	,	V_106
tegra_i2c_of_match	,	V_148
DVC_CTRL_REG3_SW_PROG	,	V_36
MSG_END_CONTINUE	,	V_94
buf_remaining	,	V_24
msg_err	,	V_67
clk_set_rate	,	F_32
"transfer complete: %d %d %d\n"	,	L_7
MSG_END_STOP	,	V_116
adap	,	V_109
platform_set_drvdata	,	F_63
devm_kzalloc	,	F_56
platform_get_drvdata	,	F_71
I2C_HEADER_CONT_ON_NAK	,	V_103
nr	,	V_155
i2c_add_numbered_adapter	,	F_68
I2C_INT_RX_FIFO_DATA_REQ	,	V_72
I2C_M_RD	,	V_87
dvc_readl	,	F_3
is_suspended	,	V_113
I2C_PACKET_TRANSFER_STATUS	,	V_65
irq_disabled	,	V_57
I2C_TX_FIFO	,	V_7
addr	,	V_99
IORESOURCE_MEM	,	V_134
EADDRNOTAVAIL	,	V_135
dev_name	,	F_65
readl	,	F_4
i2c_del_adapter	,	F_72
writel	,	F_2
irqreturn_t	,	T_4
I2C_M_IGNORE_NAK	,	V_102
"clock-frequency"	,	L_16
match	,	V_147
dev_warn	,	F_16
WARN_ON	,	F_43
tegra_i2c_func	,	F_49
tegra_i2c_probe	,	F_50
i2c_lock_adapter	,	F_75
dev_id	,	V_59
tegra_i2c_platform_data	,	V_127
writesl	,	F_9
tegra_i2c_suspend	,	F_73
"i2c transfer timed out\n"	,	L_6
platform_data	,	V_129
cont_id	,	V_90
IS_ERR	,	F_54
devm_request_irq	,	F_64
