# VERIGLOG-MIPS-PIPELINE
Classic 5 stages' MIPS pipelined cpu with dedicated hazzard unit(stall and bypass) and no branch prediction
