15:37:35 INFO  : Registering command handlers for SDK TCF services
15:37:43 INFO  : Launching XSCT server: xsct -n -interactive /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.sdk/temp_xsdb_launch_script.tcl
15:37:53 INFO  : XSCT server has started successfully.
15:37:53 INFO  : Successfully done setting XSCT server connection channel  
15:38:28 INFO  : Successfully done setting SDK workspace  
15:39:42 INFO  : Registering command handlers for SDK TCF services
15:39:44 INFO  : Launching XSCT server: xsct -n -interactive /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.sdk/temp_xsdb_launch_script.tcl
15:39:47 INFO  : XSCT server has started successfully.
15:39:47 INFO  : Successfully done setting XSCT server connection channel  
15:39:47 INFO  : Successfully done setting SDK workspace  
15:42:05 INFO  : Project 'rocket_chip_platform' created. You can now create BSPs and application projects targeting this hardware platform.
15:45:54 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/deliver_output/BOOT.bin
15:45:54 INFO  : Creating new bif file /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/deliver_output/output.bif
15:45:56 INFO  : Bootgen command execution is done.
