module up_counter_tb;
  reg clk;
  reg reset;
  wire [7:0] count;

  up_counter_8bit uut (clk,reset,count);


always #5 clk = ~clk;


initial begin
    clk = 0;
    reset = 1;

    #5 reset = 0; 
    #200 $finish; 
end
    initial
    begin
      $dumpfile("dump.vcd");
      $dumpvars(1);
    end

endmodule
