// Seed: 149910321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  initial
    #1
      if (1) begin
        id_8 <= id_8;
        $display;
      end else id_5 <= 1;
endmodule
module module_1 (
    input tri id_0
    , id_2
);
  assign id_2 = 1 == id_0;
  supply1 id_3 = 1;
  string id_4;
  reg id_5;
  module_0(
      id_3, id_3, id_3, id_3, id_5, id_3, id_3, id_5
  );
  always @* begin
    #1;
    id_2 <= 1 | id_0 ? id_5 : id_2;
    for (id_5 = id_5 + 1; id_5; id_4 = "") begin
      id_5 = id_2 - 1;
    end
    $display(1);
  end
endmodule
