// Seed: 223548364
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    id_17 = 1,
    input tri id_2,
    input supply0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8,
    input wand id_9,
    input uwire id_10,
    output supply0 id_11,
    input tri id_12,
    output tri id_13,
    input supply0 id_14,
    input wor id_15
);
  wire id_18;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    id_5,
    input supply1 id_2,
    output logic id_3
);
  localparam id_6 = id_6 << ~id_0;
  id_7 :
  assert property (@(-1 - -1 == !-1 !== id_5 or posedge -1) id_7) id_3 <= id_6;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_5 = 0;
  string id_10, id_11 = "";
endmodule
