#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun  4 18:32:32 2020
# Process ID: 144351
# Current directory: /home/felipe/Documents/IIC2343 Arquitectura de Computadores/Syllabus
# Command line: vivado
# Log file: /home/felipe/Documents/IIC2343 Arquitectura de Computadores/Syllabus/vivado.log
# Journal file: /home/felipe/Documents/IIC2343 Arquitectura de Computadores/Syllabus/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/felipe/e2_correccion/grupo_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2338] Canceling the changes to the IP catalog. Reverting the catalog back to its previous state.
INFO: [IP_Flow 19-2340] The IP catalog has been returned to its previous state.
INFO: [Common 17-344] 'open_project' was cancelled
close_project
open_project /home/felipe/Desktop/Entrega/project_20.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/felipe/Desktop/Entrega/project_20.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/felipe/Desktop/Entrega/project_20.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Basys3_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/felipe/Desktop/Entrega/project_20.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d3760b76a17a4d91abd9c30e1ec24bb6 --incr --debug typical --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/felipe/Desktop/Entrega/project_20.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Basys3_tb_behav -key {Behavioral:sim_1:Functional:Basys3_tb} -tclbatch {Basys3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Basys3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 3000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6229.473 ; gain = 51.836 ; free physical = 762 ; free virtual = 17447
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Basys3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 6229.473 ; gain = 65.637 ; free physical = 762 ; free virtual = 17447
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6247.496 ; gain = 0.012 ; free physical = 822 ; free virtual = 17430
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/felipe/Desktop/Entrega/project_20.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/felipe/Desktop/Entrega/project_20.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Basys3_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/felipe/Desktop/Entrega/project_20.srcs/sources_1/new/sim_e3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Basys3_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/felipe/Desktop/Entrega/project_20.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/felipe/Desktop/Entrega/project_20.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d3760b76a17a4d91abd9c30e1ec24bb6 --incr --debug typical --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder16 [adder16_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSu16 [addsu16_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Status [status_default]
Compiling architecture behavioral of entity xil_defaultlib.SP [sp_default]
Compiling architecture behavioral of entity xil_defaultlib.Basys3 [basys3_default]
Compiling architecture bench of entity xil_defaultlib.basys3_tb
Built simulation snapshot Basys3_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/felipe/Desktop/Entrega/project_20.sim/sim_1/behav/xsim/xsim.dir/Basys3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  4 18:42:53 2020...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 6247.496 ; gain = 0.000 ; free physical = 784 ; free virtual = 17380
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 6247.496 ; gain = 0.000 ; free physical = 784 ; free virtual = 17380
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 6247.496 ; gain = 0.012 ; free physical = 784 ; free virtual = 17387
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20ns
run 20ns
run 20ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20ns
run 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/felipe/e2_correccion/proyecto-entrega-grupo-34-master/Entrega3/Proyecto/Entrega3_Enproceso.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/famil/Desktop/Proyecto/proyecto-entrega-grupo-34/En produccion/Entrega3_Enproceso' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/felipe/e2_correccion/proyecto-entrega-grupo-34-master/Entrega3/Proyecto/Entrega3_Enproceso.srcs/sources_1/new/TestSimulado1.vhd', nor could it be found using path '/home/felipe/Documents/IIC2343 Arquitectura de Computadores/Syllabus/C:/Users/famil/Desktop/Proyecto/proyecto-entrega-grupo-34/En produccion/Entrega3_Enproceso/Entrega3_Enproceso.srcs/sources_1/new/TestSimulado1.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/felipe/e2_correccion/proyecto-entrega-grupo-34-master/Entrega3/Proyecto/Entrega3_Enproceso.ip_user_files', nor could it be found using path '/home/felipe/Documents/IIC2343 Arquitectura de Computadores/Syllabus/C:/Users/famil/Desktop/Proyecto/proyecto-entrega-grupo-34/En produccion/Entrega3_Enproceso/Entrega3_Enproceso.ip_user_files'.
WARNING: [Project 1-231] Project 'Entrega3_Enproceso.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_project_as project_1 /home/felipe/e2_correccion -force
launch_runs synth_1 -jobs 2
[Fri Jun  5 08:50:26 2020] Launched synth_1...
Run output will be captured here: /home/felipe/e2_correccion/project_1.runs/synth_1/runme.log
close_project
open_project /home/felipe/Desktop/Entrega/project_20.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
