
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f88 <.init>:
   10f88:	push	{r3, lr}
   10f8c:	bl	11f58 <ftello64@plt+0xc8c>
   10f90:	pop	{r3, pc}

Disassembly of section .plt:

00010f94 <fdopen@plt-0x14>:
   10f94:	push	{lr}		; (str lr, [sp, #-4]!)
   10f98:	ldr	lr, [pc, #4]	; 10fa4 <fdopen@plt-0x4>
   10f9c:	add	lr, pc, lr
   10fa0:	ldr	pc, [lr, #8]!
   10fa4:	andeq	r8, r1, ip, asr r0

00010fa8 <fdopen@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #24, 20	; 0x18000
   10fb0:	ldr	pc, [ip, #92]!	; 0x5c

00010fb4 <calloc@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #24, 20	; 0x18000
   10fbc:	ldr	pc, [ip, #84]!	; 0x54

00010fc0 <fputs_unlocked@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #24, 20	; 0x18000
   10fc8:	ldr	pc, [ip, #76]!	; 0x4c

00010fcc <raise@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #24, 20	; 0x18000
   10fd4:	ldr	pc, [ip, #68]!	; 0x44

00010fd8 <strcmp@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #24, 20	; 0x18000
   10fe0:	ldr	pc, [ip, #60]!	; 0x3c

00010fe4 <posix_fadvise64@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #24, 20	; 0x18000
   10fec:	ldr	pc, [ip, #52]!	; 0x34

00010ff0 <fflush@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #24, 20	; 0x18000
   10ff8:	ldr	pc, [ip, #44]!	; 0x2c

00010ffc <free@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #24, 20	; 0x18000
   11004:	ldr	pc, [ip, #36]!	; 0x24

00011008 <ferror@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #24, 20	; 0x18000
   11010:	ldr	pc, [ip, #28]!

00011014 <_exit@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #24, 20	; 0x18000
   1101c:	ldr	pc, [ip, #20]!

00011020 <memcpy@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #24, 20	; 0x18000
   11028:	ldr	pc, [ip, #12]!

0001102c <mbsinit@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #24, 20	; 0x18000
   11034:	ldr	pc, [ip, #4]!

00011038 <fwrite_unlocked@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #94208	; 0x17000
   11040:	ldr	pc, [ip, #4092]!	; 0xffc

00011044 <memcmp@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #94208	; 0x17000
   1104c:	ldr	pc, [ip, #4084]!	; 0xff4

00011050 <stpcpy@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #94208	; 0x17000
   11058:	ldr	pc, [ip, #4076]!	; 0xfec

0001105c <fputc_unlocked@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #94208	; 0x17000
   11064:	ldr	pc, [ip, #4068]!	; 0xfe4

00011068 <getc_unlocked@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #94208	; 0x17000
   11070:	ldr	pc, [ip, #4060]!	; 0xfdc

00011074 <dcgettext@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #94208	; 0x17000
   1107c:	ldr	pc, [ip, #4052]!	; 0xfd4

00011080 <dup2@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #94208	; 0x17000
   11088:	ldr	pc, [ip, #4044]!	; 0xfcc

0001108c <realloc@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #94208	; 0x17000
   11094:	ldr	pc, [ip, #4036]!	; 0xfc4

00011098 <textdomain@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #94208	; 0x17000
   110a0:	ldr	pc, [ip, #4028]!	; 0xfbc

000110a4 <rawmemchr@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #94208	; 0x17000
   110ac:	ldr	pc, [ip, #4020]!	; 0xfb4

000110b0 <iswprint@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #94208	; 0x17000
   110b8:	ldr	pc, [ip, #4012]!	; 0xfac

000110bc <__fxstat64@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #94208	; 0x17000
   110c4:	ldr	pc, [ip, #4004]!	; 0xfa4

000110c8 <lseek64@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #94208	; 0x17000
   110d0:	ldr	pc, [ip, #3996]!	; 0xf9c

000110d4 <__ctype_get_mb_cur_max@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #94208	; 0x17000
   110dc:	ldr	pc, [ip, #3988]!	; 0xf94

000110e0 <fread@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #94208	; 0x17000
   110e8:	ldr	pc, [ip, #3980]!	; 0xf8c

000110ec <__fpending@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #94208	; 0x17000
   110f4:	ldr	pc, [ip, #3972]!	; 0xf84

000110f8 <ferror_unlocked@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #94208	; 0x17000
   11100:	ldr	pc, [ip, #3964]!	; 0xf7c

00011104 <mbrtowc@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #94208	; 0x17000
   1110c:	ldr	pc, [ip, #3956]!	; 0xf74

00011110 <error@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #94208	; 0x17000
   11118:	ldr	pc, [ip, #3948]!	; 0xf6c

0001111c <open64@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #94208	; 0x17000
   11124:	ldr	pc, [ip, #3940]!	; 0xf64

00011128 <malloc@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #94208	; 0x17000
   11130:	ldr	pc, [ip, #3932]!	; 0xf5c

00011134 <__libc_start_main@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #94208	; 0x17000
   1113c:	ldr	pc, [ip, #3924]!	; 0xf54

00011140 <__freading@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #94208	; 0x17000
   11148:	ldr	pc, [ip, #3916]!	; 0xf4c

0001114c <__gmon_start__@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #94208	; 0x17000
   11154:	ldr	pc, [ip, #3908]!	; 0xf44

00011158 <freopen64@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #94208	; 0x17000
   11160:	ldr	pc, [ip, #3900]!	; 0xf3c

00011164 <getopt_long@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #94208	; 0x17000
   1116c:	ldr	pc, [ip, #3892]!	; 0xf34

00011170 <__ctype_b_loc@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #94208	; 0x17000
   11178:	ldr	pc, [ip, #3884]!	; 0xf2c

0001117c <exit@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #94208	; 0x17000
   11184:	ldr	pc, [ip, #3876]!	; 0xf24

00011188 <strlen@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #94208	; 0x17000
   11190:	ldr	pc, [ip, #3868]!	; 0xf1c

00011194 <strchr@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #94208	; 0x17000
   1119c:	ldr	pc, [ip, #3860]!	; 0xf14

000111a0 <__errno_location@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #94208	; 0x17000
   111a8:	ldr	pc, [ip, #3852]!	; 0xf0c

000111ac <__cxa_atexit@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #94208	; 0x17000
   111b4:	ldr	pc, [ip, #3844]!	; 0xf04

000111b8 <setvbuf@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #94208	; 0x17000
   111c0:	ldr	pc, [ip, #3836]!	; 0xefc

000111c4 <memset@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #94208	; 0x17000
   111cc:	ldr	pc, [ip, #3828]!	; 0xef4

000111d0 <__printf_chk@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #94208	; 0x17000
   111d8:	ldr	pc, [ip, #3820]!	; 0xeec

000111dc <fileno@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #94208	; 0x17000
   111e4:	ldr	pc, [ip, #3812]!	; 0xee4

000111e8 <strtoumax@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #94208	; 0x17000
   111f0:	ldr	pc, [ip, #3804]!	; 0xedc

000111f4 <__fprintf_chk@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #94208	; 0x17000
   111fc:	ldr	pc, [ip, #3796]!	; 0xed4

00011200 <fclose@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #94208	; 0x17000
   11208:	ldr	pc, [ip, #3788]!	; 0xecc

0001120c <fseeko64@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #94208	; 0x17000
   11214:	ldr	pc, [ip, #3780]!	; 0xec4

00011218 <fcntl64@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #94208	; 0x17000
   11220:	ldr	pc, [ip, #3772]!	; 0xebc

00011224 <setlocale@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #94208	; 0x17000
   1122c:	ldr	pc, [ip, #3764]!	; 0xeb4

00011230 <__explicit_bzero_chk@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #94208	; 0x17000
   11238:	ldr	pc, [ip, #3756]!	; 0xeac

0001123c <strrchr@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #94208	; 0x17000
   11244:	ldr	pc, [ip, #3748]!	; 0xea4

00011248 <nl_langinfo@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #94208	; 0x17000
   11250:	ldr	pc, [ip, #3740]!	; 0xe9c

00011254 <fopen64@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #94208	; 0x17000
   1125c:	ldr	pc, [ip, #3732]!	; 0xe94

00011260 <bindtextdomain@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #94208	; 0x17000
   11268:	ldr	pc, [ip, #3724]!	; 0xe8c

0001126c <fread_unlocked@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #94208	; 0x17000
   11274:	ldr	pc, [ip, #3716]!	; 0xe84

00011278 <getrandom@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #94208	; 0x17000
   11280:	ldr	pc, [ip, #3708]!	; 0xe7c

00011284 <fputs@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #94208	; 0x17000
   1128c:	ldr	pc, [ip, #3700]!	; 0xe74

00011290 <strncmp@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #94208	; 0x17000
   11298:	ldr	pc, [ip, #3692]!	; 0xe6c

0001129c <abort@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #94208	; 0x17000
   112a4:	ldr	pc, [ip, #3684]!	; 0xe64

000112a8 <feof_unlocked@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #94208	; 0x17000
   112b0:	ldr	pc, [ip, #3676]!	; 0xe5c

000112b4 <close@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #94208	; 0x17000
   112bc:	ldr	pc, [ip, #3668]!	; 0xe54

000112c0 <__assert_fail@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #94208	; 0x17000
   112c8:	ldr	pc, [ip, #3660]!	; 0xe4c

000112cc <ftello64@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #94208	; 0x17000
   112d4:	ldr	pc, [ip, #3652]!	; 0xe44

Disassembly of section .text:

000112d8 <.text>:
   112d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   112dc:	sub	sp, sp, #188	; 0xbc
   112e0:	mov	r6, r1
   112e4:	str	r0, [sp, #56]	; 0x38
   112e8:	ldr	r0, [r1]
   112ec:	bl	12838 <ftello64@plt+0x156c>
   112f0:	ldr	r1, [pc, #2980]	; 11e9c <ftello64@plt+0xbd0>
   112f4:	mov	r0, #6
   112f8:	bl	11224 <setlocale@plt>
   112fc:	ldr	r1, [pc, #2972]	; 11ea0 <ftello64@plt+0xbd4>
   11300:	ldr	r0, [pc, #2972]	; 11ea4 <ftello64@plt+0xbd8>
   11304:	bl	11260 <bindtextdomain@plt>
   11308:	ldr	r0, [pc, #2964]	; 11ea4 <ftello64@plt+0xbd8>
   1130c:	bl	11098 <textdomain@plt>
   11310:	ldr	r0, [pc, #2960]	; 11ea8 <ftello64@plt+0xbdc>
   11314:	bl	17590 <ftello64@plt+0x62c4>
   11318:	mov	r3, #0
   1131c:	str	r3, [sp, #48]	; 0x30
   11320:	mov	r3, #10
   11324:	str	r3, [sp, #32]
   11328:	ldr	r4, [pc, #2940]	; 11eac <ftello64@plt+0xbe0>
   1132c:	mov	r3, #0
   11330:	ldr	sl, [pc, #2916]	; 11e9c <ftello64@plt+0xbd0>
   11334:	mov	r5, r3
   11338:	mvn	fp, #0
   1133c:	str	r3, [sp, #24]
   11340:	str	r3, [sp, #44]	; 0x2c
   11344:	str	r3, [sp, #52]	; 0x34
   11348:	str	fp, [sp, #40]	; 0x28
   1134c:	str	r3, [sp, #36]	; 0x24
   11350:	mov	r7, #0
   11354:	str	r7, [sp]
   11358:	ldr	r3, [pc, #2896]	; 11eb0 <ftello64@plt+0xbe4>
   1135c:	ldr	r2, [pc, #2896]	; 11eb4 <ftello64@plt+0xbe8>
   11360:	mov	r1, r6
   11364:	ldr	r0, [sp, #56]	; 0x38
   11368:	bl	11164 <getopt_long@plt>
   1136c:	cmn	r0, #1
   11370:	bne	113a4 <ftello64@plt+0xd8>
   11374:	ldr	r3, [sp, #36]	; 0x24
   11378:	ands	r4, r3, r5
   1137c:	beq	1168c <ftello64@plt+0x3c0>
   11380:	mov	r2, #5
   11384:	ldr	r1, [pc, #2860]	; 11eb8 <ftello64@plt+0xbec>
   11388:	mov	r0, r7
   1138c:	bl	11074 <dcgettext@plt>
   11390:	mov	r1, r7
   11394:	mov	r2, r0
   11398:	mov	r0, r7
   1139c:	bl	11110 <error@plt>
   113a0:	b	113c4 <ftello64@plt+0xf8>
   113a4:	cmp	r0, #110	; 0x6e
   113a8:	beq	115ac <ftello64@plt+0x2e0>
   113ac:	bgt	11428 <ftello64@plt+0x15c>
   113b0:	cmn	r0, #2
   113b4:	beq	11638 <ftello64@plt+0x36c>
   113b8:	bgt	113cc <ftello64@plt+0x100>
   113bc:	cmn	r0, #3
   113c0:	beq	11640 <ftello64@plt+0x374>
   113c4:	mov	r0, #1
   113c8:	b	1163c <ftello64@plt+0x370>
   113cc:	cmp	r0, #101	; 0x65
   113d0:	beq	11670 <ftello64@plt+0x3a4>
   113d4:	cmp	r0, #105	; 0x69
   113d8:	bne	113c4 <ftello64@plt+0xf8>
   113dc:	ldr	r3, [r4]
   113e0:	mov	r1, #45	; 0x2d
   113e4:	mov	r0, r3
   113e8:	str	r3, [sp, #52]	; 0x34
   113ec:	bl	11194 <strchr@plt>
   113f0:	cmp	r5, #0
   113f4:	ldr	r3, [sp, #52]	; 0x34
   113f8:	clz	r8, r0
   113fc:	mov	r9, r0
   11400:	lsr	r8, r8, #5
   11404:	beq	114b0 <ftello64@plt+0x1e4>
   11408:	ldr	r1, [pc, #2732]	; 11ebc <ftello64@plt+0xbf0>
   1140c:	mov	r2, #5
   11410:	mov	r0, r7
   11414:	bl	11074 <dcgettext@plt>
   11418:	mov	r1, r7
   1141c:	mov	r2, r0
   11420:	mov	r0, #1
   11424:	bl	11110 <error@plt>
   11428:	cmp	r0, #114	; 0x72
   1142c:	beq	114a4 <ftello64@plt+0x1d8>
   11430:	bgt	11468 <ftello64@plt+0x19c>
   11434:	cmp	r0, #111	; 0x6f
   11438:	bne	113c4 <ftello64@plt+0xf8>
   1143c:	ldr	r3, [sp, #44]	; 0x2c
   11440:	cmp	r3, #0
   11444:	beq	11620 <ftello64@plt+0x354>
   11448:	ldr	r1, [r4]
   1144c:	mov	r0, r3
   11450:	bl	10fd8 <strcmp@plt>
   11454:	cmp	r0, #0
   11458:	beq	11620 <ftello64@plt+0x354>
   1145c:	mov	r2, #5
   11460:	ldr	r1, [pc, #2648]	; 11ec0 <ftello64@plt+0xbf4>
   11464:	b	11410 <ftello64@plt+0x144>
   11468:	cmp	r0, #122	; 0x7a
   1146c:	beq	1167c <ftello64@plt+0x3b0>
   11470:	cmp	r0, #256	; 0x100
   11474:	bne	113c4 <ftello64@plt+0xf8>
   11478:	ldr	r3, [sp, #24]
   1147c:	cmp	r3, #0
   11480:	beq	1162c <ftello64@plt+0x360>
   11484:	ldr	r1, [r4]
   11488:	mov	r0, r3
   1148c:	bl	10fd8 <strcmp@plt>
   11490:	cmp	r0, #0
   11494:	beq	1162c <ftello64@plt+0x360>
   11498:	mov	r2, #5
   1149c:	ldr	r1, [pc, #2592]	; 11ec4 <ftello64@plt+0xbf8>
   114a0:	b	11410 <ftello64@plt+0x144>
   114a4:	mov	r3, #1
   114a8:	str	r3, [sp, #48]	; 0x30
   114ac:	b	11350 <ftello64@plt+0x84>
   114b0:	cmp	r0, #0
   114b4:	moveq	r9, r3
   114b8:	beq	11508 <ftello64@plt+0x23c>
   114bc:	strb	r5, [r9]
   114c0:	mov	r2, #5
   114c4:	ldr	r1, [pc, #2556]	; 11ec8 <ftello64@plt+0xbfc>
   114c8:	mov	r0, r5
   114cc:	ldr	r7, [r4]
   114d0:	bl	11074 <dcgettext@plt>
   114d4:	mvn	r2, #0
   114d8:	mov	r3, #0
   114dc:	str	r5, [sp, #16]
   114e0:	strd	r2, [sp]
   114e4:	str	sl, [sp, #8]
   114e8:	mov	r3, #0
   114ec:	mov	r2, #0
   114f0:	str	r0, [sp, #12]
   114f4:	mov	r0, r7
   114f8:	bl	1581c <ftello64@plt+0x4550>
   114fc:	mov	r3, #45	; 0x2d
   11500:	strb	r3, [r9], #1
   11504:	str	r0, [sp, #40]	; 0x28
   11508:	mov	r2, #5
   1150c:	ldr	r1, [pc, #2484]	; 11ec8 <ftello64@plt+0xbfc>
   11510:	mov	r0, #0
   11514:	bl	11074 <dcgettext@plt>
   11518:	mvn	r2, #0
   1151c:	mov	r3, #0
   11520:	mov	r5, #0
   11524:	strd	r2, [sp]
   11528:	str	r5, [sp, #16]
   1152c:	mov	r2, #0
   11530:	mov	r3, #0
   11534:	str	sl, [sp, #8]
   11538:	str	r0, [sp, #12]
   1153c:	mov	r0, r9
   11540:	bl	1581c <ftello64@plt+0x4550>
   11544:	ldr	r2, [sp, #40]	; 0x28
   11548:	sub	r3, r0, r2
   1154c:	cmn	r3, #1
   11550:	movne	r3, #0
   11554:	moveq	r3, #1
   11558:	cmp	r2, r0
   1155c:	eorhi	r3, r3, #1
   11560:	orrs	r3, r8, r3
   11564:	str	r0, [sp, #52]	; 0x34
   11568:	beq	11684 <ftello64@plt+0x3b8>
   1156c:	bl	111a0 <__errno_location@plt>
   11570:	mov	r2, #5
   11574:	ldr	r1, [pc, #2380]	; 11ec8 <ftello64@plt+0xbfc>
   11578:	ldr	r4, [r0]
   1157c:	mov	r0, r5
   11580:	bl	11074 <dcgettext@plt>
   11584:	ldr	r3, [pc, #2336]	; 11eac <ftello64@plt+0xbe0>
   11588:	mov	r5, r0
   1158c:	ldr	r0, [r3]
   11590:	bl	13e68 <ftello64@plt+0x2b9c>
   11594:	mov	r3, r5
   11598:	ldr	r2, [pc, #2348]	; 11ecc <ftello64@plt+0xc00>
   1159c:	mov	r1, r4
   115a0:	str	r0, [sp]
   115a4:	mov	r0, #1
   115a8:	bl	11110 <error@plt>
   115ac:	str	sl, [sp]
   115b0:	add	r3, sp, #80	; 0x50
   115b4:	mov	r2, #10
   115b8:	mov	r1, r7
   115bc:	ldr	r0, [r4]
   115c0:	bl	158fc <ftello64@plt+0x4630>
   115c4:	cmp	r0, #0
   115c8:	bne	115e8 <ftello64@plt+0x31c>
   115cc:	ldrd	r2, [sp, #80]	; 0x50
   115d0:	mov	r1, #0
   115d4:	cmp	r3, r1
   115d8:	cmpeq	r2, fp
   115dc:	movhi	r2, fp
   115e0:	mov	fp, r2
   115e4:	b	11350 <ftello64@plt+0x84>
   115e8:	cmp	r0, #1
   115ec:	beq	11350 <ftello64@plt+0x84>
   115f0:	mov	r2, #5
   115f4:	ldr	r1, [pc, #2260]	; 11ed0 <ftello64@plt+0xc04>
   115f8:	mov	r0, r7
   115fc:	bl	11074 <dcgettext@plt>
   11600:	mov	r5, r0
   11604:	ldr	r0, [r4]
   11608:	bl	13e68 <ftello64@plt+0x2b9c>
   1160c:	mov	r2, r5
   11610:	mov	r1, r7
   11614:	mov	r3, r0
   11618:	mov	r0, #1
   1161c:	bl	11110 <error@plt>
   11620:	ldr	r3, [r4]
   11624:	str	r3, [sp, #44]	; 0x2c
   11628:	b	11350 <ftello64@plt+0x84>
   1162c:	ldr	r3, [r4]
   11630:	str	r3, [sp, #24]
   11634:	b	11350 <ftello64@plt+0x84>
   11638:	mov	r0, r7
   1163c:	bl	12044 <ftello64@plt+0xd78>
   11640:	ldr	r3, [pc, #2188]	; 11ed4 <ftello64@plt+0xc08>
   11644:	ldr	r0, [pc, #2188]	; 11ed8 <ftello64@plt+0xc0c>
   11648:	str	r3, [sp]
   1164c:	ldr	r3, [pc, #2184]	; 11edc <ftello64@plt+0xc10>
   11650:	str	r7, [sp, #4]
   11654:	ldr	r2, [pc, #2180]	; 11ee0 <ftello64@plt+0xc14>
   11658:	ldr	r3, [r3]
   1165c:	ldr	r1, [pc, #2176]	; 11ee4 <ftello64@plt+0xc18>
   11660:	ldr	r0, [r0]
   11664:	bl	15154 <ftello64@plt+0x3e88>
   11668:	mov	r0, #0
   1166c:	bl	1117c <exit@plt>
   11670:	mov	r3, #1
   11674:	str	r3, [sp, #36]	; 0x24
   11678:	b	11350 <ftello64@plt+0x84>
   1167c:	str	r7, [sp, #32]
   11680:	b	11350 <ftello64@plt+0x84>
   11684:	mov	r5, #1
   11688:	b	11350 <ftello64@plt+0x84>
   1168c:	ldr	r3, [pc, #2132]	; 11ee8 <ftello64@plt+0xc1c>
   11690:	cmp	r5, #0
   11694:	ldr	r9, [r3]
   11698:	ldr	r3, [sp, #56]	; 0x38
   1169c:	add	r8, r6, r9, lsl #2
   116a0:	sub	r7, r3, r9
   116a4:	beq	116c8 <ftello64@plt+0x3fc>
   116a8:	cmp	r7, #0
   116ac:	ble	11e7c <ftello64@plt+0xbb0>
   116b0:	mov	r2, #5
   116b4:	ldr	r1, [pc, #2096]	; 11eec <ftello64@plt+0xc20>
   116b8:	mov	r0, r4
   116bc:	bl	11074 <dcgettext@plt>
   116c0:	mov	r5, r0
   116c4:	b	116fc <ftello64@plt+0x430>
   116c8:	ldr	r3, [sp, #36]	; 0x24
   116cc:	eor	r4, r3, #1
   116d0:	cmp	r7, #1
   116d4:	movle	r4, #0
   116d8:	andgt	r4, r4, #1
   116dc:	cmp	r4, #0
   116e0:	beq	1171c <ftello64@plt+0x450>
   116e4:	mov	r0, r5
   116e8:	mov	r2, #5
   116ec:	ldr	r1, [pc, #2040]	; 11eec <ftello64@plt+0xc20>
   116f0:	bl	11074 <dcgettext@plt>
   116f4:	mov	r4, #4
   116f8:	mov	r5, r0
   116fc:	ldr	r0, [r8, r4]
   11700:	bl	13e68 <ftello64@plt+0x2b9c>
   11704:	mov	r1, #0
   11708:	mov	r2, r5
   1170c:	mov	r3, r0
   11710:	mov	r0, r1
   11714:	bl	11110 <error@plt>
   11718:	b	113c4 <ftello64@plt+0xf8>
   1171c:	cmp	fp, #0
   11720:	beq	119e4 <ftello64@plt+0x718>
   11724:	ldr	r3, [sp, #36]	; 0x24
   11728:	cmp	r3, #0
   1172c:	movne	r6, r7
   11730:	movne	sl, r7
   11734:	movne	r9, r5
   11738:	bne	117b0 <ftello64@plt+0x4e4>
   1173c:	cmp	r7, #1
   11740:	ldr	sl, [pc, #1960]	; 11ef0 <ftello64@plt+0xc24>
   11744:	bne	1187c <ftello64@plt+0x5b0>
   11748:	ldr	r4, [r6, r9, lsl #2]
   1174c:	ldr	r1, [pc, #1952]	; 11ef4 <ftello64@plt+0xc28>
   11750:	mov	r0, r4
   11754:	bl	10fd8 <strcmp@plt>
   11758:	cmp	r0, #0
   1175c:	beq	1187c <ftello64@plt+0x5b0>
   11760:	ldr	r2, [sl]
   11764:	ldr	r1, [pc, #1932]	; 11ef8 <ftello64@plt+0xc2c>
   11768:	mov	r0, r4
   1176c:	bl	12564 <ftello64@plt+0x1298>
   11770:	cmp	r0, #0
   11774:	bne	1187c <ftello64@plt+0x5b0>
   11778:	bl	111a0 <__errno_location@plt>
   1177c:	ldr	r2, [r6, r9, lsl #2]
   11780:	mov	r1, #3
   11784:	ldr	r4, [r0]
   11788:	ldr	r0, [sp, #36]	; 0x24
   1178c:	bl	13d28 <ftello64@plt+0x2a5c>
   11790:	ldr	r2, [pc, #1892]	; 11efc <ftello64@plt+0xc30>
   11794:	mov	r1, r4
   11798:	mov	r3, r0
   1179c:	b	11618 <ftello64@plt+0x34c>
   117a0:	ldr	r0, [r8, r9, lsl #2]
   117a4:	bl	11188 <strlen@plt>
   117a8:	add	r9, r9, #1
   117ac:	add	sl, sl, r0
   117b0:	cmp	r7, r9
   117b4:	bgt	117a0 <ftello64@plt+0x4d4>
   117b8:	mov	r0, sl
   117bc:	bl	1521c <ftello64@plt+0x3f50>
   117c0:	mov	sl, #0
   117c4:	sub	r3, r8, #4
   117c8:	mov	r9, r0
   117cc:	cmp	r7, sl
   117d0:	bgt	11850 <ftello64@plt+0x584>
   117d4:	str	r9, [r8, r7, lsl #2]
   117d8:	ldr	r7, [sp, #48]	; 0x30
   117dc:	ldr	r3, [sp, #48]	; 0x30
   117e0:	cmp	fp, r6
   117e4:	orrcc	r7, r7, #1
   117e8:	cmp	r7, #0
   117ec:	orr	r3, r4, r3
   117f0:	moveq	r7, r6
   117f4:	movne	r7, fp
   117f8:	tst	r3, #255	; 0xff
   117fc:	mvnne	r1, #0
   11800:	bne	11814 <ftello64@plt+0x548>
   11804:	mov	r1, r6
   11808:	mov	r0, r7
   1180c:	bl	140e0 <ftello64@plt+0x2e14>
   11810:	mov	r1, r0
   11814:	ldr	r0, [sp, #24]
   11818:	bl	13e9c <ftello64@plt+0x2bd0>
   1181c:	subs	r3, r0, #0
   11820:	str	r3, [sp, #56]	; 0x38
   11824:	bne	119f0 <ftello64@plt+0x724>
   11828:	bl	111a0 <__errno_location@plt>
   1182c:	ldr	r3, [sp, #24]
   11830:	ldr	r2, [pc, #1736]	; 11f00 <ftello64@plt+0xc34>
   11834:	cmp	r3, #0
   11838:	moveq	r3, r2
   1183c:	mov	r2, r3
   11840:	mov	r1, #3
   11844:	ldr	r4, [r0]
   11848:	ldr	r0, [sp, #56]	; 0x38
   1184c:	b	1178c <ftello64@plt+0x4c0>
   11850:	ldr	r1, [r3, #4]
   11854:	mov	r0, r9
   11858:	str	r3, [sp, #56]	; 0x38
   1185c:	bl	11050 <stpcpy@plt>
   11860:	ldr	r3, [sp, #56]	; 0x38
   11864:	ldrb	r2, [sp, #32]
   11868:	add	sl, sl, #1
   1186c:	str	r9, [r3, #4]!
   11870:	strb	r2, [r0]
   11874:	add	r9, r0, #1
   11878:	b	117cc <ftello64@plt+0x500>
   1187c:	ldr	r0, [sl]
   11880:	mov	r1, #2
   11884:	bl	123f4 <ftello64@plt+0x1128>
   11888:	cmn	fp, #1
   1188c:	ldr	r3, [sp, #48]	; 0x30
   11890:	movne	r0, #0
   11894:	moveq	r0, #1
   11898:	orrs	r0, r3, r0
   1189c:	beq	118dc <ftello64@plt+0x610>
   118a0:	add	r2, sp, #80	; 0x50
   118a4:	mov	r1, #0
   118a8:	ldr	r0, [sl]
   118ac:	bl	14a24 <ftello64@plt+0x3758>
   118b0:	subs	r4, r0, #0
   118b4:	bne	11944 <ftello64@plt+0x678>
   118b8:	bl	111a0 <__errno_location@plt>
   118bc:	mov	r2, #5
   118c0:	ldr	r1, [pc, #1596]	; 11f04 <ftello64@plt+0xc38>
   118c4:	ldr	r5, [r0]
   118c8:	mov	r0, r4
   118cc:	bl	11074 <dcgettext@plt>
   118d0:	mov	r1, r5
   118d4:	mov	r2, r0
   118d8:	b	11420 <ftello64@plt+0x154>
   118dc:	add	r1, sp, #80	; 0x50
   118e0:	bl	175a8 <ftello64@plt+0x62dc>
   118e4:	subs	r8, r0, #0
   118e8:	bne	11e0c <ftello64@plt+0xb40>
   118ec:	ldr	r3, [sp, #96]	; 0x60
   118f0:	and	r3, r3, #53248	; 0xd000
   118f4:	cmp	r3, #32768	; 0x8000
   118f8:	bne	11e0c <ftello64@plt+0xb40>
   118fc:	mov	r4, #1
   11900:	mov	r3, #0
   11904:	str	r4, [sp]
   11908:	mov	r2, #0
   1190c:	ldrd	r6, [sp, #128]	; 0x80
   11910:	bl	110c8 <lseek64@plt>
   11914:	cmp	r0, #0
   11918:	sbcs	r3, r1, #0
   1191c:	blt	11e0c <ftello64@plt+0xb40>
   11920:	subs	r6, r6, r0
   11924:	mov	r2, #8388608	; 0x800000
   11928:	sbc	r7, r7, r1
   1192c:	mov	r3, #0
   11930:	cmp	r2, r6
   11934:	sbcs	r3, r3, r7
   11938:	mvnlt	r6, #0
   1193c:	bge	118a0 <ftello64@plt+0x5d4>
   11940:	b	117d8 <ftello64@plt+0x50c>
   11944:	ldr	r3, [sp, #80]	; 0x50
   11948:	cmp	r3, #0
   1194c:	beq	11970 <ftello64@plt+0x6a4>
   11950:	add	r2, r4, r3
   11954:	ldr	r1, [sp, #32]
   11958:	ldrb	r2, [r2, #-1]
   1195c:	cmp	r2, r1
   11960:	addne	r2, r3, #1
   11964:	strne	r2, [sp, #80]	; 0x50
   11968:	ldrbne	r2, [sp, #32]
   1196c:	strbne	r2, [r4, r3]
   11970:	ldr	r7, [sp, #80]	; 0x50
   11974:	mov	r0, r4
   11978:	add	r7, r4, r7
   1197c:	mov	r6, #0
   11980:	cmp	r7, r0
   11984:	add	r3, r6, #1
   11988:	bhi	119b4 <ftello64@plt+0x6e8>
   1198c:	mov	r1, #4
   11990:	mov	r0, r3
   11994:	bl	152f4 <ftello64@plt+0x4028>
   11998:	mov	r7, #1
   1199c:	mov	r8, r0
   119a0:	str	r4, [r0]
   119a4:	cmp	r6, r7
   119a8:	bcs	119c8 <ftello64@plt+0x6fc>
   119ac:	ldr	r4, [sp, #36]	; 0x24
   119b0:	b	117d8 <ftello64@plt+0x50c>
   119b4:	ldr	r1, [sp, #32]
   119b8:	mov	r6, r3
   119bc:	bl	110a4 <rawmemchr@plt>
   119c0:	add	r0, r0, #1
   119c4:	b	11980 <ftello64@plt+0x6b4>
   119c8:	mov	r0, r4
   119cc:	ldr	r1, [sp, #32]
   119d0:	bl	110a4 <rawmemchr@plt>
   119d4:	add	r4, r0, #1
   119d8:	str	r4, [r8, r7, lsl #2]
   119dc:	add	r7, r7, #1
   119e0:	b	119a4 <ftello64@plt+0x6d8>
   119e4:	mov	r6, fp
   119e8:	mov	r8, fp
   119ec:	b	117d8 <ftello64@plt+0x50c>
   119f0:	cmp	r4, #0
   119f4:	moveq	r9, r4
   119f8:	beq	11bd0 <ftello64@plt+0x904>
   119fc:	ldr	r3, [pc, #1260]	; 11ef0 <ftello64@plt+0xc24>
   11a00:	cmp	r7, #1024	; 0x400
   11a04:	movcc	sl, r7
   11a08:	ldr	r3, [r3]
   11a0c:	movcs	sl, #1024	; 0x400
   11a10:	mov	r1, #12
   11a14:	mov	r0, sl
   11a18:	str	r3, [sp, #60]	; 0x3c
   11a1c:	bl	155e8 <ftello64@plt+0x431c>
   11a20:	mov	r1, #0
   11a24:	mov	r6, #12
   11a28:	mov	ip, #0
   11a2c:	mov	r9, r0
   11a30:	mov	r0, #0
   11a34:	strd	r0, [sp, #24]
   11a38:	mov	r0, r7
   11a3c:	mov	r1, #0
   11a40:	mov	r7, #12288	; 0x3000
   11a44:	strd	r0, [sp, #64]	; 0x40
   11a48:	ldrd	r2, [sp, #24]
   11a4c:	ldrd	r0, [sp, #64]	; 0x40
   11a50:	cmp	r3, r1
   11a54:	cmpeq	r2, r0
   11a58:	bcs	11b08 <ftello64@plt+0x83c>
   11a5c:	sub	r0, r6, #12
   11a60:	ldr	r2, [sp, #32]
   11a64:	ldr	r1, [sp, #60]	; 0x3c
   11a68:	add	r0, r9, r0
   11a6c:	bl	1274c <ftello64@plt+0x1480>
   11a70:	subs	ip, r0, #0
   11a74:	bne	11aac <ftello64@plt+0x7e0>
   11a78:	ldr	r0, [sp, #60]	; 0x3c
   11a7c:	bl	110f8 <ferror_unlocked@plt>
   11a80:	cmp	r0, #0
   11a84:	beq	11bb4 <ftello64@plt+0x8e8>
   11a88:	bl	111a0 <__errno_location@plt>
   11a8c:	ldr	r1, [pc, #1136]	; 11f04 <ftello64@plt+0xc38>
   11a90:	mov	r2, #5
   11a94:	ldr	r4, [r0]
   11a98:	mov	r0, #0
   11a9c:	bl	11074 <dcgettext@plt>
   11aa0:	mov	r1, r4
   11aa4:	mov	r2, r0
   11aa8:	b	11420 <ftello64@plt+0x154>
   11aac:	ldrd	r0, [sp, #24]
   11ab0:	adds	r0, r0, #1
   11ab4:	adc	r1, r1, #0
   11ab8:	strd	r0, [sp, #24]
   11abc:	ldrd	r2, [sp, #24]
   11ac0:	mov	r1, #0
   11ac4:	cmp	r3, r1
   11ac8:	cmpeq	r2, sl
   11acc:	bcc	11b00 <ftello64@plt+0x834>
   11ad0:	add	sl, sl, #1024	; 0x400
   11ad4:	mov	r2, #12
   11ad8:	mov	r1, sl
   11adc:	mov	r0, r9
   11ae0:	str	ip, [sp, #72]	; 0x48
   11ae4:	bl	15298 <ftello64@plt+0x3fcc>
   11ae8:	mov	r2, r7
   11aec:	mov	r1, #0
   11af0:	mov	r9, r0
   11af4:	add	r0, r0, r6
   11af8:	bl	111c4 <memset@plt>
   11afc:	ldr	ip, [sp, #72]	; 0x48
   11b00:	add	r6, r6, #12
   11b04:	b	11a48 <ftello64@plt+0x77c>
   11b08:	cmp	ip, #0
   11b0c:	beq	11a78 <ftello64@plt+0x7ac>
   11b10:	add	r6, sp, #80	; 0x50
   11b14:	mov	r0, r6
   11b18:	bl	12738 <ftello64@plt+0x146c>
   11b1c:	mov	r7, #12
   11b20:	ldrd	r2, [sp, #24]
   11b24:	ldr	r0, [sp, #56]	; 0x38
   11b28:	adds	r2, r2, #1
   11b2c:	adc	r3, r3, #0
   11b30:	strd	r2, [sp, #72]	; 0x48
   11b34:	ldrd	r2, [sp, #24]
   11b38:	bl	13ebc <ftello64@plt+0x2bf0>
   11b3c:	ldrd	r2, [sp, #64]	; 0x40
   11b40:	cmp	r3, r1
   11b44:	cmpeq	r2, r0
   11b48:	mlahi	r0, r7, r0, r9
   11b4c:	movls	r0, r6
   11b50:	ldr	r2, [sp, #32]
   11b54:	ldr	r1, [sp, #60]	; 0x3c
   11b58:	bl	1274c <ftello64@plt+0x1480>
   11b5c:	ldrd	r2, [sp, #24]
   11b60:	cmp	r0, #0
   11b64:	beq	11b94 <ftello64@plt+0x8c8>
   11b68:	orrs	r3, r2, r3
   11b6c:	bne	11b88 <ftello64@plt+0x8bc>
   11b70:	mov	r2, #1
   11b74:	mov	r3, #0
   11b78:	strd	r2, [sp, #24]
   11b7c:	add	r0, sp, #80	; 0x50
   11b80:	bl	12830 <ftello64@plt+0x1564>
   11b84:	b	11a78 <ftello64@plt+0x7ac>
   11b88:	ldrd	r2, [sp, #72]	; 0x48
   11b8c:	strd	r2, [sp, #24]
   11b90:	b	11b20 <ftello64@plt+0x854>
   11b94:	orrs	r3, r2, r3
   11b98:	bne	11b7c <ftello64@plt+0x8b0>
   11b9c:	mov	r2, #5
   11ba0:	ldr	r1, [pc, #864]	; 11f08 <ftello64@plt+0xc3c>
   11ba4:	bl	11074 <dcgettext@plt>
   11ba8:	mov	r1, #75	; 0x4b
   11bac:	mov	r2, r0
   11bb0:	b	11420 <ftello64@plt+0x154>
   11bb4:	ldrd	r2, [sp, #64]	; 0x40
   11bb8:	ldrd	r0, [sp, #24]
   11bbc:	cmp	r3, r1
   11bc0:	cmpeq	r2, r0
   11bc4:	movhi	r2, r0
   11bc8:	mov	r6, r2
   11bcc:	mov	r7, r2
   11bd0:	ldr	r3, [sp, #36]	; 0x24
   11bd4:	eor	sl, r3, #1
   11bd8:	cmp	fp, #0
   11bdc:	moveq	sl, #0
   11be0:	andne	sl, sl, #1
   11be4:	eor	sl, sl, #1
   11be8:	orrs	sl, r5, sl
   11bec:	bne	11c04 <ftello64@plt+0x938>
   11bf0:	ldr	r3, [pc, #760]	; 11ef0 <ftello64@plt+0xc24>
   11bf4:	ldr	r0, [r3]
   11bf8:	bl	12424 <ftello64@plt+0x1158>
   11bfc:	cmp	r0, #0
   11c00:	bne	11a88 <ftello64@plt+0x7bc>
   11c04:	ldr	r3, [sp, #48]	; 0x30
   11c08:	cmp	r3, #0
   11c0c:	bne	11e30 <ftello64@plt+0xb64>
   11c10:	mov	r2, r6
   11c14:	mov	r1, r7
   11c18:	ldr	r0, [sp, #56]	; 0x38
   11c1c:	bl	1411c <ftello64@plt+0x2e50>
   11c20:	ldr	r3, [sp, #44]	; 0x2c
   11c24:	cmp	r3, #0
   11c28:	mov	sl, r0
   11c2c:	bne	11e40 <ftello64@plt+0xb74>
   11c30:	cmp	r4, #0
   11c34:	beq	11d84 <ftello64@plt+0xab8>
   11c38:	ldr	r8, [pc, #664]	; 11ed8 <ftello64@plt+0xc0c>
   11c3c:	mov	r5, #0
   11c40:	mov	r7, #12
   11c44:	mov	fp, #1
   11c48:	cmp	r6, r5
   11c4c:	beq	11668 <ftello64@plt+0x39c>
   11c50:	ldr	r4, [sl, r5, lsl #2]
   11c54:	ldr	r3, [r8]
   11c58:	mov	r1, fp
   11c5c:	mla	r4, r7, r4, r9
   11c60:	ldr	r2, [r4, #4]
   11c64:	ldr	r0, [r4, #8]
   11c68:	bl	11038 <fwrite_unlocked@plt>
   11c6c:	ldr	r3, [r4, #4]
   11c70:	cmp	r0, r3
   11c74:	bne	11e1c <ftello64@plt+0xb50>
   11c78:	add	r5, r5, #1
   11c7c:	b	11c48 <ftello64@plt+0x97c>
   11c80:	ldr	r3, [sp, #48]	; 0x30
   11c84:	cmp	r3, #0
   11c88:	beq	11c30 <ftello64@plt+0x964>
   11c8c:	cmp	fp, #0
   11c90:	beq	11668 <ftello64@plt+0x39c>
   11c94:	cmp	r6, #0
   11c98:	bne	11cb8 <ftello64@plt+0x9ec>
   11c9c:	mov	r2, #5
   11ca0:	ldr	r1, [pc, #612]	; 11f0c <ftello64@plt+0xc40>
   11ca4:	mov	r0, r6
   11ca8:	bl	11074 <dcgettext@plt>
   11cac:	mov	r1, r6
   11cb0:	mov	r2, r0
   11cb4:	b	11420 <ftello64@plt+0x154>
   11cb8:	cmp	r5, #0
   11cbc:	bne	11d1c <ftello64@plt+0xa50>
   11cc0:	mov	r9, r5
   11cc4:	subs	r4, r6, #1
   11cc8:	mov	r5, #0
   11ccc:	ldr	sl, [pc, #516]	; 11ed8 <ftello64@plt+0xc0c>
   11cd0:	sbc	r5, r5, #0
   11cd4:	cmp	r7, r9
   11cd8:	beq	11668 <ftello64@plt+0x39c>
   11cdc:	mov	r2, r4
   11ce0:	mov	r3, r5
   11ce4:	ldr	r0, [sp, #56]	; 0x38
   11ce8:	bl	13ebc <ftello64@plt+0x2bf0>
   11cec:	mov	r1, #1
   11cf0:	add	r3, r8, r0, lsl #2
   11cf4:	ldr	r0, [r8, r0, lsl #2]
   11cf8:	ldr	r6, [r3, #4]
   11cfc:	ldr	r3, [sl]
   11d00:	sub	r6, r6, r0
   11d04:	mov	r2, r6
   11d08:	bl	11038 <fwrite_unlocked@plt>
   11d0c:	cmp	r6, r0
   11d10:	bne	11e1c <ftello64@plt+0xb50>
   11d14:	add	r9, r9, #1
   11d18:	b	11cd4 <ftello64@plt+0xa08>
   11d1c:	ldr	r3, [sp, #52]	; 0x34
   11d20:	mov	r5, #0
   11d24:	add	r4, r3, #1
   11d28:	ldr	r3, [sp, #40]	; 0x28
   11d2c:	ldr	r8, [pc, #476]	; 11f10 <ftello64@plt+0xc44>
   11d30:	sub	r4, r4, r3
   11d34:	subs	r4, r4, #1
   11d38:	mov	r6, #0
   11d3c:	sbc	r5, r5, #0
   11d40:	mov	r9, #1
   11d44:	cmp	r7, r6
   11d48:	beq	11668 <ftello64@plt+0x39c>
   11d4c:	mov	r2, r4
   11d50:	mov	r3, r5
   11d54:	ldr	r0, [sp, #56]	; 0x38
   11d58:	bl	13ebc <ftello64@plt+0x2bf0>
   11d5c:	ldr	r2, [sp, #40]	; 0x28
   11d60:	ldr	r3, [sp, #32]
   11d64:	mov	r1, r8
   11d68:	add	r2, r2, r0
   11d6c:	mov	r0, r9
   11d70:	bl	111d0 <__printf_chk@plt>
   11d74:	cmp	r0, #0
   11d78:	blt	11e1c <ftello64@plt+0xb50>
   11d7c:	add	r6, r6, #1
   11d80:	b	11d44 <ftello64@plt+0xa78>
   11d84:	cmp	r5, #0
   11d88:	moveq	r9, #1
   11d8c:	ldreq	r6, [pc, #324]	; 11ed8 <ftello64@plt+0xc0c>
   11d90:	ldrne	r5, [pc, #376]	; 11f10 <ftello64@plt+0xc44>
   11d94:	movne	r6, #1
   11d98:	bne	11e00 <ftello64@plt+0xb34>
   11d9c:	cmp	r7, r5
   11da0:	beq	11668 <ftello64@plt+0x39c>
   11da4:	ldr	r3, [sl, r5, lsl #2]
   11da8:	mov	r1, r9
   11dac:	add	r2, r8, r3, lsl #2
   11db0:	ldr	r0, [r8, r3, lsl #2]
   11db4:	ldr	r4, [r2, #4]
   11db8:	ldr	r3, [r6]
   11dbc:	sub	r4, r4, r0
   11dc0:	mov	r2, r4
   11dc4:	bl	11038 <fwrite_unlocked@plt>
   11dc8:	cmp	r4, r0
   11dcc:	bne	11e1c <ftello64@plt+0xb50>
   11dd0:	add	r5, r5, #1
   11dd4:	b	11d9c <ftello64@plt+0xad0>
   11dd8:	ldr	r1, [sp, #40]	; 0x28
   11ddc:	ldr	r2, [sl, r4, lsl #2]
   11de0:	ldr	r3, [sp, #32]
   11de4:	add	r2, r1, r2
   11de8:	mov	r0, r6
   11dec:	mov	r1, r5
   11df0:	bl	111d0 <__printf_chk@plt>
   11df4:	cmp	r0, #0
   11df8:	blt	11e1c <ftello64@plt+0xb50>
   11dfc:	add	r4, r4, #1
   11e00:	cmp	r7, r4
   11e04:	bne	11dd8 <ftello64@plt+0xb0c>
   11e08:	b	11668 <ftello64@plt+0x39c>
   11e0c:	mov	r8, #0
   11e10:	mvn	r6, #0
   11e14:	mov	r4, #1
   11e18:	b	117d8 <ftello64@plt+0x50c>
   11e1c:	bl	111a0 <__errno_location@plt>
   11e20:	mov	r2, #5
   11e24:	ldr	r1, [pc, #232]	; 11f14 <ftello64@plt+0xc48>
   11e28:	ldr	r4, [r0]
   11e2c:	b	11a98 <ftello64@plt+0x7cc>
   11e30:	ldr	r3, [sp, #44]	; 0x2c
   11e34:	cmp	r3, #0
   11e38:	movne	sl, #0
   11e3c:	beq	11c8c <ftello64@plt+0x9c0>
   11e40:	ldr	r3, [pc, #144]	; 11ed8 <ftello64@plt+0xc0c>
   11e44:	ldr	r1, [pc, #204]	; 11f18 <ftello64@plt+0xc4c>
   11e48:	ldr	r0, [sp, #44]	; 0x2c
   11e4c:	ldr	r2, [r3]
   11e50:	bl	12564 <ftello64@plt+0x1298>
   11e54:	subs	r3, r0, #0
   11e58:	bne	11c80 <ftello64@plt+0x9b4>
   11e5c:	str	r3, [sp, #24]
   11e60:	bl	111a0 <__errno_location@plt>
   11e64:	ldr	r3, [sp, #24]
   11e68:	ldr	r2, [sp, #44]	; 0x2c
   11e6c:	mov	r1, #3
   11e70:	ldr	r4, [r0]
   11e74:	mov	r0, r3
   11e78:	b	1178c <ftello64@plt+0x4c0>
   11e7c:	cmp	fp, #0
   11e80:	beq	119e4 <ftello64@plt+0x718>
   11e84:	ldr	r3, [sp, #52]	; 0x34
   11e88:	mov	r8, r4
   11e8c:	add	r6, r3, #1
   11e90:	ldr	r3, [sp, #40]	; 0x28
   11e94:	sub	r6, r6, r3
   11e98:	b	117d8 <ftello64@plt+0x50c>
   11e9c:	strdeq	r7, [r1], -r2
   11ea0:	strdeq	r7, [r1], -sp
   11ea4:	andeq	r7, r1, r0, asr sl
   11ea8:	andeq	r2, r1, r4, lsl #6
   11eac:	muleq	r2, r0, r1
   11eb0:	strdeq	r7, [r1], -ip
   11eb4:			; <UNDEFINED> instruction: 0x00017bb3
   11eb8:			; <UNDEFINED> instruction: 0x00017bbd
   11ebc:	andeq	r7, r1, r5, lsl fp
   11ec0:	andeq	r7, r1, r5, ror #22
   11ec4:	andeq	r7, r1, r5, lsl #23
   11ec8:	andeq	r7, r1, r3, lsr fp
   11ecc:	andeq	r7, r1, r7, asr #22
   11ed0:	andeq	r7, r1, lr, asr #22
   11ed4:	andeq	r7, r1, r7, lsr #23
   11ed8:	andeq	r9, r2, ip, lsl #3
   11edc:	andeq	r9, r2, r8, lsr #2
   11ee0:	andeq	r7, r1, ip, asr #20
   11ee4:	muleq	r1, ip, r6
   11ee8:	andeq	r9, r2, r8, ror r1
   11eec:	andeq	r7, r1, sl, lsl ip
   11ef0:	andeq	r9, r2, r8, lsl #3
   11ef4:	andeq	r7, r1, r3, lsr sp
   11ef8:	andeq	r7, r1, sl, lsl #28
   11efc:	andeq	r7, r1, fp, asr #22
   11f00:	strdeq	r7, [r1], -r3
   11f04:	andeq	r7, r1, r1, lsl #28
   11f08:	ldrdeq	r7, [r1], -lr
   11f0c:	strdeq	r7, [r1], -r5
   11f10:	andeq	r7, r1, r8, lsl #24
   11f14:	andeq	r7, r1, lr, lsl #24
   11f18:	strdeq	r7, [r1], -r3
   11f1c:	mov	fp, #0
   11f20:	mov	lr, #0
   11f24:	pop	{r1}		; (ldr r1, [sp], #4)
   11f28:	mov	r2, sp
   11f2c:	push	{r2}		; (str r2, [sp, #-4]!)
   11f30:	push	{r0}		; (str r0, [sp, #-4]!)
   11f34:	ldr	ip, [pc, #16]	; 11f4c <ftello64@plt+0xc80>
   11f38:	push	{ip}		; (str ip, [sp, #-4]!)
   11f3c:	ldr	r0, [pc, #12]	; 11f50 <ftello64@plt+0xc84>
   11f40:	ldr	r3, [pc, #12]	; 11f54 <ftello64@plt+0xc88>
   11f44:	bl	11134 <__libc_start_main@plt>
   11f48:	bl	1129c <abort@plt>
   11f4c:	andeq	r7, r1, ip, lsl #11
   11f50:	ldrdeq	r1, [r1], -r8
   11f54:	andeq	r7, r1, ip, lsr #10
   11f58:	ldr	r3, [pc, #20]	; 11f74 <ftello64@plt+0xca8>
   11f5c:	ldr	r2, [pc, #20]	; 11f78 <ftello64@plt+0xcac>
   11f60:	add	r3, pc, r3
   11f64:	ldr	r2, [r3, r2]
   11f68:	cmp	r2, #0
   11f6c:	bxeq	lr
   11f70:	b	1114c <__gmon_start__@plt>
   11f74:	muleq	r1, r8, r0
   11f78:	andeq	r0, r0, ip, lsl r1
   11f7c:	ldr	r3, [pc, #28]	; 11fa0 <ftello64@plt+0xcd4>
   11f80:	ldr	r0, [pc, #28]	; 11fa4 <ftello64@plt+0xcd8>
   11f84:	sub	r3, r3, r0
   11f88:	cmp	r3, #6
   11f8c:	bxls	lr
   11f90:	ldr	r3, [pc, #16]	; 11fa8 <ftello64@plt+0xcdc>
   11f94:	cmp	r3, #0
   11f98:	bxeq	lr
   11f9c:	bx	r3
   11fa0:	andeq	r9, r2, r3, ror r1
   11fa4:	andeq	r9, r2, r0, ror r1
   11fa8:	andeq	r0, r0, r0
   11fac:	ldr	r1, [pc, #36]	; 11fd8 <ftello64@plt+0xd0c>
   11fb0:	ldr	r0, [pc, #36]	; 11fdc <ftello64@plt+0xd10>
   11fb4:	sub	r1, r1, r0
   11fb8:	asr	r1, r1, #2
   11fbc:	add	r1, r1, r1, lsr #31
   11fc0:	asrs	r1, r1, #1
   11fc4:	bxeq	lr
   11fc8:	ldr	r3, [pc, #16]	; 11fe0 <ftello64@plt+0xd14>
   11fcc:	cmp	r3, #0
   11fd0:	bxeq	lr
   11fd4:	bx	r3
   11fd8:	andeq	r9, r2, r0, ror r1
   11fdc:	andeq	r9, r2, r0, ror r1
   11fe0:	andeq	r0, r0, r0
   11fe4:	push	{r4, lr}
   11fe8:	ldr	r4, [pc, #24]	; 12008 <ftello64@plt+0xd3c>
   11fec:	ldrb	r3, [r4]
   11ff0:	cmp	r3, #0
   11ff4:	popne	{r4, pc}
   11ff8:	bl	11f7c <ftello64@plt+0xcb0>
   11ffc:	mov	r3, #1
   12000:	strb	r3, [r4]
   12004:	pop	{r4, pc}
   12008:	muleq	r2, r4, r1
   1200c:	ldr	r0, [pc, #40]	; 1203c <ftello64@plt+0xd70>
   12010:	ldr	r3, [r0]
   12014:	cmp	r3, #0
   12018:	bne	12020 <ftello64@plt+0xd54>
   1201c:	b	11fac <ftello64@plt+0xce0>
   12020:	ldr	r3, [pc, #24]	; 12040 <ftello64@plt+0xd74>
   12024:	cmp	r3, #0
   12028:	beq	1201c <ftello64@plt+0xd50>
   1202c:	push	{r4, lr}
   12030:	blx	r3
   12034:	pop	{r4, lr}
   12038:	b	11fac <ftello64@plt+0xce0>
   1203c:	andeq	r8, r2, r4, lsl pc
   12040:	andeq	r0, r0, r0
   12044:	subs	r5, r0, #0
   12048:	push	{r7, lr}
   1204c:	sub	sp, sp, #64	; 0x40
   12050:	ldr	r4, [pc, #560]	; 12288 <ftello64@plt+0xfbc>
   12054:	beq	1208c <ftello64@plt+0xdc0>
   12058:	ldr	r3, [pc, #556]	; 1228c <ftello64@plt+0xfc0>
   1205c:	mov	r2, #5
   12060:	ldr	r1, [pc, #552]	; 12290 <ftello64@plt+0xfc4>
   12064:	mov	r0, #0
   12068:	ldr	r6, [r3]
   1206c:	bl	11074 <dcgettext@plt>
   12070:	ldr	r3, [r4]
   12074:	mov	r1, #1
   12078:	mov	r2, r0
   1207c:	mov	r0, r6
   12080:	bl	111f4 <__fprintf_chk@plt>
   12084:	mov	r0, r5
   12088:	bl	1117c <exit@plt>
   1208c:	mov	r2, #5
   12090:	ldr	r1, [pc, #508]	; 12294 <ftello64@plt+0xfc8>
   12094:	bl	11074 <dcgettext@plt>
   12098:	ldr	r3, [r4]
   1209c:	ldr	r4, [pc, #500]	; 12298 <ftello64@plt+0xfcc>
   120a0:	mov	r2, r3
   120a4:	str	r3, [sp]
   120a8:	ldr	r9, [pc, #492]	; 1229c <ftello64@plt+0xfd0>
   120ac:	mov	r6, r5
   120b0:	add	r7, sp, #8
   120b4:	mov	r1, r0
   120b8:	mov	r0, #1
   120bc:	bl	111d0 <__printf_chk@plt>
   120c0:	mov	r2, #5
   120c4:	ldr	r1, [pc, #468]	; 122a0 <ftello64@plt+0xfd4>
   120c8:	mov	r0, r5
   120cc:	bl	11074 <dcgettext@plt>
   120d0:	ldr	r1, [r4]
   120d4:	bl	10fc0 <fputs_unlocked@plt>
   120d8:	mov	r2, #5
   120dc:	ldr	r1, [pc, #448]	; 122a4 <ftello64@plt+0xfd8>
   120e0:	mov	r0, r5
   120e4:	bl	11074 <dcgettext@plt>
   120e8:	ldr	r1, [r4]
   120ec:	bl	10fc0 <fputs_unlocked@plt>
   120f0:	mov	r2, #5
   120f4:	ldr	r1, [pc, #428]	; 122a8 <ftello64@plt+0xfdc>
   120f8:	mov	r0, r5
   120fc:	bl	11074 <dcgettext@plt>
   12100:	ldr	r1, [r4]
   12104:	bl	10fc0 <fputs_unlocked@plt>
   12108:	mov	r2, #5
   1210c:	ldr	r1, [pc, #408]	; 122ac <ftello64@plt+0xfe0>
   12110:	mov	r0, r5
   12114:	bl	11074 <dcgettext@plt>
   12118:	ldr	r1, [r4]
   1211c:	bl	10fc0 <fputs_unlocked@plt>
   12120:	mov	r2, #5
   12124:	ldr	r1, [pc, #388]	; 122b0 <ftello64@plt+0xfe4>
   12128:	mov	r0, r5
   1212c:	bl	11074 <dcgettext@plt>
   12130:	ldr	r1, [r4]
   12134:	bl	10fc0 <fputs_unlocked@plt>
   12138:	mov	r2, #5
   1213c:	ldr	r1, [pc, #368]	; 122b4 <ftello64@plt+0xfe8>
   12140:	mov	r0, r5
   12144:	bl	11074 <dcgettext@plt>
   12148:	ldr	r1, [r4]
   1214c:	bl	10fc0 <fputs_unlocked@plt>
   12150:	mov	r2, #5
   12154:	ldr	r1, [pc, #348]	; 122b8 <ftello64@plt+0xfec>
   12158:	mov	r0, r5
   1215c:	bl	11074 <dcgettext@plt>
   12160:	ldr	r1, [r4]
   12164:	bl	10fc0 <fputs_unlocked@plt>
   12168:	ldr	lr, [pc, #332]	; 122bc <ftello64@plt+0xff0>
   1216c:	add	ip, sp, #8
   12170:	ldm	lr!, {r0, r1, r2, r3}
   12174:	stmia	ip!, {r0, r1, r2, r3}
   12178:	ldm	lr!, {r0, r1, r2, r3}
   1217c:	stmia	ip!, {r0, r1, r2, r3}
   12180:	ldm	lr!, {r0, r1, r2, r3}
   12184:	stmia	ip!, {r0, r1, r2, r3}
   12188:	ldm	lr, {r0, r1}
   1218c:	stm	ip, {r0, r1}
   12190:	ldr	r1, [r7, r6]
   12194:	add	r8, r7, r6
   12198:	cmp	r1, #0
   1219c:	bne	12240 <ftello64@plt+0xf74>
   121a0:	ldr	r6, [r8, #4]
   121a4:	ldr	r7, [pc, #240]	; 1229c <ftello64@plt+0xfd0>
   121a8:	cmp	r6, #0
   121ac:	mov	r2, #5
   121b0:	ldr	r1, [pc, #264]	; 122c0 <ftello64@plt+0xff4>
   121b4:	mov	r0, #0
   121b8:	moveq	r6, r7
   121bc:	bl	11074 <dcgettext@plt>
   121c0:	ldr	r3, [pc, #252]	; 122c4 <ftello64@plt+0xff8>
   121c4:	ldr	r2, [pc, #252]	; 122c8 <ftello64@plt+0xffc>
   121c8:	mov	r1, r0
   121cc:	mov	r0, #1
   121d0:	bl	111d0 <__printf_chk@plt>
   121d4:	mov	r1, #0
   121d8:	mov	r0, #5
   121dc:	bl	11224 <setlocale@plt>
   121e0:	cmp	r0, #0
   121e4:	bne	12258 <ftello64@plt+0xf8c>
   121e8:	mov	r2, #5
   121ec:	ldr	r1, [pc, #216]	; 122cc <ftello64@plt+0x1000>
   121f0:	mov	r0, #0
   121f4:	bl	11074 <dcgettext@plt>
   121f8:	ldr	r3, [pc, #156]	; 1229c <ftello64@plt+0xfd0>
   121fc:	ldr	r2, [pc, #192]	; 122c4 <ftello64@plt+0xff8>
   12200:	mov	r1, r0
   12204:	mov	r0, #1
   12208:	bl	111d0 <__printf_chk@plt>
   1220c:	mov	r2, #5
   12210:	ldr	r1, [pc, #184]	; 122d0 <ftello64@plt+0x1004>
   12214:	mov	r0, #0
   12218:	bl	11074 <dcgettext@plt>
   1221c:	ldr	r2, [pc, #176]	; 122d4 <ftello64@plt+0x1008>
   12220:	cmp	r6, r7
   12224:	ldr	r3, [pc, #172]	; 122d8 <ftello64@plt+0x100c>
   12228:	moveq	r3, r2
   1222c:	mov	r2, r6
   12230:	mov	r1, r0
   12234:	mov	r0, #1
   12238:	bl	111d0 <__printf_chk@plt>
   1223c:	b	12084 <ftello64@plt+0xdb8>
   12240:	mov	r0, r9
   12244:	bl	10fd8 <strcmp@plt>
   12248:	add	r6, r6, #8
   1224c:	cmp	r0, #0
   12250:	bne	12190 <ftello64@plt+0xec4>
   12254:	b	121a0 <ftello64@plt+0xed4>
   12258:	mov	r2, #3
   1225c:	ldr	r1, [pc, #120]	; 122dc <ftello64@plt+0x1010>
   12260:	bl	11290 <strncmp@plt>
   12264:	cmp	r0, #0
   12268:	beq	121e8 <ftello64@plt+0xf1c>
   1226c:	mov	r2, #5
   12270:	ldr	r1, [pc, #104]	; 122e0 <ftello64@plt+0x1014>
   12274:	mov	r0, #0
   12278:	bl	11074 <dcgettext@plt>
   1227c:	ldr	r1, [r4]
   12280:	bl	10fc0 <fputs_unlocked@plt>
   12284:	b	121e8 <ftello64@plt+0xf1c>
   12288:	andeq	r9, r2, r0, lsr #3
   1228c:	andeq	r9, r2, r0, lsl #3
   12290:	andeq	r7, r1, r1, lsr #13
   12294:	andeq	r7, r1, r8, asr #13
   12298:	andeq	r9, r2, ip, lsl #3
   1229c:	muleq	r1, ip, r6
   122a0:	andeq	r7, r1, r7, lsr #14
   122a4:	andeq	r7, r1, sl, ror #14
   122a8:	andeq	r7, r1, r2, lsr #15
   122ac:	andeq	r7, r1, sp, ror #15
   122b0:	andeq	r7, r1, sl, ror #18
   122b4:	andeq	r7, r1, sl, lsr #19
   122b8:	ldrdeq	r7, [r1], -r7	; <UNPREDICTABLE>
   122bc:	andeq	r7, r1, r4, asr #11
   122c0:	andeq	r7, r1, sp, lsl #20
   122c4:	andeq	r7, r1, r4, lsr #20
   122c8:	andeq	r7, r1, ip, asr #20
   122cc:	andeq	r7, r1, r5, lsr #21
   122d0:	andeq	r7, r1, r0, asr #21
   122d4:	andeq	r7, r1, r7, asr #24
   122d8:	strdeq	r7, [r1], -r2
   122dc:	andeq	r7, r1, sl, asr sl
   122e0:	andeq	r7, r1, lr, asr sl
   122e4:	ldr	r3, [pc, #4]	; 122f0 <ftello64@plt+0x1024>
   122e8:	str	r0, [r3]
   122ec:	bx	lr
   122f0:	muleq	r2, r8, r1
   122f4:	ldr	r3, [pc, #4]	; 12300 <ftello64@plt+0x1034>
   122f8:	strb	r0, [r3, #4]
   122fc:	bx	lr
   12300:	muleq	r2, r8, r1
   12304:	ldr	r3, [pc, #192]	; 123cc <ftello64@plt+0x1100>
   12308:	push	{r0, r1, r4, r5, r6, lr}
   1230c:	ldr	r0, [r3]
   12310:	bl	15d0c <ftello64@plt+0x4a40>
   12314:	cmp	r0, #0
   12318:	beq	123b0 <ftello64@plt+0x10e4>
   1231c:	ldr	r3, [pc, #172]	; 123d0 <ftello64@plt+0x1104>
   12320:	mov	r4, r3
   12324:	ldrb	r2, [r3, #4]
   12328:	cmp	r2, #0
   1232c:	beq	12340 <ftello64@plt+0x1074>
   12330:	bl	111a0 <__errno_location@plt>
   12334:	ldr	r3, [r0]
   12338:	cmp	r3, #32
   1233c:	beq	123b0 <ftello64@plt+0x10e4>
   12340:	mov	r2, #5
   12344:	ldr	r1, [pc, #136]	; 123d4 <ftello64@plt+0x1108>
   12348:	mov	r0, #0
   1234c:	bl	11074 <dcgettext@plt>
   12350:	ldr	r4, [r4]
   12354:	cmp	r4, #0
   12358:	mov	r5, r0
   1235c:	beq	12394 <ftello64@plt+0x10c8>
   12360:	bl	111a0 <__errno_location@plt>
   12364:	ldr	r6, [r0]
   12368:	mov	r0, r4
   1236c:	bl	13d18 <ftello64@plt+0x2a4c>
   12370:	str	r5, [sp]
   12374:	ldr	r2, [pc, #92]	; 123d8 <ftello64@plt+0x110c>
   12378:	mov	r1, r6
   1237c:	mov	r3, r0
   12380:	mov	r0, #0
   12384:	bl	11110 <error@plt>
   12388:	ldr	r3, [pc, #76]	; 123dc <ftello64@plt+0x1110>
   1238c:	ldr	r0, [r3]
   12390:	bl	11014 <_exit@plt>
   12394:	bl	111a0 <__errno_location@plt>
   12398:	mov	r3, r5
   1239c:	ldr	r2, [pc, #60]	; 123e0 <ftello64@plt+0x1114>
   123a0:	ldr	r1, [r0]
   123a4:	mov	r0, r4
   123a8:	bl	11110 <error@plt>
   123ac:	b	12388 <ftello64@plt+0x10bc>
   123b0:	ldr	r3, [pc, #44]	; 123e4 <ftello64@plt+0x1118>
   123b4:	ldr	r0, [r3]
   123b8:	bl	15d0c <ftello64@plt+0x4a40>
   123bc:	cmp	r0, #0
   123c0:	bne	12388 <ftello64@plt+0x10bc>
   123c4:	add	sp, sp, #8
   123c8:	pop	{r4, r5, r6, pc}
   123cc:	andeq	r9, r2, ip, lsl #3
   123d0:	muleq	r2, r8, r1
   123d4:	andeq	r7, r1, lr, lsl #24
   123d8:	andeq	r7, r1, r7, asr #22
   123dc:	andeq	r9, r2, ip, lsr #2
   123e0:	andeq	r7, r1, fp, asr #22
   123e4:	andeq	r9, r2, r0, lsl #3
   123e8:	push	{r4, r5}
   123ec:	pop	{r4, r5}
   123f0:	b	10fe4 <posix_fadvise64@plt>
   123f4:	cmp	r0, #0
   123f8:	bxeq	lr
   123fc:	push	{r0, r1, r2, r3, r4, lr}
   12400:	mov	r4, r1
   12404:	bl	111dc <fileno@plt>
   12408:	mov	r2, #0
   1240c:	mov	r3, #0
   12410:	str	r4, [sp, #8]
   12414:	strd	r2, [sp]
   12418:	bl	10fe4 <posix_fadvise64@plt>
   1241c:	add	sp, sp, #16
   12420:	pop	{r4, pc}
   12424:	push	{r0, r1, r2, r4, r5, lr}
   12428:	mov	r4, r0
   1242c:	bl	111dc <fileno@plt>
   12430:	cmp	r0, #0
   12434:	mov	r0, r4
   12438:	bge	12448 <ftello64@plt+0x117c>
   1243c:	add	sp, sp, #12
   12440:	pop	{r4, r5, lr}
   12444:	b	11200 <fclose@plt>
   12448:	bl	11140 <__freading@plt>
   1244c:	cmp	r0, #0
   12450:	bne	1248c <ftello64@plt+0x11c0>
   12454:	mov	r0, r4
   12458:	bl	124cc <ftello64@plt+0x1200>
   1245c:	cmp	r0, #0
   12460:	bne	124c0 <ftello64@plt+0x11f4>
   12464:	mov	r5, #0
   12468:	mov	r0, r4
   1246c:	bl	11200 <fclose@plt>
   12470:	cmp	r5, #0
   12474:	beq	12484 <ftello64@plt+0x11b8>
   12478:	bl	111a0 <__errno_location@plt>
   1247c:	str	r5, [r0]
   12480:	mvn	r0, #0
   12484:	add	sp, sp, #12
   12488:	pop	{r4, r5, pc}
   1248c:	mov	r0, r4
   12490:	bl	111dc <fileno@plt>
   12494:	mov	r3, #1
   12498:	str	r3, [sp]
   1249c:	mov	r2, #0
   124a0:	mov	r3, #0
   124a4:	bl	110c8 <lseek64@plt>
   124a8:	mvn	r3, #0
   124ac:	mvn	r2, #0
   124b0:	cmp	r1, r3
   124b4:	cmpeq	r0, r2
   124b8:	bne	12454 <ftello64@plt+0x1188>
   124bc:	b	12464 <ftello64@plt+0x1198>
   124c0:	bl	111a0 <__errno_location@plt>
   124c4:	ldr	r5, [r0]
   124c8:	b	12468 <ftello64@plt+0x119c>
   124cc:	push	{r0, r1, r4, lr}
   124d0:	subs	r4, r0, #0
   124d4:	bne	124e8 <ftello64@plt+0x121c>
   124d8:	mov	r0, r4
   124dc:	add	sp, sp, #8
   124e0:	pop	{r4, lr}
   124e4:	b	10ff0 <fflush@plt>
   124e8:	bl	11140 <__freading@plt>
   124ec:	cmp	r0, #0
   124f0:	beq	124d8 <ftello64@plt+0x120c>
   124f4:	ldr	r3, [r4]
   124f8:	tst	r3, #256	; 0x100
   124fc:	beq	124d8 <ftello64@plt+0x120c>
   12500:	mov	r3, #1
   12504:	str	r3, [sp]
   12508:	mov	r2, #0
   1250c:	mov	r3, #0
   12510:	mov	r0, r4
   12514:	bl	126a4 <ftello64@plt+0x13d8>
   12518:	b	124d8 <ftello64@plt+0x120c>
   1251c:	push	{r4, lr}
   12520:	mov	r1, #0
   12524:	mov	r4, r0
   12528:	ldr	r0, [pc, #48]	; 12560 <ftello64@plt+0x1294>
   1252c:	bl	1111c <open64@plt>
   12530:	cmp	r4, r0
   12534:	beq	12558 <ftello64@plt+0x128c>
   12538:	cmp	r0, #0
   1253c:	blt	12550 <ftello64@plt+0x1284>
   12540:	bl	112b4 <close@plt>
   12544:	bl	111a0 <__errno_location@plt>
   12548:	mov	r3, #9
   1254c:	str	r3, [r0]
   12550:	mov	r0, #0
   12554:	pop	{r4, pc}
   12558:	mov	r0, #1
   1255c:	pop	{r4, pc}
   12560:	andeq	r7, r1, r7, ror #25
   12564:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12568:	mov	r9, r0
   1256c:	mov	r0, r2
   12570:	mov	sl, r1
   12574:	mov	r8, r2
   12578:	bl	111dc <fileno@plt>
   1257c:	cmp	r0, #1
   12580:	beq	1263c <ftello64@plt+0x1370>
   12584:	cmp	r0, #2
   12588:	beq	12634 <ftello64@plt+0x1368>
   1258c:	cmp	r0, #0
   12590:	beq	12648 <ftello64@plt+0x137c>
   12594:	mov	r1, #2
   12598:	mov	r0, r1
   1259c:	bl	11080 <dup2@plt>
   125a0:	subs	r4, r0, #2
   125a4:	movne	r4, #1
   125a8:	mov	r1, #1
   125ac:	mov	r0, r1
   125b0:	bl	11080 <dup2@plt>
   125b4:	subs	r7, r0, #1
   125b8:	movne	r7, #1
   125bc:	mov	r1, #0
   125c0:	mov	r0, r1
   125c4:	bl	11080 <dup2@plt>
   125c8:	subs	r6, r0, #0
   125cc:	bne	12688 <ftello64@plt+0x13bc>
   125d0:	cmp	r7, #0
   125d4:	beq	1266c <ftello64@plt+0x13a0>
   125d8:	mov	r0, #1
   125dc:	bl	1251c <ftello64@plt+0x1250>
   125e0:	subs	r5, r0, #0
   125e4:	bne	1266c <ftello64@plt+0x13a0>
   125e8:	bl	111a0 <__errno_location@plt>
   125ec:	cmp	r4, #0
   125f0:	mov	r8, r0
   125f4:	ldr	r9, [r0]
   125f8:	beq	12604 <ftello64@plt+0x1338>
   125fc:	mov	r0, #2
   12600:	bl	112b4 <close@plt>
   12604:	cmp	r7, #0
   12608:	beq	12614 <ftello64@plt+0x1348>
   1260c:	mov	r0, #1
   12610:	bl	112b4 <close@plt>
   12614:	cmp	r6, #0
   12618:	beq	12624 <ftello64@plt+0x1358>
   1261c:	mov	r0, #0
   12620:	bl	112b4 <close@plt>
   12624:	cmp	r5, #0
   12628:	streq	r9, [r8]
   1262c:	mov	r0, r5
   12630:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12634:	mov	r4, #0
   12638:	b	125a8 <ftello64@plt+0x12dc>
   1263c:	mov	r4, #0
   12640:	mov	r7, r4
   12644:	b	125bc <ftello64@plt+0x12f0>
   12648:	mov	r4, r0
   1264c:	mov	r7, r0
   12650:	mov	r6, r0
   12654:	mov	r2, r8
   12658:	mov	r1, sl
   1265c:	mov	r0, r9
   12660:	bl	11158 <freopen64@plt>
   12664:	mov	r5, r0
   12668:	b	125e8 <ftello64@plt+0x131c>
   1266c:	cmp	r4, #0
   12670:	beq	12654 <ftello64@plt+0x1388>
   12674:	mov	r0, #2
   12678:	bl	1251c <ftello64@plt+0x1250>
   1267c:	subs	r5, r0, #0
   12680:	bne	12654 <ftello64@plt+0x1388>
   12684:	b	125e8 <ftello64@plt+0x131c>
   12688:	mov	r0, #0
   1268c:	bl	1251c <ftello64@plt+0x1250>
   12690:	subs	r5, r0, #0
   12694:	mov	r6, r0
   12698:	moveq	r6, #1
   1269c:	bne	125d0 <ftello64@plt+0x1304>
   126a0:	b	125e8 <ftello64@plt+0x131c>
   126a4:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   126a8:	mov	r4, r0
   126ac:	ldmib	r0, {ip, lr}
   126b0:	ldr	r8, [sp, #32]
   126b4:	cmp	lr, ip
   126b8:	bne	12724 <ftello64@plt+0x1458>
   126bc:	ldr	lr, [r0, #20]
   126c0:	ldr	ip, [r0, #16]
   126c4:	cmp	lr, ip
   126c8:	bne	12724 <ftello64@plt+0x1458>
   126cc:	ldr	r5, [r0, #36]	; 0x24
   126d0:	cmp	r5, #0
   126d4:	bne	12724 <ftello64@plt+0x1458>
   126d8:	mov	r6, r2
   126dc:	mov	r7, r3
   126e0:	bl	111dc <fileno@plt>
   126e4:	mov	r2, r6
   126e8:	mov	r3, r7
   126ec:	str	r8, [sp]
   126f0:	bl	110c8 <lseek64@plt>
   126f4:	mvn	r3, #0
   126f8:	mvn	r2, #0
   126fc:	cmp	r1, r3
   12700:	cmpeq	r0, r2
   12704:	mvneq	r0, #0
   12708:	ldrne	r3, [r4]
   1270c:	strdne	r0, [r4, #80]	; 0x50
   12710:	movne	r0, r5
   12714:	bicne	r3, r3, #16
   12718:	strne	r3, [r4]
   1271c:	add	sp, sp, #8
   12720:	pop	{r4, r5, r6, r7, r8, pc}
   12724:	str	r8, [sp, #32]
   12728:	mov	r0, r4
   1272c:	add	sp, sp, #8
   12730:	pop	{r4, r5, r6, r7, r8, lr}
   12734:	b	1120c <fseeko64@plt>
   12738:	mov	r3, #0
   1273c:	str	r3, [r0]
   12740:	str	r3, [r0, #4]
   12744:	str	r3, [r0, #8]
   12748:	bx	lr
   1274c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12750:	mov	r4, r0
   12754:	ldr	r5, [r0, #8]
   12758:	ldr	r6, [r0]
   1275c:	mov	r0, r1
   12760:	mov	r9, r1
   12764:	mov	r8, r2
   12768:	bl	112a8 <feof_unlocked@plt>
   1276c:	add	r6, r5, r6
   12770:	cmp	r0, #0
   12774:	moveq	sl, r5
   12778:	mvneq	fp, #0
   1277c:	beq	12790 <ftello64@plt+0x14c4>
   12780:	mov	r4, #0
   12784:	mov	r0, r4
   12788:	add	sp, sp, #12
   1278c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12790:	mov	r0, r9
   12794:	bl	11068 <getc_unlocked@plt>
   12798:	cmn	r0, #1
   1279c:	mov	r7, r0
   127a0:	bne	127cc <ftello64@plt+0x1500>
   127a4:	cmp	r5, sl
   127a8:	beq	12780 <ftello64@plt+0x14b4>
   127ac:	mov	r0, r9
   127b0:	bl	110f8 <ferror_unlocked@plt>
   127b4:	cmp	r0, #0
   127b8:	bne	12780 <ftello64@plt+0x14b4>
   127bc:	ldrb	r2, [sl, #-1]
   127c0:	cmp	r2, r8
   127c4:	beq	1281c <ftello64@plt+0x1550>
   127c8:	mov	r7, r8
   127cc:	cmp	sl, r6
   127d0:	movne	r2, sl
   127d4:	bne	1280c <ftello64@plt+0x1540>
   127d8:	mov	r3, #1
   127dc:	ldr	r6, [r4]
   127e0:	mov	r2, #1
   127e4:	str	r3, [sp]
   127e8:	mov	r0, r5
   127ec:	mov	r3, fp
   127f0:	mov	r1, r4
   127f4:	bl	1538c <ftello64@plt+0x40c0>
   127f8:	add	r2, r0, r6
   127fc:	ldr	r6, [r4]
   12800:	mov	r5, r0
   12804:	add	r6, r0, r6
   12808:	str	r0, [r4, #8]
   1280c:	cmp	r7, r8
   12810:	add	sl, r2, #1
   12814:	strb	r7, [r2]
   12818:	bne	12790 <ftello64@plt+0x14c4>
   1281c:	sub	r5, sl, r5
   12820:	str	r5, [r4, #4]
   12824:	b	12784 <ftello64@plt+0x14b8>
   12828:	mov	r2, #10
   1282c:	b	1274c <ftello64@plt+0x1480>
   12830:	ldr	r0, [r0, #8]
   12834:	b	15e10 <ftello64@plt+0x4b44>
   12838:	push	{r4, r5, r6, lr}
   1283c:	subs	r5, r0, #0
   12840:	bne	12858 <ftello64@plt+0x158c>
   12844:	ldr	r3, [pc, #124]	; 128c8 <ftello64@plt+0x15fc>
   12848:	ldr	r0, [pc, #124]	; 128cc <ftello64@plt+0x1600>
   1284c:	ldr	r1, [r3]
   12850:	bl	11284 <fputs@plt>
   12854:	bl	1129c <abort@plt>
   12858:	mov	r1, #47	; 0x2f
   1285c:	bl	1123c <strrchr@plt>
   12860:	cmp	r0, #0
   12864:	addne	r4, r0, #1
   12868:	moveq	r4, r5
   1286c:	sub	r3, r4, r5
   12870:	cmp	r3, #6
   12874:	ble	128b4 <ftello64@plt+0x15e8>
   12878:	mov	r2, #7
   1287c:	ldr	r1, [pc, #76]	; 128d0 <ftello64@plt+0x1604>
   12880:	sub	r0, r4, #7
   12884:	bl	11290 <strncmp@plt>
   12888:	cmp	r0, #0
   1288c:	bne	128b4 <ftello64@plt+0x15e8>
   12890:	mov	r2, #3
   12894:	ldr	r1, [pc, #56]	; 128d4 <ftello64@plt+0x1608>
   12898:	mov	r0, r4
   1289c:	bl	11290 <strncmp@plt>
   128a0:	cmp	r0, #0
   128a4:	movne	r5, r4
   128a8:	ldreq	r3, [pc, #40]	; 128d8 <ftello64@plt+0x160c>
   128ac:	addeq	r5, r4, #3
   128b0:	streq	r5, [r3]
   128b4:	ldr	r3, [pc, #32]	; 128dc <ftello64@plt+0x1610>
   128b8:	str	r5, [r3]
   128bc:	ldr	r3, [pc, #28]	; 128e0 <ftello64@plt+0x1614>
   128c0:	str	r5, [r3]
   128c4:	pop	{r4, r5, r6, pc}
   128c8:	andeq	r9, r2, r0, lsl #3
   128cc:	strdeq	r7, [r1], -r1
   128d0:	andeq	r7, r1, r9, lsr #26
   128d4:	andeq	r7, r1, r1, lsr sp
   128d8:	andeq	r9, r2, r0, ror r1
   128dc:	andeq	r9, r2, r0, lsr #3
   128e0:	andeq	r9, r2, r4, ror r1
   128e4:	push	{r4, r5, r6, lr}
   128e8:	mov	r2, #48	; 0x30
   128ec:	mov	r5, r1
   128f0:	mov	r1, #0
   128f4:	mov	r4, r0
   128f8:	bl	111c4 <memset@plt>
   128fc:	cmp	r5, #10
   12900:	bne	12908 <ftello64@plt+0x163c>
   12904:	bl	1129c <abort@plt>
   12908:	str	r5, [r4]
   1290c:	mov	r0, r4
   12910:	pop	{r4, r5, r6, pc}
   12914:	push	{r4, r5, r6, lr}
   12918:	mov	r4, r0
   1291c:	mov	r5, r1
   12920:	bl	16bec <ftello64@plt+0x5920>
   12924:	ldrb	r3, [r0]
   12928:	bic	r3, r3, #32
   1292c:	cmp	r3, #85	; 0x55
   12930:	bne	129a0 <ftello64@plt+0x16d4>
   12934:	ldrb	r3, [r0, #1]
   12938:	bic	r3, r3, #32
   1293c:	cmp	r3, #84	; 0x54
   12940:	bne	12978 <ftello64@plt+0x16ac>
   12944:	ldrb	r3, [r0, #2]
   12948:	bic	r3, r3, #32
   1294c:	cmp	r3, #70	; 0x46
   12950:	bne	12978 <ftello64@plt+0x16ac>
   12954:	ldrb	r3, [r0, #3]
   12958:	cmp	r3, #45	; 0x2d
   1295c:	bne	12978 <ftello64@plt+0x16ac>
   12960:	ldrb	r3, [r0, #4]
   12964:	cmp	r3, #56	; 0x38
   12968:	bne	12978 <ftello64@plt+0x16ac>
   1296c:	ldrb	r3, [r0, #5]
   12970:	cmp	r3, #0
   12974:	beq	1298c <ftello64@plt+0x16c0>
   12978:	ldr	r1, [pc, #144]	; 12a10 <ftello64@plt+0x1744>
   1297c:	ldr	r0, [pc, #144]	; 12a14 <ftello64@plt+0x1748>
   12980:	cmp	r5, #9
   12984:	movne	r0, r1
   12988:	pop	{r4, r5, r6, pc}
   1298c:	ldrb	r3, [r4]
   12990:	ldr	r1, [pc, #128]	; 12a18 <ftello64@plt+0x174c>
   12994:	ldr	r0, [pc, #128]	; 12a1c <ftello64@plt+0x1750>
   12998:	cmp	r3, #96	; 0x60
   1299c:	b	12984 <ftello64@plt+0x16b8>
   129a0:	cmp	r3, #71	; 0x47
   129a4:	bne	12978 <ftello64@plt+0x16ac>
   129a8:	ldrb	r3, [r0, #1]
   129ac:	bic	r3, r3, #32
   129b0:	cmp	r3, #66	; 0x42
   129b4:	bne	12978 <ftello64@plt+0x16ac>
   129b8:	ldrb	r3, [r0, #2]
   129bc:	cmp	r3, #49	; 0x31
   129c0:	bne	12978 <ftello64@plt+0x16ac>
   129c4:	ldrb	r3, [r0, #3]
   129c8:	cmp	r3, #56	; 0x38
   129cc:	bne	12978 <ftello64@plt+0x16ac>
   129d0:	ldrb	r3, [r0, #4]
   129d4:	cmp	r3, #48	; 0x30
   129d8:	bne	12978 <ftello64@plt+0x16ac>
   129dc:	ldrb	r3, [r0, #5]
   129e0:	cmp	r3, #51	; 0x33
   129e4:	bne	12978 <ftello64@plt+0x16ac>
   129e8:	ldrb	r3, [r0, #6]
   129ec:	cmp	r3, #48	; 0x30
   129f0:	bne	12978 <ftello64@plt+0x16ac>
   129f4:	ldrb	r3, [r0, #7]
   129f8:	cmp	r3, #0
   129fc:	bne	12978 <ftello64@plt+0x16ac>
   12a00:	ldrb	r3, [r4]
   12a04:	ldr	r1, [pc, #20]	; 12a20 <ftello64@plt+0x1754>
   12a08:	ldr	r0, [pc, #20]	; 12a24 <ftello64@plt+0x1758>
   12a0c:	b	12998 <ftello64@plt+0x16cc>
   12a10:	muleq	r1, sp, sp
   12a14:	muleq	r1, fp, sp
   12a18:	muleq	r1, r0, sp
   12a1c:	andeq	r7, r1, ip, lsl #27
   12a20:	muleq	r1, r8, sp
   12a24:	muleq	r1, r4, sp
   12a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a2c:	sub	sp, sp, #108	; 0x6c
   12a30:	mov	r8, r0
   12a34:	str	r3, [sp, #36]	; 0x24
   12a38:	mov	r5, r1
   12a3c:	str	r2, [sp, #44]	; 0x2c
   12a40:	ldr	sl, [sp, #144]	; 0x90
   12a44:	bl	110d4 <__ctype_get_mb_cur_max@plt>
   12a48:	ldr	r3, [sp, #148]	; 0x94
   12a4c:	mov	r7, #0
   12a50:	str	r7, [sp, #48]	; 0x30
   12a54:	lsr	r6, r3, #1
   12a58:	and	r6, r6, #1
   12a5c:	mov	r3, #1
   12a60:	str	r3, [sp, #72]	; 0x48
   12a64:	str	r7, [sp, #24]
   12a68:	str	r7, [sp, #32]
   12a6c:	str	r7, [sp, #40]	; 0x28
   12a70:	str	r7, [sp, #60]	; 0x3c
   12a74:	str	r0, [sp, #76]	; 0x4c
   12a78:	cmp	sl, #10
   12a7c:	ldrls	pc, [pc, sl, lsl #2]
   12a80:	b	12cbc <ftello64@plt+0x19f0>
   12a84:			; <UNDEFINED> instruction: 0x00012ab0
   12a88:	andeq	r3, r1, r4, asr #14
   12a8c:	andeq	r2, r1, r8, lsl #25
   12a90:	ldrdeq	r2, [r1], -r4
   12a94:	andeq	r2, r1, r4, ror #24
   12a98:			; <UNDEFINED> instruction: 0x00012abc
   12a9c:	andeq	r3, r1, r4, lsr #14
   12aa0:	andeq	r2, r1, r0, asr #25
   12aa4:			; <UNDEFINED> instruction: 0x00012bb4
   12aa8:			; <UNDEFINED> instruction: 0x00012bb4
   12aac:			; <UNDEFINED> instruction: 0x00012bb4
   12ab0:	mov	r6, #0
   12ab4:	mov	r4, #0
   12ab8:	b	12ae8 <ftello64@plt+0x181c>
   12abc:	cmp	r6, #0
   12ac0:	bne	12ce4 <ftello64@plt+0x1a18>
   12ac4:	cmp	r5, #0
   12ac8:	movne	r3, #34	; 0x22
   12acc:	strbne	r3, [r8]
   12ad0:	mov	r3, #1
   12ad4:	str	r3, [sp, #24]
   12ad8:	str	r3, [sp, #32]
   12adc:	mov	r4, #1
   12ae0:	ldr	r3, [pc, #3172]	; 1374c <ftello64@plt+0x2480>
   12ae4:	str	r3, [sp, #40]	; 0x28
   12ae8:	mov	r9, r5
   12aec:	mov	r3, #0
   12af0:	str	r7, [sp, #68]	; 0x44
   12af4:	str	r3, [sp, #28]
   12af8:	ldr	r3, [sp, #36]	; 0x24
   12afc:	cmn	r3, #1
   12b00:	bne	13690 <ftello64@plt+0x23c4>
   12b04:	ldr	r3, [sp, #44]	; 0x2c
   12b08:	ldr	r2, [sp, #28]
   12b0c:	ldrb	r3, [r3, r2]
   12b10:	adds	r3, r3, #0
   12b14:	movne	r3, #1
   12b18:	str	r3, [sp, #52]	; 0x34
   12b1c:	ldr	r3, [sp, #52]	; 0x34
   12b20:	cmp	r3, #0
   12b24:	bne	12d0c <ftello64@plt+0x1a40>
   12b28:	sub	r2, sl, #2
   12b2c:	clz	r2, r2
   12b30:	lsr	r2, r2, #5
   12b34:	and	r3, r6, r2
   12b38:	cmp	r4, #0
   12b3c:	movne	r3, #0
   12b40:	andeq	r3, r3, #1
   12b44:	cmp	r3, #0
   12b48:	bne	12ed4 <ftello64@plt+0x1c08>
   12b4c:	eor	r3, r6, #1
   12b50:	ands	r2, r2, r3
   12b54:	beq	136c8 <ftello64@plt+0x23fc>
   12b58:	ldr	r3, [sp, #68]	; 0x44
   12b5c:	cmp	r3, #0
   12b60:	beq	13700 <ftello64@plt+0x2434>
   12b64:	ldr	r3, [sp, #72]	; 0x48
   12b68:	cmp	r3, #0
   12b6c:	beq	136a4 <ftello64@plt+0x23d8>
   12b70:	ldr	r3, [sp, #160]	; 0xa0
   12b74:	ldr	r2, [sp, #44]	; 0x2c
   12b78:	str	r3, [sp, #16]
   12b7c:	ldr	r3, [sp, #156]	; 0x9c
   12b80:	ldr	r1, [sp, #60]	; 0x3c
   12b84:	str	r3, [sp, #12]
   12b88:	ldr	r3, [sp, #152]	; 0x98
   12b8c:	str	r3, [sp, #8]
   12b90:	ldr	r3, [sp, #148]	; 0x94
   12b94:	str	r3, [sp, #4]
   12b98:	mov	r3, #5
   12b9c:	str	r3, [sp]
   12ba0:	ldr	r3, [sp, #36]	; 0x24
   12ba4:	mov	r0, r8
   12ba8:	bl	12a28 <ftello64@plt+0x175c>
   12bac:	mov	r4, r0
   12bb0:	b	136f4 <ftello64@plt+0x2428>
   12bb4:	cmp	sl, #10
   12bb8:	beq	12c14 <ftello64@plt+0x1948>
   12bbc:	ldr	r4, [pc, #2956]	; 13750 <ftello64@plt+0x2484>
   12bc0:	mov	r2, #5
   12bc4:	mov	r1, r4
   12bc8:	mov	r0, #0
   12bcc:	bl	11074 <dcgettext@plt>
   12bd0:	cmp	r0, r4
   12bd4:	str	r0, [sp, #156]	; 0x9c
   12bd8:	bne	12be8 <ftello64@plt+0x191c>
   12bdc:	mov	r1, sl
   12be0:	bl	12914 <ftello64@plt+0x1648>
   12be4:	str	r0, [sp, #156]	; 0x9c
   12be8:	ldr	r4, [pc, #2916]	; 13754 <ftello64@plt+0x2488>
   12bec:	mov	r2, #5
   12bf0:	mov	r1, r4
   12bf4:	mov	r0, #0
   12bf8:	bl	11074 <dcgettext@plt>
   12bfc:	cmp	r0, r4
   12c00:	str	r0, [sp, #160]	; 0xa0
   12c04:	bne	12c14 <ftello64@plt+0x1948>
   12c08:	mov	r1, sl
   12c0c:	bl	12914 <ftello64@plt+0x1648>
   12c10:	str	r0, [sp, #160]	; 0xa0
   12c14:	cmp	r6, #0
   12c18:	moveq	r4, r6
   12c1c:	beq	12c34 <ftello64@plt+0x1968>
   12c20:	mov	r4, #0
   12c24:	b	12c44 <ftello64@plt+0x1978>
   12c28:	cmp	r5, r4
   12c2c:	strbhi	r3, [r8, r4]
   12c30:	add	r4, r4, #1
   12c34:	ldr	r3, [sp, #156]	; 0x9c
   12c38:	ldrb	r3, [r3, r4]
   12c3c:	cmp	r3, #0
   12c40:	bne	12c28 <ftello64@plt+0x195c>
   12c44:	ldr	r0, [sp, #160]	; 0xa0
   12c48:	bl	11188 <strlen@plt>
   12c4c:	ldr	r3, [sp, #160]	; 0xa0
   12c50:	str	r3, [sp, #40]	; 0x28
   12c54:	mov	r3, #1
   12c58:	str	r3, [sp, #24]
   12c5c:	str	r0, [sp, #32]
   12c60:	b	12ae8 <ftello64@plt+0x181c>
   12c64:	mov	r3, #1
   12c68:	cmp	r6, #0
   12c6c:	streq	r3, [sp, #24]
   12c70:	beq	12c90 <ftello64@plt+0x19c4>
   12c74:	str	r3, [sp, #32]
   12c78:	ldr	r3, [pc, #2772]	; 13754 <ftello64@plt+0x2488>
   12c7c:	mov	r4, #0
   12c80:	str	r3, [sp, #40]	; 0x28
   12c84:	b	12cb4 <ftello64@plt+0x19e8>
   12c88:	cmp	r6, #0
   12c8c:	bne	12cfc <ftello64@plt+0x1a30>
   12c90:	cmp	r5, #0
   12c94:	movne	r3, #39	; 0x27
   12c98:	strbne	r3, [r8]
   12c9c:	mov	r3, #1
   12ca0:	str	r3, [sp, #32]
   12ca4:	mov	r6, #0
   12ca8:	ldr	r3, [pc, #2724]	; 13754 <ftello64@plt+0x2488>
   12cac:	mov	r4, #1
   12cb0:	str	r3, [sp, #40]	; 0x28
   12cb4:	mov	sl, #2
   12cb8:	b	12ae8 <ftello64@plt+0x181c>
   12cbc:	bl	1129c <abort@plt>
   12cc0:	mov	r6, #0
   12cc4:	mov	r3, #1
   12cc8:	str	r3, [sp, #24]
   12ccc:	mov	r4, r6
   12cd0:	b	12ae8 <ftello64@plt+0x181c>
   12cd4:	mov	r6, #1
   12cd8:	str	r6, [sp, #24]
   12cdc:	str	r6, [sp, #32]
   12ce0:	b	12c78 <ftello64@plt+0x19ac>
   12ce4:	mov	r3, #1
   12ce8:	str	r3, [sp, #32]
   12cec:	ldr	r3, [pc, #2648]	; 1374c <ftello64@plt+0x2480>
   12cf0:	str	r6, [sp, #24]
   12cf4:	str	r3, [sp, #40]	; 0x28
   12cf8:	b	12ab4 <ftello64@plt+0x17e8>
   12cfc:	mov	r3, #1
   12d00:	str	r3, [sp, #32]
   12d04:	ldr	r3, [pc, #2632]	; 13754 <ftello64@plt+0x2488>
   12d08:	b	12cf4 <ftello64@plt+0x1a28>
   12d0c:	ldr	r3, [sp, #32]
   12d10:	ldr	fp, [sp, #24]
   12d14:	cmp	sl, #2
   12d18:	moveq	fp, #0
   12d1c:	andne	fp, fp, #1
   12d20:	adds	r5, r3, #0
   12d24:	movne	r5, #1
   12d28:	ands	r3, r5, fp
   12d2c:	str	r3, [sp, #64]	; 0x40
   12d30:	beq	12e00 <ftello64@plt+0x1b34>
   12d34:	ldr	r2, [sp, #32]
   12d38:	ldr	r3, [sp, #28]
   12d3c:	add	r7, r3, r2
   12d40:	mov	r3, r2
   12d44:	ldr	r2, [sp, #36]	; 0x24
   12d48:	cmp	r3, #1
   12d4c:	movls	r3, #0
   12d50:	movhi	r3, #1
   12d54:	cmn	r2, #1
   12d58:	movne	r3, #0
   12d5c:	cmp	r3, #0
   12d60:	beq	12d70 <ftello64@plt+0x1aa4>
   12d64:	ldr	r0, [sp, #44]	; 0x2c
   12d68:	bl	11188 <strlen@plt>
   12d6c:	str	r0, [sp, #36]	; 0x24
   12d70:	ldr	r3, [sp, #36]	; 0x24
   12d74:	cmp	r3, r7
   12d78:	bcc	12df8 <ftello64@plt+0x1b2c>
   12d7c:	ldr	r3, [sp, #44]	; 0x2c
   12d80:	ldr	r0, [sp, #28]
   12d84:	ldr	r2, [sp, #32]
   12d88:	ldr	r1, [sp, #40]	; 0x28
   12d8c:	add	r0, r3, r0
   12d90:	bl	11044 <memcmp@plt>
   12d94:	cmp	r0, #0
   12d98:	bne	12df8 <ftello64@plt+0x1b2c>
   12d9c:	cmp	r6, #0
   12da0:	beq	12e00 <ftello64@plt+0x1b34>
   12da4:	str	r6, [sp, #24]
   12da8:	ldr	r3, [sp, #24]
   12dac:	ldr	r2, [sp, #44]	; 0x2c
   12db0:	cmp	sl, #2
   12db4:	movne	r3, #0
   12db8:	andeq	r3, r3, #1
   12dbc:	cmp	r3, #0
   12dc0:	ldr	r3, [sp, #160]	; 0xa0
   12dc4:	movne	sl, #4
   12dc8:	str	r3, [sp, #16]
   12dcc:	ldr	r3, [sp, #156]	; 0x9c
   12dd0:	str	sl, [sp]
   12dd4:	str	r3, [sp, #12]
   12dd8:	mov	r3, #0
   12ddc:	str	r3, [sp, #8]
   12de0:	ldr	r3, [sp, #148]	; 0x94
   12de4:	mov	r1, r9
   12de8:	bic	r3, r3, #2
   12dec:	str	r3, [sp, #4]
   12df0:	ldr	r3, [sp, #36]	; 0x24
   12df4:	b	12ba4 <ftello64@plt+0x18d8>
   12df8:	mov	r3, #0
   12dfc:	str	r3, [sp, #64]	; 0x40
   12e00:	ldr	r2, [sp, #28]
   12e04:	ldr	r3, [sp, #44]	; 0x2c
   12e08:	add	r3, r3, r2
   12e0c:	str	r3, [sp, #80]	; 0x50
   12e10:	ldr	r3, [sp, #44]	; 0x2c
   12e14:	ldrb	r7, [r3, r2]
   12e18:	cmp	r7, #58	; 0x3a
   12e1c:	bhi	12f84 <ftello64@plt+0x1cb8>
   12e20:	cmp	r7, #43	; 0x2b
   12e24:	bcs	12fd8 <ftello64@plt+0x1d0c>
   12e28:	cmp	r7, #32
   12e2c:	beq	13030 <ftello64@plt+0x1d64>
   12e30:	bhi	12edc <ftello64@plt+0x1c10>
   12e34:	cmp	r7, #9
   12e38:	beq	132e4 <ftello64@plt+0x2018>
   12e3c:	bhi	12ea0 <ftello64@plt+0x1bd4>
   12e40:	cmp	r7, #7
   12e44:	beq	13390 <ftello64@plt+0x20c4>
   12e48:	bhi	1304c <ftello64@plt+0x1d80>
   12e4c:	cmp	r7, #0
   12e50:	beq	13068 <ftello64@plt+0x1d9c>
   12e54:	ldr	r3, [sp, #76]	; 0x4c
   12e58:	cmp	r3, #1
   12e5c:	bne	133d4 <ftello64@plt+0x2108>
   12e60:	bl	11170 <__ctype_b_loc@plt>
   12e64:	sxth	r3, r7
   12e68:	lsl	r3, r3, #1
   12e6c:	ldr	r2, [r0]
   12e70:	ldrh	r5, [r2, r3]
   12e74:	ldr	r3, [sp, #76]	; 0x4c
   12e78:	str	r3, [sp, #56]	; 0x38
   12e7c:	lsr	r5, r5, #14
   12e80:	and	r5, r5, #1
   12e84:	ldr	r3, [sp, #24]
   12e88:	eor	fp, r5, #1
   12e8c:	and	fp, fp, r3
   12e90:	ands	fp, fp, #255	; 0xff
   12e94:	beq	1321c <ftello64@plt+0x1f50>
   12e98:	mov	r5, #0
   12e9c:	b	13480 <ftello64@plt+0x21b4>
   12ea0:	cmp	r7, #11
   12ea4:	beq	132ec <ftello64@plt+0x2020>
   12ea8:	bcc	13388 <ftello64@plt+0x20bc>
   12eac:	cmp	r7, #12
   12eb0:	beq	13398 <ftello64@plt+0x20cc>
   12eb4:	cmp	r7, #13
   12eb8:	moveq	r3, #114	; 0x72
   12ebc:	bne	12e54 <ftello64@plt+0x1b88>
   12ec0:	cmp	sl, #2
   12ec4:	movne	r2, #0
   12ec8:	andeq	r2, r6, #1
   12ecc:	cmp	r2, #0
   12ed0:	beq	13050 <ftello64@plt+0x1d84>
   12ed4:	mov	sl, #2
   12ed8:	b	12da8 <ftello64@plt+0x1adc>
   12edc:	cmp	r7, #37	; 0x25
   12ee0:	beq	12fd8 <ftello64@plt+0x1d0c>
   12ee4:	bhi	12ef8 <ftello64@plt+0x1c2c>
   12ee8:	cmp	r7, #35	; 0x23
   12eec:	beq	13024 <ftello64@plt+0x1d58>
   12ef0:	mov	r5, #0
   12ef4:	b	13034 <ftello64@plt+0x1d68>
   12ef8:	cmp	r7, #39	; 0x27
   12efc:	bne	12ef0 <ftello64@plt+0x1c24>
   12f00:	cmp	sl, #2
   12f04:	ldrne	r5, [sp, #52]	; 0x34
   12f08:	movne	r3, r5
   12f0c:	strne	r3, [sp, #68]	; 0x44
   12f10:	bne	12fdc <ftello64@plt+0x1d10>
   12f14:	cmp	r6, #0
   12f18:	bne	12da8 <ftello64@plt+0x1adc>
   12f1c:	ldr	r2, [sp, #60]	; 0x3c
   12f20:	adds	r3, r9, #0
   12f24:	movne	r3, #1
   12f28:	cmp	r2, #0
   12f2c:	movne	r3, #0
   12f30:	cmp	r3, #0
   12f34:	strne	r9, [sp, #60]	; 0x3c
   12f38:	movne	r9, #0
   12f3c:	bne	12f4c <ftello64@plt+0x1c80>
   12f40:	cmp	r9, r4
   12f44:	movhi	r3, #39	; 0x27
   12f48:	strbhi	r3, [r8, r4]
   12f4c:	add	r3, r4, #1
   12f50:	cmp	r3, r9
   12f54:	movcc	r2, #92	; 0x5c
   12f58:	strbcc	r2, [r8, r3]
   12f5c:	add	r3, r4, #2
   12f60:	cmp	r3, r9
   12f64:	ldr	r5, [sp, #52]	; 0x34
   12f68:	movcc	r2, #39	; 0x27
   12f6c:	strbcc	r2, [r8, r3]
   12f70:	add	r4, r4, #3
   12f74:	mov	fp, r6
   12f78:	str	r5, [sp, #68]	; 0x44
   12f7c:	str	r6, [sp, #48]	; 0x30
   12f80:	b	1321c <ftello64@plt+0x1f50>
   12f84:	cmp	r7, #94	; 0x5e
   12f88:	beq	12ef0 <ftello64@plt+0x1c24>
   12f8c:	bhi	12fe4 <ftello64@plt+0x1d18>
   12f90:	cmp	r7, #90	; 0x5a
   12f94:	bhi	12fcc <ftello64@plt+0x1d00>
   12f98:	cmp	r7, #65	; 0x41
   12f9c:	bcs	12fd8 <ftello64@plt+0x1d0c>
   12fa0:	cmp	r7, #62	; 0x3e
   12fa4:	bls	12ef0 <ftello64@plt+0x1c24>
   12fa8:	cmp	r7, #63	; 0x3f
   12fac:	bne	12e54 <ftello64@plt+0x1b88>
   12fb0:	cmp	sl, #2
   12fb4:	beq	13158 <ftello64@plt+0x1e8c>
   12fb8:	cmp	sl, #5
   12fbc:	beq	13168 <ftello64@plt+0x1e9c>
   12fc0:	mov	fp, #0
   12fc4:	mov	r5, fp
   12fc8:	b	1321c <ftello64@plt+0x1f50>
   12fcc:	cmp	r7, #92	; 0x5c
   12fd0:	beq	132f4 <ftello64@plt+0x2028>
   12fd4:	bls	12ef0 <ftello64@plt+0x1c24>
   12fd8:	ldr	r5, [sp, #52]	; 0x34
   12fdc:	mov	fp, #0
   12fe0:	b	1321c <ftello64@plt+0x1f50>
   12fe4:	cmp	r7, #122	; 0x7a
   12fe8:	bhi	13008 <ftello64@plt+0x1d3c>
   12fec:	cmp	r7, #97	; 0x61
   12ff0:	bcs	12fd8 <ftello64@plt+0x1d0c>
   12ff4:	cmp	r7, #95	; 0x5f
   12ff8:	beq	12fd8 <ftello64@plt+0x1d0c>
   12ffc:	cmp	r7, #96	; 0x60
   13000:	bne	12e54 <ftello64@plt+0x1b88>
   13004:	b	12ef0 <ftello64@plt+0x1c24>
   13008:	cmp	r7, #124	; 0x7c
   1300c:	beq	12ef0 <ftello64@plt+0x1c24>
   13010:	bcc	133a0 <ftello64@plt+0x20d4>
   13014:	cmp	r7, #125	; 0x7d
   13018:	beq	133a0 <ftello64@plt+0x20d4>
   1301c:	cmp	r7, #126	; 0x7e
   13020:	bne	12e54 <ftello64@plt+0x1b88>
   13024:	ldr	r3, [sp, #28]
   13028:	cmp	r3, #0
   1302c:	bne	13160 <ftello64@plt+0x1e94>
   13030:	ldr	r5, [sp, #52]	; 0x34
   13034:	cmp	sl, #2
   13038:	movne	fp, #0
   1303c:	andeq	fp, r6, #1
   13040:	cmp	fp, #0
   13044:	beq	1321c <ftello64@plt+0x1f50>
   13048:	b	12ed4 <ftello64@plt+0x1c08>
   1304c:	mov	r3, #98	; 0x62
   13050:	ldr	r2, [sp, #24]
   13054:	cmp	r2, #0
   13058:	beq	13160 <ftello64@plt+0x1e94>
   1305c:	mov	r7, r3
   13060:	mov	r5, #0
   13064:	b	13274 <ftello64@plt+0x1fa8>
   13068:	ldr	r3, [sp, #24]
   1306c:	cmp	r3, #0
   13070:	beq	1313c <ftello64@plt+0x1e70>
   13074:	cmp	r6, #0
   13078:	bne	12da4 <ftello64@plt+0x1ad8>
   1307c:	ldr	r3, [sp, #48]	; 0x30
   13080:	eor	r2, r3, #1
   13084:	cmp	sl, #2
   13088:	movne	r2, #0
   1308c:	andeq	r2, r2, #1
   13090:	cmp	r2, #0
   13094:	moveq	r3, r4
   13098:	beq	130d0 <ftello64@plt+0x1e04>
   1309c:	cmp	r9, r4
   130a0:	movhi	r3, #39	; 0x27
   130a4:	strbhi	r3, [r8, r4]
   130a8:	add	r3, r4, #1
   130ac:	cmp	r9, r3
   130b0:	movhi	r1, #36	; 0x24
   130b4:	strbhi	r1, [r8, r3]
   130b8:	add	r3, r4, #2
   130bc:	cmp	r9, r3
   130c0:	movhi	r1, #39	; 0x27
   130c4:	strbhi	r1, [r8, r3]
   130c8:	add	r3, r4, #3
   130cc:	str	r2, [sp, #48]	; 0x30
   130d0:	cmp	r9, r3
   130d4:	movhi	r2, #92	; 0x5c
   130d8:	strbhi	r2, [r8, r3]
   130dc:	cmp	fp, #0
   130e0:	add	r4, r3, #1
   130e4:	beq	13674 <ftello64@plt+0x23a8>
   130e8:	ldr	r2, [sp, #28]
   130ec:	ldr	r1, [sp, #36]	; 0x24
   130f0:	add	r2, r2, #1
   130f4:	cmp	r1, r2
   130f8:	bls	13134 <ftello64@plt+0x1e68>
   130fc:	ldr	r1, [sp, #44]	; 0x2c
   13100:	mov	r7, #48	; 0x30
   13104:	ldrb	r2, [r1, r2]
   13108:	sub	r2, r2, #48	; 0x30
   1310c:	cmp	r2, #9
   13110:	movhi	r5, r6
   13114:	bhi	1321c <ftello64@plt+0x1f50>
   13118:	cmp	r9, r4
   1311c:	add	r2, r3, #2
   13120:	strbhi	r7, [r8, r4]
   13124:	cmp	r9, r2
   13128:	add	r4, r3, #3
   1312c:	movhi	r1, #48	; 0x30
   13130:	strbhi	r1, [r8, r2]
   13134:	mov	r5, r6
   13138:	b	1367c <ftello64@plt+0x23b0>
   1313c:	ldr	r3, [sp, #148]	; 0x94
   13140:	tst	r3, #1
   13144:	ldreq	r5, [sp, #24]
   13148:	beq	13688 <ftello64@plt+0x23bc>
   1314c:	ldr	r3, [sp, #28]
   13150:	add	r3, r3, #1
   13154:	b	12af4 <ftello64@plt+0x1828>
   13158:	cmp	r6, #0
   1315c:	bne	12da8 <ftello64@plt+0x1adc>
   13160:	mov	r5, #0
   13164:	b	12fdc <ftello64@plt+0x1d10>
   13168:	ldr	r3, [sp, #148]	; 0x94
   1316c:	tst	r3, #4
   13170:	beq	13160 <ftello64@plt+0x1e94>
   13174:	ldr	r3, [sp, #28]
   13178:	add	r2, r3, #2
   1317c:	ldr	r3, [sp, #36]	; 0x24
   13180:	cmp	r3, r2
   13184:	bls	13160 <ftello64@plt+0x1e94>
   13188:	ldr	r3, [sp, #44]	; 0x2c
   1318c:	ldr	r1, [sp, #28]
   13190:	add	r3, r3, r1
   13194:	ldrb	r0, [r3, #1]
   13198:	cmp	r0, #63	; 0x3f
   1319c:	bne	13160 <ftello64@plt+0x1e94>
   131a0:	ldr	r3, [sp, #44]	; 0x2c
   131a4:	ldrb	r1, [r3, r2]
   131a8:	sub	r3, r1, #33	; 0x21
   131ac:	uxtb	r3, r3
   131b0:	cmp	r3, #29
   131b4:	bhi	13684 <ftello64@plt+0x23b8>
   131b8:	mov	ip, #1
   131bc:	ldr	r5, [pc, #1428]	; 13758 <ftello64@plt+0x248c>
   131c0:	ands	r5, r5, ip, lsl r3
   131c4:	beq	12fdc <ftello64@plt+0x1d10>
   131c8:	cmp	r6, #0
   131cc:	bne	12da8 <ftello64@plt+0x1adc>
   131d0:	add	r3, r4, #1
   131d4:	cmp	r9, r4
   131d8:	strbhi	r0, [r8, r4]
   131dc:	cmp	r9, r3
   131e0:	movhi	r0, #34	; 0x22
   131e4:	strbhi	r0, [r8, r3]
   131e8:	add	r3, r4, #2
   131ec:	cmp	r9, r3
   131f0:	movhi	r0, #34	; 0x22
   131f4:	strbhi	r0, [r8, r3]
   131f8:	add	r3, r4, #3
   131fc:	cmp	r9, r3
   13200:	add	r4, r4, #4
   13204:	mov	r5, r6
   13208:	mov	fp, r6
   1320c:	mov	r7, r1
   13210:	movhi	r0, #63	; 0x3f
   13214:	strbhi	r0, [r8, r3]
   13218:	str	r2, [sp, #28]
   1321c:	ldr	r3, [sp, #24]
   13220:	eor	r3, r3, #1
   13224:	cmp	sl, #2
   13228:	orreq	r3, r3, #1
   1322c:	eor	r3, r3, #1
   13230:	orr	r3, r6, r3
   13234:	tst	r3, #255	; 0xff
   13238:	beq	13268 <ftello64@plt+0x1f9c>
   1323c:	ldr	r3, [sp, #152]	; 0x98
   13240:	cmp	r3, #0
   13244:	beq	13268 <ftello64@plt+0x1f9c>
   13248:	lsr	r2, r7, #5
   1324c:	ldr	r1, [sp, #152]	; 0x98
   13250:	uxtb	r2, r2
   13254:	and	r3, r7, #31
   13258:	ldr	r2, [r1, r2, lsl #2]
   1325c:	lsr	r3, r2, r3
   13260:	tst	r3, #1
   13264:	bne	13274 <ftello64@plt+0x1fa8>
   13268:	ldr	r3, [sp, #64]	; 0x40
   1326c:	cmp	r3, #0
   13270:	beq	1330c <ftello64@plt+0x2040>
   13274:	cmp	r6, #0
   13278:	bne	12da8 <ftello64@plt+0x1adc>
   1327c:	ldr	r3, [sp, #48]	; 0x30
   13280:	eor	r3, r3, #1
   13284:	cmp	sl, #2
   13288:	movne	r3, #0
   1328c:	andeq	r3, r3, #1
   13290:	cmp	r3, #0
   13294:	beq	132cc <ftello64@plt+0x2000>
   13298:	cmp	r9, r4
   1329c:	movhi	r2, #39	; 0x27
   132a0:	strbhi	r2, [r8, r4]
   132a4:	add	r2, r4, #1
   132a8:	cmp	r9, r2
   132ac:	movhi	r1, #36	; 0x24
   132b0:	strbhi	r1, [r8, r2]
   132b4:	add	r2, r4, #2
   132b8:	cmp	r9, r2
   132bc:	add	r4, r4, #3
   132c0:	movhi	r1, #39	; 0x27
   132c4:	strbhi	r1, [r8, r2]
   132c8:	str	r3, [sp, #48]	; 0x30
   132cc:	cmp	r9, r4
   132d0:	movhi	r3, #92	; 0x5c
   132d4:	strbhi	r3, [r8, r4]
   132d8:	ldr	fp, [sp, #52]	; 0x34
   132dc:	add	r4, r4, #1
   132e0:	b	1330c <ftello64@plt+0x2040>
   132e4:	mov	r3, #116	; 0x74
   132e8:	b	12ec0 <ftello64@plt+0x1bf4>
   132ec:	mov	r3, #118	; 0x76
   132f0:	b	13050 <ftello64@plt+0x1d84>
   132f4:	cmp	sl, #2
   132f8:	bne	13368 <ftello64@plt+0x209c>
   132fc:	cmp	r6, #0
   13300:	bne	12da8 <ftello64@plt+0x1adc>
   13304:	mov	r5, r6
   13308:	mov	fp, r6
   1330c:	ldr	r3, [sp, #48]	; 0x30
   13310:	eor	fp, fp, #1
   13314:	and	fp, fp, r3
   13318:	tst	fp, #255	; 0xff
   1331c:	beq	13348 <ftello64@plt+0x207c>
   13320:	cmp	r9, r4
   13324:	movhi	r3, #39	; 0x27
   13328:	strbhi	r3, [r8, r4]
   1332c:	add	r3, r4, #1
   13330:	cmp	r9, r3
   13334:	movhi	r2, #39	; 0x27
   13338:	add	r4, r4, #2
   1333c:	strbhi	r2, [r8, r3]
   13340:	mov	r3, #0
   13344:	str	r3, [sp, #48]	; 0x30
   13348:	cmp	r9, r4
   1334c:	strbhi	r7, [r8, r4]
   13350:	ldr	r3, [sp, #72]	; 0x48
   13354:	cmp	r5, #0
   13358:	moveq	r3, #0
   1335c:	add	r4, r4, #1
   13360:	str	r3, [sp, #72]	; 0x48
   13364:	b	1314c <ftello64@plt+0x1e80>
   13368:	ldr	r3, [sp, #24]
   1336c:	and	r3, r3, r6
   13370:	tst	r5, r3
   13374:	moveq	r3, r7
   13378:	beq	12ec0 <ftello64@plt+0x1bf4>
   1337c:	mov	fp, #0
   13380:	mov	r5, fp
   13384:	b	1330c <ftello64@plt+0x2040>
   13388:	mov	r3, #110	; 0x6e
   1338c:	b	12ec0 <ftello64@plt+0x1bf4>
   13390:	mov	r3, #97	; 0x61
   13394:	b	13050 <ftello64@plt+0x1d84>
   13398:	mov	r3, #102	; 0x66
   1339c:	b	13050 <ftello64@plt+0x1d84>
   133a0:	ldr	r3, [sp, #36]	; 0x24
   133a4:	cmn	r3, #1
   133a8:	bne	133c8 <ftello64@plt+0x20fc>
   133ac:	ldr	r3, [sp, #44]	; 0x2c
   133b0:	ldrb	r3, [r3, #1]
   133b4:	adds	r3, r3, #0
   133b8:	movne	r3, #1
   133bc:	cmp	r3, #0
   133c0:	bne	13160 <ftello64@plt+0x1e94>
   133c4:	b	13024 <ftello64@plt+0x1d58>
   133c8:	ldr	r3, [sp, #36]	; 0x24
   133cc:	subs	r3, r3, #1
   133d0:	b	133b8 <ftello64@plt+0x20ec>
   133d4:	mov	r3, #0
   133d8:	str	r3, [sp, #96]	; 0x60
   133dc:	str	r3, [sp, #100]	; 0x64
   133e0:	ldr	r3, [sp, #36]	; 0x24
   133e4:	cmn	r3, #1
   133e8:	bne	133f8 <ftello64@plt+0x212c>
   133ec:	ldr	r0, [sp, #44]	; 0x2c
   133f0:	bl	11188 <strlen@plt>
   133f4:	str	r0, [sp, #36]	; 0x24
   133f8:	ldr	r5, [sp, #52]	; 0x34
   133fc:	mov	r3, #0
   13400:	str	r3, [sp, #56]	; 0x38
   13404:	ldr	r3, [sp, #28]
   13408:	ldr	r2, [sp, #56]	; 0x38
   1340c:	ldr	r1, [sp, #36]	; 0x24
   13410:	add	r2, r3, r2
   13414:	ldr	r3, [sp, #44]	; 0x2c
   13418:	add	r0, sp, #92	; 0x5c
   1341c:	add	fp, r3, r2
   13420:	sub	r2, r1, r2
   13424:	add	r3, sp, #96	; 0x60
   13428:	mov	r1, fp
   1342c:	bl	16c20 <ftello64@plt+0x5954>
   13430:	subs	r2, r0, #0
   13434:	beq	13474 <ftello64@plt+0x21a8>
   13438:	cmn	r2, #1
   1343c:	beq	1364c <ftello64@plt+0x2380>
   13440:	cmn	r2, #2
   13444:	bne	135bc <ftello64@plt+0x22f0>
   13448:	ldr	r2, [sp, #56]	; 0x38
   1344c:	ldr	r3, [sp, #28]
   13450:	add	r3, r3, r2
   13454:	ldr	r2, [sp, #36]	; 0x24
   13458:	cmp	r2, r3
   1345c:	bls	1364c <ftello64@plt+0x2380>
   13460:	ldr	r3, [sp, #80]	; 0x50
   13464:	ldr	r2, [sp, #56]	; 0x38
   13468:	ldrb	r5, [r3, r2]
   1346c:	cmp	r5, #0
   13470:	bne	135ac <ftello64@plt+0x22e0>
   13474:	ldr	r3, [sp, #56]	; 0x38
   13478:	cmp	r3, #1
   1347c:	bls	12e84 <ftello64@plt+0x1bb8>
   13480:	ldr	r2, [sp, #56]	; 0x38
   13484:	ldr	r3, [sp, #28]
   13488:	mov	fp, #0
   1348c:	add	r3, r3, r2
   13490:	ldr	r2, [sp, #24]
   13494:	str	r3, [sp, #52]	; 0x34
   13498:	eor	r3, r5, #1
   1349c:	and	r3, r3, r2
   134a0:	mov	ip, #92	; 0x5c
   134a4:	uxtb	r3, r3
   134a8:	mov	r2, #39	; 0x27
   134ac:	cmp	r3, #0
   134b0:	beq	13654 <ftello64@plt+0x2388>
   134b4:	cmp	r6, #0
   134b8:	bne	12da4 <ftello64@plt+0x1ad8>
   134bc:	ldr	r1, [sp, #48]	; 0x30
   134c0:	eor	r1, r1, #1
   134c4:	cmp	sl, #2
   134c8:	movne	r1, #0
   134cc:	andeq	r1, r1, #1
   134d0:	cmp	r1, #0
   134d4:	beq	13504 <ftello64@plt+0x2238>
   134d8:	add	r0, r4, #1
   134dc:	cmp	r9, r4
   134e0:	strbhi	r2, [r8, r4]
   134e4:	cmp	r9, r0
   134e8:	movhi	lr, #36	; 0x24
   134ec:	strbhi	lr, [r8, r0]
   134f0:	add	r0, r4, #2
   134f4:	add	r4, r4, #3
   134f8:	cmp	r9, r0
   134fc:	strbhi	r2, [r8, r0]
   13500:	str	r1, [sp, #48]	; 0x30
   13504:	add	r0, r4, #1
   13508:	cmp	r9, r4
   1350c:	strbhi	ip, [r8, r4]
   13510:	cmp	r9, r0
   13514:	lsrhi	r1, r7, #6
   13518:	addhi	r1, r1, #48	; 0x30
   1351c:	strbhi	r1, [r8, r0]
   13520:	add	r0, r4, #2
   13524:	cmp	r9, r0
   13528:	lsrhi	r1, r7, #3
   1352c:	and	r7, r7, #7
   13530:	andhi	r1, r1, #7
   13534:	add	r4, r4, #3
   13538:	add	r7, r7, #48	; 0x30
   1353c:	mov	fp, r3
   13540:	addhi	r1, r1, #48	; 0x30
   13544:	strbhi	r1, [r8, r0]
   13548:	ldr	r1, [sp, #28]
   1354c:	ldr	r0, [sp, #52]	; 0x34
   13550:	add	r1, r1, #1
   13554:	cmp	r0, r1
   13558:	bls	1330c <ftello64@plt+0x2040>
   1355c:	ldr	lr, [sp, #48]	; 0x30
   13560:	eor	r0, fp, #1
   13564:	and	r0, r0, lr
   13568:	tst	r0, #255	; 0xff
   1356c:	beq	13590 <ftello64@plt+0x22c4>
   13570:	add	r0, r4, #1
   13574:	cmp	r9, r4
   13578:	strbhi	r2, [r8, r4]
   1357c:	cmp	r9, r0
   13580:	add	r4, r4, #2
   13584:	strbhi	r2, [r8, r0]
   13588:	mov	r0, #0
   1358c:	str	r0, [sp, #48]	; 0x30
   13590:	ldr	r0, [sp, #44]	; 0x2c
   13594:	cmp	r9, r4
   13598:	strbhi	r7, [r8, r4]
   1359c:	str	r1, [sp, #28]
   135a0:	add	r4, r4, #1
   135a4:	ldrb	r7, [r0, r1]
   135a8:	b	134ac <ftello64@plt+0x21e0>
   135ac:	ldr	r3, [sp, #56]	; 0x38
   135b0:	add	r3, r3, #1
   135b4:	str	r3, [sp, #56]	; 0x38
   135b8:	b	13448 <ftello64@plt+0x217c>
   135bc:	cmp	sl, #2
   135c0:	movne	r3, #0
   135c4:	andeq	r3, r6, #1
   135c8:	cmp	r3, #0
   135cc:	movne	r1, #1
   135d0:	bne	1362c <ftello64@plt+0x2360>
   135d4:	ldr	r0, [sp, #92]	; 0x5c
   135d8:	str	r2, [sp, #84]	; 0x54
   135dc:	bl	110b0 <iswprint@plt>
   135e0:	ldr	r3, [sp, #56]	; 0x38
   135e4:	ldr	r2, [sp, #84]	; 0x54
   135e8:	add	r3, r3, r2
   135ec:	str	r3, [sp, #56]	; 0x38
   135f0:	cmp	r0, #0
   135f4:	add	r0, sp, #96	; 0x60
   135f8:	moveq	r5, #0
   135fc:	bl	1102c <mbsinit@plt>
   13600:	cmp	r0, #0
   13604:	beq	13404 <ftello64@plt+0x2138>
   13608:	b	13474 <ftello64@plt+0x21a8>
   1360c:	ldrb	r3, [fp, r1]
   13610:	cmp	r3, #94	; 0x5e
   13614:	beq	12ed4 <ftello64@plt+0x1c08>
   13618:	bhi	13638 <ftello64@plt+0x236c>
   1361c:	sub	r3, r3, #91	; 0x5b
   13620:	cmp	r3, #1
   13624:	bls	12ed4 <ftello64@plt+0x1c08>
   13628:	add	r1, r1, #1
   1362c:	cmp	r1, r2
   13630:	bne	1360c <ftello64@plt+0x2340>
   13634:	b	135d4 <ftello64@plt+0x2308>
   13638:	cmp	r3, #96	; 0x60
   1363c:	beq	12ed4 <ftello64@plt+0x1c08>
   13640:	cmp	r3, #124	; 0x7c
   13644:	bne	13628 <ftello64@plt+0x235c>
   13648:	b	12ed4 <ftello64@plt+0x1c08>
   1364c:	mov	r5, #0
   13650:	b	13474 <ftello64@plt+0x21a8>
   13654:	ldr	r1, [sp, #64]	; 0x40
   13658:	cmp	r1, #0
   1365c:	beq	13548 <ftello64@plt+0x227c>
   13660:	cmp	r9, r4
   13664:	strbhi	ip, [r8, r4]
   13668:	str	r3, [sp, #64]	; 0x40
   1366c:	add	r4, r4, #1
   13670:	b	13548 <ftello64@plt+0x227c>
   13674:	mov	r5, fp
   13678:	ldr	fp, [sp, #24]
   1367c:	mov	r7, #48	; 0x30
   13680:	b	1321c <ftello64@plt+0x1f50>
   13684:	mov	r5, #0
   13688:	mov	fp, r5
   1368c:	b	1321c <ftello64@plt+0x1f50>
   13690:	ldr	r3, [sp, #36]	; 0x24
   13694:	ldr	r2, [sp, #28]
   13698:	subs	r3, r3, r2
   1369c:	movne	r3, #1
   136a0:	b	12b18 <ftello64@plt+0x184c>
   136a4:	ldr	r3, [sp, #60]	; 0x3c
   136a8:	clz	r7, r9
   136ac:	cmp	r3, #0
   136b0:	lsr	r7, r7, #5
   136b4:	moveq	r7, #0
   136b8:	cmp	r7, #0
   136bc:	mov	r5, r3
   136c0:	bne	12a78 <ftello64@plt+0x17ac>
   136c4:	ldr	r3, [sp, #68]	; 0x44
   136c8:	ldr	r2, [sp, #40]	; 0x28
   136cc:	cmp	r2, #0
   136d0:	moveq	r3, #0
   136d4:	andne	r3, r3, #1
   136d8:	cmp	r3, #0
   136dc:	movne	r3, r2
   136e0:	subne	r2, r3, #1
   136e4:	bne	13714 <ftello64@plt+0x2448>
   136e8:	cmp	r9, r4
   136ec:	movhi	r3, #0
   136f0:	strbhi	r3, [r8, r4]
   136f4:	mov	r0, r4
   136f8:	add	sp, sp, #108	; 0x6c
   136fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13700:	mov	r3, r2
   13704:	b	136c8 <ftello64@plt+0x23fc>
   13708:	cmp	r9, r4
   1370c:	strbhi	r3, [r8, r4]
   13710:	add	r4, r4, #1
   13714:	ldrb	r3, [r2, #1]!
   13718:	cmp	r3, #0
   1371c:	bne	13708 <ftello64@plt+0x243c>
   13720:	b	136e8 <ftello64@plt+0x241c>
   13724:	ldr	r3, [pc, #32]	; 1374c <ftello64@plt+0x2480>
   13728:	mov	r6, #1
   1372c:	str	r6, [sp, #24]
   13730:	str	r6, [sp, #32]
   13734:	str	r3, [sp, #40]	; 0x28
   13738:	mov	r4, #0
   1373c:	mov	sl, #5
   13740:	b	12ae8 <ftello64@plt+0x181c>
   13744:	mov	r6, #1
   13748:	b	12cdc <ftello64@plt+0x1a10>
   1374c:	muleq	r1, fp, sp
   13750:	muleq	r1, pc, sp	; <UNPREDICTABLE>
   13754:	muleq	r1, sp, sp
   13758:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   1375c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13760:	sub	sp, sp, #52	; 0x34
   13764:	mov	r6, r0
   13768:	mov	r5, r3
   1376c:	mov	r8, r1
   13770:	mov	r9, r2
   13774:	bl	111a0 <__errno_location@plt>
   13778:	ldr	r7, [pc, #380]	; 138fc <ftello64@plt+0x2630>
   1377c:	cmn	r6, #-2147483647	; 0x80000001
   13780:	ldr	r4, [r7]
   13784:	ldr	r3, [r0]
   13788:	str	r0, [sp, #24]
   1378c:	str	r3, [sp, #32]
   13790:	movne	r3, #0
   13794:	moveq	r3, #1
   13798:	orrs	r3, r3, r6, lsr #31
   1379c:	beq	137a4 <ftello64@plt+0x24d8>
   137a0:	bl	1129c <abort@plt>
   137a4:	ldr	r2, [r7, #4]
   137a8:	cmp	r6, r2
   137ac:	blt	1381c <ftello64@plt+0x2550>
   137b0:	add	r1, sp, #48	; 0x30
   137b4:	add	sl, r7, #8
   137b8:	str	r2, [r1, #-4]!
   137bc:	cmp	r4, sl
   137c0:	mov	r3, #8
   137c4:	sub	r2, r6, r2
   137c8:	movne	r0, r4
   137cc:	str	r3, [sp]
   137d0:	add	r2, r2, #1
   137d4:	mvn	r3, #-2147483648	; 0x80000000
   137d8:	moveq	r0, #0
   137dc:	bl	1538c <ftello64@plt+0x40c0>
   137e0:	cmp	r4, sl
   137e4:	ldr	r2, [sp, #44]	; 0x2c
   137e8:	mov	fp, r0
   137ec:	str	r0, [r7]
   137f0:	ldmeq	r4, {r0, r1}
   137f4:	mov	r4, fp
   137f8:	stmeq	fp, {r0, r1}
   137fc:	ldr	r0, [r7, #4]
   13800:	mov	r1, #0
   13804:	sub	r2, r2, r0
   13808:	add	r0, fp, r0, lsl #3
   1380c:	lsl	r2, r2, #3
   13810:	bl	111c4 <memset@plt>
   13814:	ldr	r3, [sp, #44]	; 0x2c
   13818:	str	r3, [r7, #4]
   1381c:	ldr	r3, [r5, #4]
   13820:	add	sl, r4, r6, lsl #3
   13824:	orr	r3, r3, #1
   13828:	str	r3, [sp, #28]
   1382c:	add	r3, r5, #8
   13830:	str	r3, [sp, #36]	; 0x24
   13834:	ldr	r3, [r5, #44]	; 0x2c
   13838:	ldr	fp, [r4, r6, lsl #3]
   1383c:	ldr	r7, [sl, #4]
   13840:	str	r3, [sp, #16]
   13844:	ldr	r3, [r5, #40]	; 0x28
   13848:	mov	r2, r8
   1384c:	str	r3, [sp, #12]
   13850:	add	r3, r5, #8
   13854:	str	r3, [sp, #8]
   13858:	ldr	r3, [sp, #28]
   1385c:	mov	r1, fp
   13860:	str	r3, [sp, #4]
   13864:	ldr	r3, [r5]
   13868:	mov	r0, r7
   1386c:	str	r3, [sp]
   13870:	mov	r3, r9
   13874:	bl	12a28 <ftello64@plt+0x175c>
   13878:	cmp	fp, r0
   1387c:	bhi	138e4 <ftello64@plt+0x2618>
   13880:	ldr	r3, [pc, #120]	; 13900 <ftello64@plt+0x2634>
   13884:	add	fp, r0, #1
   13888:	cmp	r7, r3
   1388c:	str	fp, [r4, r6, lsl #3]
   13890:	beq	1389c <ftello64@plt+0x25d0>
   13894:	mov	r0, r7
   13898:	bl	15e10 <ftello64@plt+0x4b44>
   1389c:	mov	r0, fp
   138a0:	bl	15244 <ftello64@plt+0x3f78>
   138a4:	ldr	r3, [r5, #44]	; 0x2c
   138a8:	mov	r2, r8
   138ac:	mov	r1, fp
   138b0:	str	r0, [sl, #4]
   138b4:	str	r3, [sp, #16]
   138b8:	ldr	r3, [r5, #40]	; 0x28
   138bc:	mov	r7, r0
   138c0:	str	r3, [sp, #12]
   138c4:	add	r3, r5, #8
   138c8:	str	r3, [sp, #8]
   138cc:	ldr	r3, [sp, #28]
   138d0:	str	r3, [sp, #4]
   138d4:	ldr	r3, [r5]
   138d8:	str	r3, [sp]
   138dc:	mov	r3, r9
   138e0:	bl	12a28 <ftello64@plt+0x175c>
   138e4:	ldr	r3, [sp, #24]
   138e8:	ldr	r2, [sp, #32]
   138ec:	mov	r0, r7
   138f0:	str	r2, [r3]
   138f4:	add	sp, sp, #52	; 0x34
   138f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   138fc:	andeq	r9, r2, r0, lsr r1
   13900:	andeq	r9, r2, r4, lsr #3
   13904:	push	{r4, r5, r6, lr}
   13908:	mov	r5, r0
   1390c:	bl	111a0 <__errno_location@plt>
   13910:	cmp	r5, #0
   13914:	mov	r1, #48	; 0x30
   13918:	ldr	r6, [r0]
   1391c:	mov	r4, r0
   13920:	ldr	r0, [pc, #12]	; 13934 <ftello64@plt+0x2668>
   13924:	movne	r0, r5
   13928:	bl	15620 <ftello64@plt+0x4354>
   1392c:	str	r6, [r4]
   13930:	pop	{r4, r5, r6, pc}
   13934:	andeq	r9, r2, r4, lsr #5
   13938:	ldr	r3, [pc, #12]	; 1394c <ftello64@plt+0x2680>
   1393c:	cmp	r0, #0
   13940:	moveq	r0, r3
   13944:	ldr	r0, [r0]
   13948:	bx	lr
   1394c:	andeq	r9, r2, r4, lsr #5
   13950:	ldr	r3, [pc, #12]	; 13964 <ftello64@plt+0x2698>
   13954:	cmp	r0, #0
   13958:	moveq	r0, r3
   1395c:	str	r1, [r0]
   13960:	bx	lr
   13964:	andeq	r9, r2, r4, lsr #5
   13968:	ldr	r3, [pc, #52]	; 139a4 <ftello64@plt+0x26d8>
   1396c:	cmp	r0, #0
   13970:	moveq	r0, r3
   13974:	add	r3, r0, #8
   13978:	push	{lr}		; (str lr, [sp, #-4]!)
   1397c:	lsr	lr, r1, #5
   13980:	and	r1, r1, #31
   13984:	ldr	ip, [r3, lr, lsl #2]
   13988:	lsr	r0, ip, r1
   1398c:	eor	r2, r2, r0
   13990:	and	r2, r2, #1
   13994:	and	r0, r0, #1
   13998:	eor	r1, ip, r2, lsl r1
   1399c:	str	r1, [r3, lr, lsl #2]
   139a0:	pop	{pc}		; (ldr pc, [sp], #4)
   139a4:	andeq	r9, r2, r4, lsr #5
   139a8:	ldr	r3, [pc, #16]	; 139c0 <ftello64@plt+0x26f4>
   139ac:	cmp	r0, #0
   139b0:	movne	r3, r0
   139b4:	ldr	r0, [r3, #4]
   139b8:	str	r1, [r3, #4]
   139bc:	bx	lr
   139c0:	andeq	r9, r2, r4, lsr #5
   139c4:	ldr	r3, [pc, #44]	; 139f8 <ftello64@plt+0x272c>
   139c8:	cmp	r0, #0
   139cc:	moveq	r0, r3
   139d0:	mov	r3, #10
   139d4:	cmp	r2, #0
   139d8:	cmpne	r1, #0
   139dc:	str	r3, [r0]
   139e0:	bne	139ec <ftello64@plt+0x2720>
   139e4:	push	{r4, lr}
   139e8:	bl	1129c <abort@plt>
   139ec:	str	r1, [r0, #40]	; 0x28
   139f0:	str	r2, [r0, #44]	; 0x2c
   139f4:	bx	lr
   139f8:	andeq	r9, r2, r4, lsr #5
   139fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13a00:	sub	sp, sp, #24
   13a04:	mov	sl, r3
   13a08:	ldr	r4, [sp, #56]	; 0x38
   13a0c:	ldr	r3, [pc, #100]	; 13a78 <ftello64@plt+0x27ac>
   13a10:	cmp	r4, #0
   13a14:	moveq	r4, r3
   13a18:	mov	r7, r0
   13a1c:	mov	r8, r1
   13a20:	mov	r9, r2
   13a24:	bl	111a0 <__errno_location@plt>
   13a28:	ldr	r3, [r4, #44]	; 0x2c
   13a2c:	mov	r2, r9
   13a30:	mov	r1, r8
   13a34:	ldr	r6, [r0]
   13a38:	str	r3, [sp, #16]
   13a3c:	ldr	r3, [r4, #40]	; 0x28
   13a40:	mov	r5, r0
   13a44:	str	r3, [sp, #12]
   13a48:	add	r3, r4, #8
   13a4c:	str	r3, [sp, #8]
   13a50:	ldr	r3, [r4, #4]
   13a54:	mov	r0, r7
   13a58:	str	r3, [sp, #4]
   13a5c:	ldr	r3, [r4]
   13a60:	str	r3, [sp]
   13a64:	mov	r3, sl
   13a68:	bl	12a28 <ftello64@plt+0x175c>
   13a6c:	str	r6, [r5]
   13a70:	add	sp, sp, #24
   13a74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13a78:	andeq	r9, r2, r4, lsr #5
   13a7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a80:	cmp	r3, #0
   13a84:	sub	sp, sp, #44	; 0x2c
   13a88:	ldr	r4, [pc, #188]	; 13b4c <ftello64@plt+0x2880>
   13a8c:	mov	r6, r2
   13a90:	movne	r4, r3
   13a94:	mov	sl, r1
   13a98:	mov	r9, r0
   13a9c:	bl	111a0 <__errno_location@plt>
   13aa0:	ldr	r5, [r4, #4]
   13aa4:	add	fp, r4, #8
   13aa8:	cmp	r6, #0
   13aac:	orreq	r5, r5, #1
   13ab0:	mov	r1, #0
   13ab4:	mov	r2, r9
   13ab8:	ldr	r3, [r0]
   13abc:	mov	r8, r0
   13ac0:	str	r3, [sp, #28]
   13ac4:	ldr	r3, [r4, #44]	; 0x2c
   13ac8:	mov	r0, r1
   13acc:	str	r3, [sp, #16]
   13ad0:	ldr	r3, [r4, #40]	; 0x28
   13ad4:	stmib	sp, {r5, fp}
   13ad8:	str	r3, [sp, #12]
   13adc:	ldr	r3, [r4]
   13ae0:	str	r3, [sp]
   13ae4:	mov	r3, sl
   13ae8:	bl	12a28 <ftello64@plt+0x175c>
   13aec:	add	r1, r0, #1
   13af0:	mov	r7, r0
   13af4:	mov	r0, r1
   13af8:	str	r1, [sp, #36]	; 0x24
   13afc:	bl	15244 <ftello64@plt+0x3f78>
   13b00:	ldr	r3, [r4, #44]	; 0x2c
   13b04:	mov	r2, r9
   13b08:	str	r3, [sp, #16]
   13b0c:	ldr	r3, [r4, #40]	; 0x28
   13b10:	stmib	sp, {r5, fp}
   13b14:	str	r3, [sp, #12]
   13b18:	ldr	r3, [r4]
   13b1c:	ldr	r1, [sp, #36]	; 0x24
   13b20:	str	r3, [sp]
   13b24:	mov	r3, sl
   13b28:	str	r0, [sp, #32]
   13b2c:	bl	12a28 <ftello64@plt+0x175c>
   13b30:	ldr	r3, [sp, #28]
   13b34:	cmp	r6, #0
   13b38:	str	r3, [r8]
   13b3c:	ldr	r0, [sp, #32]
   13b40:	strne	r7, [r6]
   13b44:	add	sp, sp, #44	; 0x2c
   13b48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b4c:	andeq	r9, r2, r4, lsr #5
   13b50:	mov	r3, r2
   13b54:	mov	r2, #0
   13b58:	b	13a7c <ftello64@plt+0x27b0>
   13b5c:	push	{r4, r5, r6, r7, r8, lr}
   13b60:	mov	r6, #1
   13b64:	ldr	r4, [pc, #104]	; 13bd4 <ftello64@plt+0x2908>
   13b68:	ldr	r5, [r4]
   13b6c:	add	r7, r5, #12
   13b70:	ldr	r3, [r4, #4]
   13b74:	add	r7, r7, #8
   13b78:	cmp	r6, r3
   13b7c:	blt	13bc4 <ftello64@plt+0x28f8>
   13b80:	ldr	r0, [r5, #4]
   13b84:	ldr	r6, [pc, #76]	; 13bd8 <ftello64@plt+0x290c>
   13b88:	cmp	r0, r6
   13b8c:	beq	13ba0 <ftello64@plt+0x28d4>
   13b90:	bl	15e10 <ftello64@plt+0x4b44>
   13b94:	mov	r3, #256	; 0x100
   13b98:	str	r3, [r4, #8]
   13b9c:	str	r6, [r4, #12]
   13ba0:	ldr	r6, [pc, #52]	; 13bdc <ftello64@plt+0x2910>
   13ba4:	cmp	r5, r6
   13ba8:	beq	13bb8 <ftello64@plt+0x28ec>
   13bac:	mov	r0, r5
   13bb0:	bl	15e10 <ftello64@plt+0x4b44>
   13bb4:	str	r6, [r4]
   13bb8:	mov	r3, #1
   13bbc:	str	r3, [r4, #4]
   13bc0:	pop	{r4, r5, r6, r7, r8, pc}
   13bc4:	ldr	r0, [r7, #-8]
   13bc8:	bl	15e10 <ftello64@plt+0x4b44>
   13bcc:	add	r6, r6, #1
   13bd0:	b	13b70 <ftello64@plt+0x28a4>
   13bd4:	andeq	r9, r2, r0, lsr r1
   13bd8:	andeq	r9, r2, r4, lsr #3
   13bdc:	andeq	r9, r2, r8, lsr r1
   13be0:	ldr	r3, [pc, #4]	; 13bec <ftello64@plt+0x2920>
   13be4:	mvn	r2, #0
   13be8:	b	1375c <ftello64@plt+0x2490>
   13bec:	andeq	r9, r2, r4, lsr #5
   13bf0:	ldr	r3, [pc]	; 13bf8 <ftello64@plt+0x292c>
   13bf4:	b	1375c <ftello64@plt+0x2490>
   13bf8:	andeq	r9, r2, r4, lsr #5
   13bfc:	mov	r1, r0
   13c00:	mov	r0, #0
   13c04:	b	13be0 <ftello64@plt+0x2914>
   13c08:	mov	r2, r1
   13c0c:	mov	r1, r0
   13c10:	mov	r0, #0
   13c14:	b	13bf0 <ftello64@plt+0x2924>
   13c18:	push	{r4, r5, lr}
   13c1c:	sub	sp, sp, #52	; 0x34
   13c20:	mov	r5, r2
   13c24:	mov	r4, r0
   13c28:	mov	r0, sp
   13c2c:	bl	128e4 <ftello64@plt+0x1618>
   13c30:	mov	r3, sp
   13c34:	mvn	r2, #0
   13c38:	mov	r1, r5
   13c3c:	mov	r0, r4
   13c40:	bl	1375c <ftello64@plt+0x2490>
   13c44:	add	sp, sp, #52	; 0x34
   13c48:	pop	{r4, r5, pc}
   13c4c:	push	{r4, r5, r6, lr}
   13c50:	sub	sp, sp, #48	; 0x30
   13c54:	mov	r5, r2
   13c58:	mov	r6, r3
   13c5c:	mov	r4, r0
   13c60:	mov	r0, sp
   13c64:	bl	128e4 <ftello64@plt+0x1618>
   13c68:	mov	r3, sp
   13c6c:	mov	r2, r6
   13c70:	mov	r1, r5
   13c74:	mov	r0, r4
   13c78:	bl	1375c <ftello64@plt+0x2490>
   13c7c:	add	sp, sp, #48	; 0x30
   13c80:	pop	{r4, r5, r6, pc}
   13c84:	mov	r2, r1
   13c88:	mov	r1, r0
   13c8c:	mov	r0, #0
   13c90:	b	13c18 <ftello64@plt+0x294c>
   13c94:	mov	r3, r2
   13c98:	mov	r2, r1
   13c9c:	mov	r1, r0
   13ca0:	mov	r0, #0
   13ca4:	b	13c4c <ftello64@plt+0x2980>
   13ca8:	push	{r4, r5, r6, lr}
   13cac:	mov	r4, r0
   13cb0:	ldr	lr, [pc, #80]	; 13d08 <ftello64@plt+0x2a3c>
   13cb4:	mov	r5, r1
   13cb8:	mov	r6, r2
   13cbc:	ldm	lr!, {r0, r1, r2, r3}
   13cc0:	sub	sp, sp, #48	; 0x30
   13cc4:	mov	ip, sp
   13cc8:	stmia	ip!, {r0, r1, r2, r3}
   13ccc:	ldm	lr!, {r0, r1, r2, r3}
   13cd0:	stmia	ip!, {r0, r1, r2, r3}
   13cd4:	ldm	lr, {r0, r1, r2, r3}
   13cd8:	stm	ip, {r0, r1, r2, r3}
   13cdc:	mov	r1, r6
   13ce0:	mov	r2, #1
   13ce4:	mov	r0, sp
   13ce8:	bl	13968 <ftello64@plt+0x269c>
   13cec:	mov	r3, sp
   13cf0:	mov	r2, r5
   13cf4:	mov	r1, r4
   13cf8:	mov	r0, #0
   13cfc:	bl	1375c <ftello64@plt+0x2490>
   13d00:	add	sp, sp, #48	; 0x30
   13d04:	pop	{r4, r5, r6, pc}
   13d08:	andeq	r9, r2, r4, lsr #5
   13d0c:	mov	r2, r1
   13d10:	mvn	r1, #0
   13d14:	b	13ca8 <ftello64@plt+0x29dc>
   13d18:	mov	r1, #58	; 0x3a
   13d1c:	b	13d0c <ftello64@plt+0x2a40>
   13d20:	mov	r2, #58	; 0x3a
   13d24:	b	13ca8 <ftello64@plt+0x29dc>
   13d28:	push	{r4, r5, lr}
   13d2c:	sub	sp, sp, #100	; 0x64
   13d30:	mov	r4, r0
   13d34:	mov	r0, sp
   13d38:	mov	r5, r2
   13d3c:	bl	128e4 <ftello64@plt+0x1618>
   13d40:	mov	ip, sp
   13d44:	add	lr, sp, #48	; 0x30
   13d48:	ldm	ip!, {r0, r1, r2, r3}
   13d4c:	stmia	lr!, {r0, r1, r2, r3}
   13d50:	ldm	ip!, {r0, r1, r2, r3}
   13d54:	stmia	lr!, {r0, r1, r2, r3}
   13d58:	ldm	ip, {r0, r1, r2, r3}
   13d5c:	stm	lr, {r0, r1, r2, r3}
   13d60:	mov	r2, #1
   13d64:	mov	r1, #58	; 0x3a
   13d68:	add	r0, sp, #48	; 0x30
   13d6c:	bl	13968 <ftello64@plt+0x269c>
   13d70:	add	r3, sp, #48	; 0x30
   13d74:	mvn	r2, #0
   13d78:	mov	r1, r5
   13d7c:	mov	r0, r4
   13d80:	bl	1375c <ftello64@plt+0x2490>
   13d84:	add	sp, sp, #100	; 0x64
   13d88:	pop	{r4, r5, pc}
   13d8c:	push	{r4, r5, r6, r7, lr}
   13d90:	mov	r4, r0
   13d94:	ldr	lr, [pc, #84]	; 13df0 <ftello64@plt+0x2b24>
   13d98:	mov	r6, r1
   13d9c:	mov	r7, r2
   13da0:	mov	r5, r3
   13da4:	ldm	lr!, {r0, r1, r2, r3}
   13da8:	sub	sp, sp, #52	; 0x34
   13dac:	mov	ip, sp
   13db0:	stmia	ip!, {r0, r1, r2, r3}
   13db4:	ldm	lr!, {r0, r1, r2, r3}
   13db8:	stmia	ip!, {r0, r1, r2, r3}
   13dbc:	ldm	lr, {r0, r1, r2, r3}
   13dc0:	stm	ip, {r0, r1, r2, r3}
   13dc4:	mov	r2, r7
   13dc8:	mov	r1, r6
   13dcc:	mov	r0, sp
   13dd0:	bl	139c4 <ftello64@plt+0x26f8>
   13dd4:	mov	r3, sp
   13dd8:	ldr	r2, [sp, #72]	; 0x48
   13ddc:	mov	r1, r5
   13de0:	mov	r0, r4
   13de4:	bl	1375c <ftello64@plt+0x2490>
   13de8:	add	sp, sp, #52	; 0x34
   13dec:	pop	{r4, r5, r6, r7, pc}
   13df0:	andeq	r9, r2, r4, lsr #5
   13df4:	mvn	ip, #0
   13df8:	push	{r0, r1, r2, lr}
   13dfc:	str	ip, [sp]
   13e00:	bl	13d8c <ftello64@plt+0x2ac0>
   13e04:	add	sp, sp, #12
   13e08:	pop	{pc}		; (ldr pc, [sp], #4)
   13e0c:	mov	r3, r2
   13e10:	mov	r2, r1
   13e14:	mov	r1, r0
   13e18:	mov	r0, #0
   13e1c:	b	13df4 <ftello64@plt+0x2b28>
   13e20:	push	{r0, r1, r2, lr}
   13e24:	str	r3, [sp]
   13e28:	mov	r3, r2
   13e2c:	mov	r2, r1
   13e30:	mov	r1, r0
   13e34:	mov	r0, #0
   13e38:	bl	13d8c <ftello64@plt+0x2ac0>
   13e3c:	add	sp, sp, #12
   13e40:	pop	{pc}		; (ldr pc, [sp], #4)
   13e44:	ldr	r3, [pc]	; 13e4c <ftello64@plt+0x2b80>
   13e48:	b	1375c <ftello64@plt+0x2490>
   13e4c:	andeq	r9, r2, r0, asr #2
   13e50:	mov	r2, r1
   13e54:	mov	r1, r0
   13e58:	mov	r0, #0
   13e5c:	b	13e44 <ftello64@plt+0x2b78>
   13e60:	mvn	r2, #0
   13e64:	b	13e44 <ftello64@plt+0x2b78>
   13e68:	mov	r1, r0
   13e6c:	mov	r0, #0
   13e70:	b	13e60 <ftello64@plt+0x2b94>
   13e74:	push	{r4, r5, r6, lr}
   13e78:	mov	r4, r0
   13e7c:	mov	r0, #24
   13e80:	bl	1521c <ftello64@plt+0x3f50>
   13e84:	mov	r5, #0
   13e88:	str	r4, [r0]
   13e8c:	mov	r4, #0
   13e90:	strd	r4, [r0, #16]
   13e94:	strd	r4, [r0, #8]
   13e98:	pop	{r4, r5, r6, pc}
   13e9c:	push	{r4, lr}
   13ea0:	bl	143d8 <ftello64@plt+0x310c>
   13ea4:	cmp	r0, #0
   13ea8:	popeq	{r4, pc}
   13eac:	pop	{r4, lr}
   13eb0:	b	13e74 <ftello64@plt+0x2ba8>
   13eb4:	ldr	r0, [r0]
   13eb8:	bx	lr
   13ebc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ec0:	mov	fp, r3
   13ec4:	sub	sp, sp, #68	; 0x44
   13ec8:	ldr	r3, [r0]
   13ecc:	mov	sl, r2
   13ed0:	ldrd	r4, [r0, #8]
   13ed4:	adds	r2, r2, #1
   13ed8:	ldrd	r8, [r0, #16]
   13edc:	str	r3, [sp, #52]	; 0x34
   13ee0:	mov	r6, r0
   13ee4:	adc	r3, fp, #0
   13ee8:	strd	r2, [sp]
   13eec:	cmp	r9, fp
   13ef0:	cmpeq	r8, sl
   13ef4:	bcs	13fa0 <ftello64@plt+0x2cd4>
   13ef8:	mov	r0, r8
   13efc:	mov	r1, r9
   13f00:	mov	r2, #0
   13f04:	lsl	r3, r1, #8
   13f08:	orr	r3, r3, r0, lsr #24
   13f0c:	str	r3, [sp, #28]
   13f10:	lsl	r3, r0, #8
   13f14:	str	r3, [sp, #24]
   13f18:	ldrd	r0, [sp, #24]
   13f1c:	add	r2, r2, #1
   13f20:	adds	r0, r0, #255	; 0xff
   13f24:	adc	r1, r1, #0
   13f28:	cmp	fp, r1
   13f2c:	cmpeq	sl, r0
   13f30:	bhi	13f04 <ftello64@plt+0x2c38>
   13f34:	add	r1, sp, #56	; 0x38
   13f38:	ldr	r0, [sp, #52]	; 0x34
   13f3c:	bl	144f4 <ftello64@plt+0x3228>
   13f40:	add	r3, sp, #56	; 0x38
   13f44:	lsl	r2, r5, #8
   13f48:	orr	r2, r2, r4, lsr #24
   13f4c:	str	r2, [sp, #12]
   13f50:	lsl	r2, r4, #8
   13f54:	str	r2, [sp, #8]
   13f58:	lsl	r2, r9, #8
   13f5c:	orr	r2, r2, r8, lsr #24
   13f60:	str	r2, [sp, #20]
   13f64:	lsl	r2, r8, #8
   13f68:	ldrb	r4, [r3], #1
   13f6c:	ldrd	r0, [sp, #8]
   13f70:	str	r2, [sp, #16]
   13f74:	ldrd	r8, [sp, #16]
   13f78:	adds	r0, r0, r4
   13f7c:	mov	r5, #0
   13f80:	adc	r1, r1, r5
   13f84:	adds	r8, r8, #255	; 0xff
   13f88:	adc	r9, r9, #0
   13f8c:	cmp	fp, r9
   13f90:	cmpeq	sl, r8
   13f94:	mov	r4, r0
   13f98:	mov	r5, r1
   13f9c:	bhi	13f44 <ftello64@plt+0x2c78>
   13fa0:	cmp	r9, fp
   13fa4:	cmpeq	r8, sl
   13fa8:	bne	13fcc <ftello64@plt+0x2d00>
   13fac:	mov	r2, #0
   13fb0:	mov	r3, #0
   13fb4:	strd	r2, [r6, #16]
   13fb8:	strd	r2, [r6, #8]
   13fbc:	mov	r0, r4
   13fc0:	mov	r1, r5
   13fc4:	add	sp, sp, #68	; 0x44
   13fc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fcc:	subs	r2, r8, sl
   13fd0:	sbc	r3, r9, fp
   13fd4:	strd	r2, [sp, #32]
   13fd8:	ldrd	r0, [sp, #32]
   13fdc:	ldrd	r2, [sp]
   13fe0:	bl	173b8 <ftello64@plt+0x60ec>
   13fe4:	mov	r0, r4
   13fe8:	mov	r1, r5
   13fec:	strd	r2, [sp, #40]	; 0x28
   13ff0:	ldrd	r2, [sp]
   13ff4:	bl	173b8 <ftello64@plt+0x60ec>
   13ff8:	str	r2, [sp, #48]	; 0x30
   13ffc:	mov	r7, r3
   14000:	ldrd	r2, [sp, #40]	; 0x28
   14004:	subs	r2, r8, r2
   14008:	sbc	r3, r9, r3
   1400c:	cmp	r5, r3
   14010:	cmpeq	r4, r2
   14014:	bhi	14048 <ftello64@plt+0x2d7c>
   14018:	ldrd	r2, [sp]
   1401c:	mov	r0, r4
   14020:	mov	r1, r5
   14024:	bl	173b8 <ftello64@plt+0x60ec>
   14028:	ldrd	r2, [sp]
   1402c:	mov	r5, r7
   14030:	strd	r0, [r6, #8]
   14034:	ldrd	r0, [sp, #32]
   14038:	bl	173b8 <ftello64@plt+0x60ec>
   1403c:	ldr	r4, [sp, #48]	; 0x30
   14040:	strd	r0, [r6, #16]
   14044:	b	13fbc <ftello64@plt+0x2cf0>
   14048:	ldrd	r8, [sp, #40]	; 0x28
   1404c:	ldr	r4, [sp, #48]	; 0x30
   14050:	mov	r5, r7
   14054:	subs	r8, r8, #1
   14058:	sbc	r9, r9, #0
   1405c:	b	13eec <ftello64@plt+0x2c20>
   14060:	push	{r4, lr}
   14064:	mvn	r2, #0
   14068:	mov	r4, r0
   1406c:	mov	r1, #24
   14070:	bl	11230 <__explicit_bzero_chk@plt>
   14074:	mov	r0, r4
   14078:	pop	{r4, lr}
   1407c:	b	15e10 <ftello64@plt+0x4b44>
   14080:	push	{r4, r5, r6, r7, r8, lr}
   14084:	mov	r5, r0
   14088:	ldr	r0, [r0]
   1408c:	bl	1460c <ftello64@plt+0x3340>
   14090:	mov	r6, r0
   14094:	bl	111a0 <__errno_location@plt>
   14098:	ldr	r7, [r0]
   1409c:	mov	r4, r0
   140a0:	mov	r0, r5
   140a4:	bl	14060 <ftello64@plt+0x2d94>
   140a8:	str	r7, [r4]
   140ac:	mov	r0, r6
   140b0:	pop	{r4, r5, r6, r7, r8, pc}
   140b4:	push	{r4, lr}
   140b8:	ldr	r0, [r0]
   140bc:	bl	17158 <ftello64@plt+0x5e8c>
   140c0:	mov	r0, r1
   140c4:	pop	{r4, pc}
   140c8:	ldr	r0, [r0]
   140cc:	ldr	r3, [r1]
   140d0:	sub	r0, r0, r3
   140d4:	clz	r0, r0
   140d8:	lsr	r0, r0, #5
   140dc:	bx	lr
   140e0:	subs	r2, r1, #0
   140e4:	mvneq	r2, #0
   140e8:	clzne	r2, r2
   140ec:	rsbne	r2, r2, #31
   140f0:	add	r2, r2, #1
   140f4:	push	{r4, r5, lr}
   140f8:	asr	r5, r2, #31
   140fc:	mov	r4, r2
   14100:	umull	r2, r3, r2, r0
   14104:	mla	r3, r0, r5, r3
   14108:	adds	r2, r2, #7
   1410c:	adc	r3, r3, #0
   14110:	lsr	r0, r2, #3
   14114:	orr	r0, r0, r3, lsl #29
   14118:	pop	{r4, r5, pc}
   1411c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14120:	subs	r4, r1, #0
   14124:	sub	sp, sp, #36	; 0x24
   14128:	beq	14164 <ftello64@plt+0x2e98>
   1412c:	cmp	r4, #1
   14130:	mov	sl, r4
   14134:	mov	r6, r2
   14138:	str	r0, [sp, #8]
   1413c:	bne	14170 <ftello64@plt+0x2ea4>
   14140:	mov	r0, #4
   14144:	bl	1521c <ftello64@plt+0x3f50>
   14148:	subs	r2, r6, #1
   1414c:	mov	r3, #0
   14150:	sbc	r3, r3, #0
   14154:	mov	r4, r0
   14158:	ldr	r0, [sp, #8]
   1415c:	bl	13ebc <ftello64@plt+0x2bf0>
   14160:	str	r0, [r4]
   14164:	mov	r0, r4
   14168:	add	sp, sp, #36	; 0x24
   1416c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14170:	cmp	r2, #131072	; 0x20000
   14174:	bcc	14188 <ftello64@plt+0x2ebc>
   14178:	mov	r0, r2
   1417c:	bl	16f6c <ftello64@plt+0x5ca0>
   14180:	cmp	r0, #31
   14184:	bhi	14308 <ftello64@plt+0x303c>
   14188:	mov	r1, #4
   1418c:	mov	r0, r6
   14190:	bl	152f4 <ftello64@plt+0x4028>
   14194:	mov	r3, #0
   14198:	mov	r4, r0
   1419c:	b	141dc <ftello64@plt+0x2f10>
   141a0:	mov	r1, #4
   141a4:	mov	r0, sl
   141a8:	bl	152f4 <ftello64@plt+0x4028>
   141ac:	mov	fp, #1
   141b0:	mov	r4, r0
   141b4:	mov	r5, #0
   141b8:	cmp	r5, sl
   141bc:	bne	141f0 <ftello64@plt+0x2f24>
   141c0:	cmp	fp, #0
   141c4:	beq	142f0 <ftello64@plt+0x3024>
   141c8:	mov	r0, r7
   141cc:	bl	16758 <ftello64@plt+0x548c>
   141d0:	b	14164 <ftello64@plt+0x2e98>
   141d4:	str	r3, [r4, r3, lsl #2]
   141d8:	add	r3, r3, #1
   141dc:	cmp	r3, r6
   141e0:	bne	141d4 <ftello64@plt+0x2f08>
   141e4:	mov	fp, #0
   141e8:	mov	r7, fp
   141ec:	b	141b4 <ftello64@plt+0x2ee8>
   141f0:	sub	r2, r6, r5
   141f4:	subs	r2, r2, #1
   141f8:	mov	r3, #0
   141fc:	sbc	r3, r3, #0
   14200:	ldr	r0, [sp, #8]
   14204:	bl	13ebc <ftello64@plt+0x2bf0>
   14208:	cmp	fp, #0
   1420c:	add	r8, r5, r0
   14210:	beq	142dc <ftello64@plt+0x3010>
   14214:	mov	r3, #0
   14218:	add	r1, sp, #24
   1421c:	mov	r0, r7
   14220:	str	r3, [sp, #28]
   14224:	str	r5, [sp, #24]
   14228:	bl	16af0 <ftello64@plt+0x5824>
   1422c:	mov	r3, #0
   14230:	add	r1, sp, #16
   14234:	str	r8, [sp, #16]
   14238:	str	r3, [sp, #20]
   1423c:	mov	r9, r0
   14240:	mov	r0, r7
   14244:	bl	16af0 <ftello64@plt+0x5824>
   14248:	cmp	r9, #0
   1424c:	mov	r2, r0
   14250:	bne	14270 <ftello64@plt+0x2fa4>
   14254:	str	r0, [sp, #12]
   14258:	mov	r0, #8
   1425c:	bl	1521c <ftello64@plt+0x3f50>
   14260:	ldr	r2, [sp, #12]
   14264:	mov	r9, r0
   14268:	str	r5, [r0, #4]
   1426c:	str	r5, [r0]
   14270:	cmp	r2, #0
   14274:	bne	1428c <ftello64@plt+0x2fc0>
   14278:	mov	r0, #8
   1427c:	bl	1521c <ftello64@plt+0x3f50>
   14280:	mov	r2, r0
   14284:	str	r8, [r0, #4]
   14288:	str	r8, [r0]
   1428c:	ldr	r1, [r9, #4]
   14290:	ldr	r0, [r2, #4]
   14294:	str	r2, [sp, #12]
   14298:	str	r0, [r9, #4]
   1429c:	str	r1, [r2, #4]
   142a0:	mov	r0, r7
   142a4:	mov	r1, r9
   142a8:	bl	16ac0 <ftello64@plt+0x57f4>
   142ac:	cmp	r0, #0
   142b0:	beq	1432c <ftello64@plt+0x3060>
   142b4:	ldr	r2, [sp, #12]
   142b8:	mov	r0, r7
   142bc:	mov	r1, r2
   142c0:	bl	16ac0 <ftello64@plt+0x57f4>
   142c4:	cmp	r0, #0
   142c8:	beq	1432c <ftello64@plt+0x3060>
   142cc:	ldr	r3, [r9, #4]
   142d0:	str	r3, [r4, r5, lsl #2]
   142d4:	add	r5, r5, #1
   142d8:	b	141b8 <ftello64@plt+0x2eec>
   142dc:	ldr	r3, [r4, r5, lsl #2]
   142e0:	ldr	r2, [r4, r8, lsl #2]
   142e4:	str	r2, [r4, r5, lsl #2]
   142e8:	str	r3, [r4, r8, lsl #2]
   142ec:	b	142d4 <ftello64@plt+0x3008>
   142f0:	mov	r0, r4
   142f4:	mov	r2, #4
   142f8:	mov	r1, r5
   142fc:	bl	15298 <ftello64@plt+0x3fcc>
   14300:	mov	r4, r0
   14304:	b	14164 <ftello64@plt+0x2e98>
   14308:	ldr	r3, [pc, #32]	; 14330 <ftello64@plt+0x3064>
   1430c:	ldr	r2, [pc, #32]	; 14334 <ftello64@plt+0x3068>
   14310:	str	r3, [sp]
   14314:	mov	r1, #0
   14318:	ldr	r3, [pc, #24]	; 14338 <ftello64@plt+0x306c>
   1431c:	lsl	r0, r4, #1
   14320:	bl	165ec <ftello64@plt+0x5320>
   14324:	subs	r7, r0, #0
   14328:	bne	141a0 <ftello64@plt+0x2ed4>
   1432c:	bl	156b0 <ftello64@plt+0x43e4>
   14330:	andeq	r5, r1, r0, lsl lr
   14334:	strheq	r4, [r1], -r4	; <UNPREDICTABLE>
   14338:	andeq	r4, r1, r8, asr #1
   1433c:	push	{r7, lr}
   14340:	subs	r7, r0, #0
   14344:	beq	14390 <ftello64@plt+0x30c4>
   14348:	ldr	r3, [pc, #68]	; 14394 <ftello64@plt+0x30c8>
   1434c:	ldr	r6, [r3]
   14350:	bl	111a0 <__errno_location@plt>
   14354:	mov	r2, #5
   14358:	ldr	r4, [r0]
   1435c:	mov	r0, #0
   14360:	cmp	r4, #0
   14364:	ldreq	r1, [pc, #44]	; 14398 <ftello64@plt+0x30cc>
   14368:	ldrne	r1, [pc, #44]	; 1439c <ftello64@plt+0x30d0>
   1436c:	bl	11074 <dcgettext@plt>
   14370:	mov	r5, r0
   14374:	mov	r0, r7
   14378:	bl	13e68 <ftello64@plt+0x2b9c>
   1437c:	mov	r2, r5
   14380:	mov	r1, r4
   14384:	mov	r3, r0
   14388:	mov	r0, r6
   1438c:	bl	11110 <error@plt>
   14390:	bl	1129c <abort@plt>
   14394:	andeq	r9, r2, ip, lsr #2
   14398:	andeq	r7, r1, sp, ror #27
   1439c:	strdeq	r7, [r1], -sp
   143a0:	push	{r4, r5, r6, lr}
   143a4:	mvn	r2, #0
   143a8:	ldr	r4, [r0]
   143ac:	mov	r5, r0
   143b0:	ldr	r1, [pc, #28]	; 143d4 <ftello64@plt+0x3108>
   143b4:	bl	11230 <__explicit_bzero_chk@plt>
   143b8:	mov	r0, r5
   143bc:	bl	15e10 <ftello64@plt+0x4b44>
   143c0:	subs	r0, r4, #0
   143c4:	beq	143d0 <ftello64@plt+0x3104>
   143c8:	pop	{r4, r5, r6, lr}
   143cc:	b	12424 <ftello64@plt+0x1158>
   143d0:	pop	{r4, r5, r6, pc}
   143d4:	andeq	r0, r0, ip, lsl r8
   143d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   143dc:	subs	r6, r1, #0
   143e0:	bne	14404 <ftello64@plt+0x3138>
   143e4:	ldr	r0, [pc, #236]	; 144d8 <ftello64@plt+0x320c>
   143e8:	bl	1521c <ftello64@plt+0x3f50>
   143ec:	ldr	r3, [pc, #232]	; 144dc <ftello64@plt+0x3210>
   143f0:	mov	r4, r0
   143f4:	str	r6, [r0]
   143f8:	stmib	r0, {r3, r6}
   143fc:	mov	r0, r4
   14400:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14404:	cmp	r0, #0
   14408:	mov	r7, r0
   1440c:	beq	14428 <ftello64@plt+0x315c>
   14410:	ldr	r1, [pc, #200]	; 144e0 <ftello64@plt+0x3214>
   14414:	bl	15d7c <ftello64@plt+0x4ab0>
   14418:	subs	r5, r0, #0
   1441c:	bne	1442c <ftello64@plt+0x3160>
   14420:	mov	r4, #0
   14424:	b	143fc <ftello64@plt+0x3130>
   14428:	mov	r5, r0
   1442c:	ldr	r0, [pc, #164]	; 144d8 <ftello64@plt+0x320c>
   14430:	bl	1521c <ftello64@plt+0x3f50>
   14434:	ldr	r3, [pc, #160]	; 144dc <ftello64@plt+0x3210>
   14438:	cmp	r5, #0
   1443c:	mov	r4, r0
   14440:	str	r5, [r0]
   14444:	stmib	r0, {r3, r7}
   14448:	beq	1446c <ftello64@plt+0x31a0>
   1444c:	cmp	r6, #2048	; 0x800
   14450:	add	r1, r0, #12
   14454:	movcc	r3, r6
   14458:	movcs	r3, #2048	; 0x800
   1445c:	mov	r2, #0
   14460:	mov	r0, r5
   14464:	bl	111b8 <setvbuf@plt>
   14468:	b	143fc <ftello64@plt+0x3130>
   1446c:	add	r8, r0, #16
   14470:	cmp	r6, #1024	; 0x400
   14474:	addls	r7, r8, r6
   14478:	addhi	r7, r8, #1024	; 0x400
   1447c:	mov	r6, r8
   14480:	str	r5, [r0, #12]
   14484:	cmp	r7, r6
   14488:	bhi	14498 <ftello64@plt+0x31cc>
   1448c:	mov	r0, r8
   14490:	bl	14838 <ftello64@plt+0x356c>
   14494:	b	143fc <ftello64@plt+0x3130>
   14498:	sub	r1, r7, r6
   1449c:	mov	r0, r6
   144a0:	mov	r2, r5
   144a4:	bl	11278 <getrandom@plt>
   144a8:	cmp	r0, #0
   144ac:	addge	r6, r6, r0
   144b0:	bge	14484 <ftello64@plt+0x31b8>
   144b4:	bl	111a0 <__errno_location@plt>
   144b8:	ldr	sl, [r0]
   144bc:	mov	r9, r0
   144c0:	cmp	sl, #4
   144c4:	beq	14484 <ftello64@plt+0x31b8>
   144c8:	mov	r0, r4
   144cc:	bl	143a0 <ftello64@plt+0x30d4>
   144d0:	str	sl, [r9]
   144d4:	b	14420 <ftello64@plt+0x3154>
   144d8:	andeq	r0, r0, ip, lsl r8
   144dc:	andeq	r4, r1, ip, lsr r3
   144e0:	andeq	r7, r1, ip, lsl #28
   144e4:	str	r1, [r0, #4]
   144e8:	bx	lr
   144ec:	str	r1, [r0, #8]
   144f0:	bx	lr
   144f4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   144f8:	mov	r7, r0
   144fc:	ldr	r3, [r0]
   14500:	mov	r6, r1
   14504:	cmp	r3, #0
   14508:	mov	r4, r2
   1450c:	beq	14568 <ftello64@plt+0x329c>
   14510:	mov	sl, #1
   14514:	mov	r2, r4
   14518:	ldr	r3, [r7]
   1451c:	mov	r1, sl
   14520:	mov	r0, r6
   14524:	bl	1126c <fread_unlocked@plt>
   14528:	mov	r8, r0
   1452c:	bl	111a0 <__errno_location@plt>
   14530:	subs	r4, r4, r8
   14534:	add	r6, r6, r8
   14538:	mov	r9, r0
   1453c:	ldr	r5, [r0]
   14540:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14544:	ldr	r0, [r7]
   14548:	bl	110f8 <ferror_unlocked@plt>
   1454c:	ldr	r3, [r7, #4]
   14550:	cmp	r0, #0
   14554:	moveq	r5, #0
   14558:	str	r5, [r9]
   1455c:	ldr	r0, [r7, #8]
   14560:	blx	r3
   14564:	b	14514 <ftello64@plt+0x3248>
   14568:	mov	r8, r0
   1456c:	ldr	fp, [pc, #148]	; 14608 <ftello64@plt+0x333c>
   14570:	ldr	r5, [r8, #12]!
   14574:	add	r9, r0, #16
   14578:	add	sl, r8, #1040	; 0x410
   1457c:	cmp	r4, r5
   14580:	rsb	r1, r5, #1024	; 0x400
   14584:	bhi	145a8 <ftello64@plt+0x32dc>
   14588:	add	r8, r8, #1040	; 0x410
   1458c:	mov	r2, r4
   14590:	add	r1, r8, r1
   14594:	mov	r0, r6
   14598:	bl	11020 <memcpy@plt>
   1459c:	sub	r4, r5, r4
   145a0:	str	r4, [r7, #12]
   145a4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   145a8:	mov	r2, r5
   145ac:	mov	r0, r6
   145b0:	add	r1, sl, r1
   145b4:	add	r6, r6, r5
   145b8:	bl	11020 <memcpy@plt>
   145bc:	sub	r5, r4, r5
   145c0:	tst	r6, #3
   145c4:	mov	r4, r5
   145c8:	beq	145f0 <ftello64@plt+0x3324>
   145cc:	mov	r1, sl
   145d0:	mov	r0, r9
   145d4:	bl	14610 <ftello64@plt+0x3344>
   145d8:	mov	r5, #1024	; 0x400
   145dc:	b	1457c <ftello64@plt+0x32b0>
   145e0:	mov	r0, r9
   145e4:	bl	14610 <ftello64@plt+0x3344>
   145e8:	subs	r4, r4, #1024	; 0x400
   145ec:	beq	145a0 <ftello64@plt+0x32d4>
   145f0:	sub	r1, r5, r4
   145f4:	cmp	r4, fp
   145f8:	add	r1, r6, r1
   145fc:	bhi	145e0 <ftello64@plt+0x3314>
   14600:	mov	r6, r1
   14604:	b	145cc <ftello64@plt+0x3300>
   14608:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1460c:	b	143a0 <ftello64@plt+0x30d4>
   14610:	ldr	r2, [r0, #1032]	; 0x408
   14614:	ldr	ip, [r0, #1028]	; 0x404
   14618:	add	r2, r2, #1
   1461c:	ldr	r3, [r0, #1024]	; 0x400
   14620:	push	{r4, r5, r6, r7, r8, lr}
   14624:	add	ip, ip, r2
   14628:	add	r1, r1, #16
   1462c:	add	lr, r0, #16
   14630:	add	r6, r0, #512	; 0x200
   14634:	str	r2, [r0, #1032]	; 0x408
   14638:	ldr	r4, [lr, #496]	; 0x1f0
   1463c:	eor	r3, r3, r3, lsl #13
   14640:	add	r3, r3, r4
   14644:	ldr	r4, [lr, #-16]
   14648:	mov	r2, lr
   1464c:	and	r5, r4, #1020	; 0x3fc
   14650:	cmp	r2, r6
   14654:	ldr	r5, [r0, r5]
   14658:	add	r1, r1, #16
   1465c:	add	r5, r3, r5
   14660:	add	ip, r5, ip
   14664:	str	ip, [lr, #-16]
   14668:	lsr	ip, ip, #8
   1466c:	and	ip, ip, #1020	; 0x3fc
   14670:	eor	r3, r3, r3, lsr #6
   14674:	ldr	r7, [r0, ip]
   14678:	add	lr, lr, #16
   1467c:	add	r7, r4, r7
   14680:	str	r7, [r1, #-32]	; 0xffffffe0
   14684:	ldr	ip, [lr, #484]	; 0x1e4
   14688:	add	r3, r3, ip
   1468c:	ldr	ip, [lr, #-28]	; 0xffffffe4
   14690:	and	r4, ip, #1020	; 0x3fc
   14694:	ldr	r4, [r0, r4]
   14698:	add	r4, r3, r4
   1469c:	add	r4, r4, r7
   146a0:	str	r4, [lr, #-28]	; 0xffffffe4
   146a4:	lsr	r4, r4, #8
   146a8:	and	r4, r4, #1020	; 0x3fc
   146ac:	eor	r3, r3, r3, lsl #2
   146b0:	ldr	r8, [r0, r4]
   146b4:	add	r8, ip, r8
   146b8:	str	r8, [r1, #-28]	; 0xffffffe4
   146bc:	ldr	r4, [lr, #-24]	; 0xffffffe8
   146c0:	ldr	ip, [lr, #488]	; 0x1e8
   146c4:	add	r3, r3, ip
   146c8:	and	ip, r4, #1020	; 0x3fc
   146cc:	ldr	ip, [r0, ip]
   146d0:	add	ip, r3, ip
   146d4:	add	ip, ip, r8
   146d8:	str	ip, [lr, #-24]	; 0xffffffe8
   146dc:	lsr	ip, ip, #8
   146e0:	and	ip, ip, #1020	; 0x3fc
   146e4:	eor	r3, r3, r3, lsr #16
   146e8:	ldr	r7, [r0, ip]
   146ec:	add	r7, r4, r7
   146f0:	str	r7, [r1, #-24]	; 0xffffffe8
   146f4:	ldr	ip, [lr, #492]	; 0x1ec
   146f8:	add	r3, r3, ip
   146fc:	ldr	ip, [lr, #-20]	; 0xffffffec
   14700:	and	r4, ip, #1020	; 0x3fc
   14704:	ldr	r4, [r0, r4]
   14708:	add	r4, r3, r4
   1470c:	add	r4, r4, r7
   14710:	str	r4, [lr, #-20]	; 0xffffffec
   14714:	lsr	r4, r4, #8
   14718:	and	r4, r4, #1020	; 0x3fc
   1471c:	ldr	r4, [r0, r4]
   14720:	add	ip, ip, r4
   14724:	str	ip, [r1, #-20]	; 0xffffffec
   14728:	bcc	14638 <ftello64@plt+0x336c>
   1472c:	mov	lr, r1
   14730:	add	r2, r2, #16
   14734:	add	r5, r0, #1024	; 0x400
   14738:	ldr	r1, [r2, #-528]	; 0xfffffdf0
   1473c:	eor	r3, r3, r3, lsl #13
   14740:	add	r3, r3, r1
   14744:	ldr	r1, [r2, #-16]
   14748:	cmp	r2, r5
   1474c:	and	r6, r1, #1020	; 0x3fc
   14750:	mov	r4, r2
   14754:	ldr	r6, [r0, r6]
   14758:	add	lr, lr, #16
   1475c:	add	r6, r3, r6
   14760:	add	ip, r6, ip
   14764:	str	ip, [r2, #-16]
   14768:	lsr	ip, ip, #8
   1476c:	and	ip, ip, #1020	; 0x3fc
   14770:	eor	r3, r3, r3, lsr #6
   14774:	ldr	r6, [r0, ip]
   14778:	add	r2, r2, #16
   1477c:	add	r6, r1, r6
   14780:	str	r6, [lr, #-32]	; 0xffffffe0
   14784:	ldr	ip, [r2, #-28]	; 0xffffffe4
   14788:	ldr	r1, [r2, #-540]	; 0xfffffde4
   1478c:	add	r3, r3, r1
   14790:	and	r1, ip, #1020	; 0x3fc
   14794:	ldr	r1, [r0, r1]
   14798:	add	r1, r3, r1
   1479c:	add	r1, r1, r6
   147a0:	str	r1, [r2, #-28]	; 0xffffffe4
   147a4:	lsr	r1, r1, #8
   147a8:	and	r1, r1, #1020	; 0x3fc
   147ac:	eor	r3, r3, r3, lsl #2
   147b0:	ldr	r7, [r0, r1]
   147b4:	add	r7, ip, r7
   147b8:	str	r7, [lr, #-28]	; 0xffffffe4
   147bc:	ldr	r1, [r2, #-536]	; 0xfffffde8
   147c0:	add	r3, r3, r1
   147c4:	ldr	r1, [r2, #-24]	; 0xffffffe8
   147c8:	and	ip, r1, #1020	; 0x3fc
   147cc:	ldr	ip, [r0, ip]
   147d0:	add	ip, r3, ip
   147d4:	add	ip, ip, r7
   147d8:	str	ip, [r2, #-24]	; 0xffffffe8
   147dc:	lsr	ip, ip, #8
   147e0:	and	ip, ip, #1020	; 0x3fc
   147e4:	eor	r3, r3, r3, lsr #16
   147e8:	ldr	r6, [r0, ip]
   147ec:	add	r6, r1, r6
   147f0:	str	r6, [lr, #-24]	; 0xffffffe8
   147f4:	ldr	ip, [r2, #-20]	; 0xffffffec
   147f8:	ldr	r1, [r2, #-532]	; 0xfffffdec
   147fc:	add	r3, r3, r1
   14800:	and	r1, ip, #1020	; 0x3fc
   14804:	ldr	r1, [r0, r1]
   14808:	add	r1, r3, r1
   1480c:	add	r1, r1, r6
   14810:	str	r1, [r2, #-20]	; 0xffffffec
   14814:	lsr	r1, r1, #8
   14818:	and	r1, r1, #1020	; 0x3fc
   1481c:	ldr	r1, [r0, r1]
   14820:	add	ip, ip, r1
   14824:	str	ip, [lr, #-20]	; 0xffffffec
   14828:	bcc	14738 <ftello64@plt+0x346c>
   1482c:	str	r3, [r0, #1024]	; 0x400
   14830:	str	ip, [r0, #1028]	; 0x404
   14834:	pop	{r4, r5, r6, r7, r8, pc}
   14838:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1483c:	mov	r1, r0
   14840:	ldr	ip, [pc, #444]	; 14a04 <ftello64@plt+0x3738>
   14844:	ldr	lr, [pc, #444]	; 14a08 <ftello64@plt+0x373c>
   14848:	ldr	r4, [pc, #444]	; 14a0c <ftello64@plt+0x3740>
   1484c:	ldr	r5, [pc, #444]	; 14a10 <ftello64@plt+0x3744>
   14850:	ldr	r6, [pc, #444]	; 14a14 <ftello64@plt+0x3748>
   14854:	ldr	r8, [pc, #444]	; 14a18 <ftello64@plt+0x374c>
   14858:	ldr	r7, [pc, #444]	; 14a1c <ftello64@plt+0x3750>
   1485c:	ldr	r3, [pc, #444]	; 14a20 <ftello64@plt+0x3754>
   14860:	add	r9, r0, #1024	; 0x400
   14864:	mov	r2, r0
   14868:	ldr	sl, [r2]
   1486c:	add	r3, r3, sl
   14870:	ldr	sl, [r2, #4]
   14874:	add	r7, r7, sl
   14878:	ldr	sl, [r2, #8]
   1487c:	eor	r3, r3, r7, lsl #11
   14880:	add	r8, r8, sl
   14884:	ldr	sl, [r2, #12]
   14888:	add	r7, r7, r8
   1488c:	add	sl, r3, sl
   14890:	add	r6, sl, r6
   14894:	ldr	sl, [r2, #16]
   14898:	eor	r7, r7, r8, lsr #2
   1489c:	add	sl, r7, sl
   148a0:	add	r5, sl, r5
   148a4:	add	r8, r8, r6
   148a8:	ldr	sl, [r2, #20]
   148ac:	eor	r8, r8, r6, lsl #8
   148b0:	add	sl, r8, sl
   148b4:	add	r4, sl, r4
   148b8:	add	r6, r6, r5
   148bc:	ldr	sl, [r2, #24]
   148c0:	eor	r6, r6, r5, lsr #16
   148c4:	add	sl, r6, sl
   148c8:	add	lr, sl, lr
   148cc:	add	r5, r5, r4
   148d0:	ldr	sl, [r2, #28]
   148d4:	eor	r5, r5, r4, lsl #10
   148d8:	add	sl, r5, sl
   148dc:	add	r4, r4, lr
   148e0:	add	ip, sl, ip
   148e4:	eor	r4, r4, lr, lsr #4
   148e8:	add	r3, r3, r4
   148ec:	add	lr, lr, ip
   148f0:	eor	lr, lr, ip, lsl #8
   148f4:	add	ip, ip, r3
   148f8:	eor	ip, ip, r3, lsr #9
   148fc:	add	r7, r7, lr
   14900:	add	r8, r8, ip
   14904:	add	r3, r3, r7
   14908:	str	r6, [r2, #12]
   1490c:	str	r5, [r2, #16]
   14910:	str	r4, [r2, #20]
   14914:	str	lr, [r2, #24]
   14918:	str	ip, [r2, #28]
   1491c:	stm	r2, {r3, r7, r8}
   14920:	add	r2, r2, #32
   14924:	cmp	r9, r2
   14928:	bne	14868 <ftello64@plt+0x359c>
   1492c:	ldr	r9, [r1]
   14930:	add	r3, r3, r9
   14934:	ldr	r9, [r1, #4]
   14938:	add	r7, r7, r9
   1493c:	ldr	r9, [r1, #8]
   14940:	eor	r3, r3, r7, lsl #11
   14944:	add	r8, r8, r9
   14948:	ldr	r9, [r1, #12]
   1494c:	add	r7, r7, r8
   14950:	add	r9, r3, r9
   14954:	add	r6, r9, r6
   14958:	ldr	r9, [r1, #16]
   1495c:	eor	r7, r7, r8, lsr #2
   14960:	add	r9, r7, r9
   14964:	add	r5, r9, r5
   14968:	add	r8, r8, r6
   1496c:	ldr	r9, [r1, #20]
   14970:	eor	r8, r8, r6, lsl #8
   14974:	add	r9, r8, r9
   14978:	add	r4, r9, r4
   1497c:	add	r6, r6, r5
   14980:	ldr	r9, [r1, #24]
   14984:	eor	r6, r6, r5, lsr #16
   14988:	add	r9, r6, r9
   1498c:	add	lr, r9, lr
   14990:	add	r5, r5, r4
   14994:	ldr	r9, [r1, #28]
   14998:	eor	r5, r5, r4, lsl #10
   1499c:	add	r9, r5, r9
   149a0:	add	r4, r4, lr
   149a4:	add	ip, r9, ip
   149a8:	eor	r4, r4, lr, lsr #4
   149ac:	add	r3, r3, r4
   149b0:	add	lr, lr, ip
   149b4:	eor	lr, lr, ip, lsl #8
   149b8:	add	ip, ip, r3
   149bc:	eor	ip, ip, r3, lsr #9
   149c0:	add	r7, r7, lr
   149c4:	add	r8, r8, ip
   149c8:	add	r3, r3, r7
   149cc:	str	r6, [r1, #12]
   149d0:	str	r5, [r1, #16]
   149d4:	str	r4, [r1, #20]
   149d8:	str	lr, [r1, #24]
   149dc:	str	ip, [r1, #28]
   149e0:	stm	r1, {r3, r7, r8}
   149e4:	add	r1, r1, #32
   149e8:	cmp	r2, r1
   149ec:	bne	1492c <ftello64@plt+0x3660>
   149f0:	mov	r3, #0
   149f4:	str	r3, [r0, #1032]	; 0x408
   149f8:	str	r3, [r0, #1028]	; 0x404
   149fc:	str	r3, [r0, #1024]	; 0x400
   14a00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14a04:	rsbcc	r9, r0, r9, lsl r1
   14a08:	strbtgt	lr, [pc], #2587	; 14a10 <ftello64@plt+0x3744>
   14a0c:	ldrge	r3, [sl, #-3145]	; 0xfffff3b7
   14a10:	stmdble	sl!, {r3, r4, r5, r6, r9, fp, lr}
   14a14:	svceq	0x00421ad8
   14a18:	tstgt	r6, #1200	; 0x4b0
   14a1c:	ldrbls	r0, [r9, #89]	; 0x59
   14a20:	cmnne	r7, #360	; 0x168
   14a24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a28:	sub	sp, sp, #116	; 0x74
   14a2c:	mov	r8, r1
   14a30:	mov	fp, r2
   14a34:	mov	r9, r0
   14a38:	bl	111dc <fileno@plt>
   14a3c:	add	r1, sp, #8
   14a40:	bl	175a8 <ftello64@plt+0x62dc>
   14a44:	cmp	r0, #0
   14a48:	bge	14afc <ftello64@plt+0x3830>
   14a4c:	mov	r4, #8192	; 0x2000
   14a50:	mov	r0, r4
   14a54:	bl	15c70 <ftello64@plt+0x49a4>
   14a58:	subs	r5, r0, #0
   14a5c:	beq	14af0 <ftello64@plt+0x3824>
   14a60:	mov	r6, #0
   14a64:	mvn	sl, #-2147483648	; 0x80000000
   14a68:	and	r3, r8, #2
   14a6c:	str	r3, [sp]
   14a70:	sub	r7, r4, r6
   14a74:	add	r0, r5, r6
   14a78:	mov	r3, r9
   14a7c:	mov	r2, r7
   14a80:	mov	r1, #1
   14a84:	bl	110e0 <fread@plt>
   14a88:	cmp	r7, r0
   14a8c:	add	r6, r6, r0
   14a90:	beq	14ba4 <ftello64@plt+0x38d8>
   14a94:	bl	111a0 <__errno_location@plt>
   14a98:	ldr	sl, [r0]
   14a9c:	mov	r0, r9
   14aa0:	bl	11008 <ferror@plt>
   14aa4:	cmp	r0, #0
   14aa8:	bne	14be8 <ftello64@plt+0x391c>
   14aac:	sub	r3, r4, #1
   14ab0:	cmp	r6, r3
   14ab4:	bcs	14ae4 <ftello64@plt+0x3818>
   14ab8:	tst	r8, #2
   14abc:	add	r1, r6, #1
   14ac0:	beq	14b90 <ftello64@plt+0x38c4>
   14ac4:	mov	r0, r1
   14ac8:	bl	15c70 <ftello64@plt+0x49a4>
   14acc:	subs	r7, r0, #0
   14ad0:	bne	14b64 <ftello64@plt+0x3898>
   14ad4:	mvn	r2, #0
   14ad8:	sub	r1, r4, r6
   14adc:	add	r0, r5, r6
   14ae0:	bl	11230 <__explicit_bzero_chk@plt>
   14ae4:	mov	r3, #0
   14ae8:	strb	r3, [r5, r6]
   14aec:	str	r6, [fp]
   14af0:	mov	r0, r5
   14af4:	add	sp, sp, #116	; 0x74
   14af8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14afc:	ldr	r3, [sp, #24]
   14b00:	and	r3, r3, #61440	; 0xf000
   14b04:	cmp	r3, #32768	; 0x8000
   14b08:	bne	14a4c <ftello64@plt+0x3780>
   14b0c:	mov	r0, r9
   14b10:	bl	112cc <ftello64@plt>
   14b14:	cmp	r0, #0
   14b18:	sbcs	r3, r1, #0
   14b1c:	blt	14a4c <ftello64@plt+0x3780>
   14b20:	ldrd	r4, [sp, #56]	; 0x38
   14b24:	cmp	r0, r4
   14b28:	sbcs	r3, r1, r5
   14b2c:	bge	14a4c <ftello64@plt+0x3780>
   14b30:	subs	r4, r4, r0
   14b34:	mvn	r2, #-2147483647	; 0x80000001
   14b38:	sbc	r5, r5, r1
   14b3c:	mov	r3, #0
   14b40:	cmp	r2, r4
   14b44:	sbcs	r3, r3, r5
   14b48:	addge	r4, r4, #1
   14b4c:	bge	14a50 <ftello64@plt+0x3784>
   14b50:	bl	111a0 <__errno_location@plt>
   14b54:	mov	r3, #12
   14b58:	str	r3, [r0]
   14b5c:	mov	r5, #0
   14b60:	b	14af0 <ftello64@plt+0x3824>
   14b64:	mov	r1, r5
   14b68:	mov	r2, r6
   14b6c:	bl	11020 <memcpy@plt>
   14b70:	mov	r0, r5
   14b74:	mvn	r2, #0
   14b78:	mov	r1, r4
   14b7c:	bl	11230 <__explicit_bzero_chk@plt>
   14b80:	mov	r0, r5
   14b84:	bl	15e10 <ftello64@plt+0x4b44>
   14b88:	mov	r5, r7
   14b8c:	b	14ae4 <ftello64@plt+0x3818>
   14b90:	mov	r0, r5
   14b94:	bl	15cb0 <ftello64@plt+0x49e4>
   14b98:	cmp	r0, #0
   14b9c:	movne	r5, r0
   14ba0:	b	14ae4 <ftello64@plt+0x3818>
   14ba4:	cmn	r4, #-2147483647	; 0x80000001
   14ba8:	beq	14c64 <ftello64@plt+0x3998>
   14bac:	lsr	r7, r4, #1
   14bb0:	sub	r3, sl, r7
   14bb4:	cmp	r4, r3
   14bb8:	ldr	r3, [sp]
   14bbc:	addcc	r7, r4, r7
   14bc0:	movcs	r7, sl
   14bc4:	cmp	r3, #0
   14bc8:	beq	14c4c <ftello64@plt+0x3980>
   14bcc:	mov	r0, r7
   14bd0:	bl	15c70 <ftello64@plt+0x49a4>
   14bd4:	subs	r3, r0, #0
   14bd8:	bne	14c14 <ftello64@plt+0x3948>
   14bdc:	bl	111a0 <__errno_location@plt>
   14be0:	mov	r4, r7
   14be4:	ldr	sl, [r0]
   14be8:	tst	r8, #2
   14bec:	beq	14c00 <ftello64@plt+0x3934>
   14bf0:	mvn	r2, #0
   14bf4:	mov	r1, r4
   14bf8:	mov	r0, r5
   14bfc:	bl	11230 <__explicit_bzero_chk@plt>
   14c00:	mov	r0, r5
   14c04:	bl	15e10 <ftello64@plt+0x4b44>
   14c08:	bl	111a0 <__errno_location@plt>
   14c0c:	str	sl, [r0]
   14c10:	b	14b5c <ftello64@plt+0x3890>
   14c14:	mov	r2, r4
   14c18:	mov	r1, r5
   14c1c:	str	r3, [sp, #4]
   14c20:	bl	11020 <memcpy@plt>
   14c24:	mvn	r2, #0
   14c28:	mov	r1, r4
   14c2c:	mov	r0, r5
   14c30:	bl	11230 <__explicit_bzero_chk@plt>
   14c34:	mov	r0, r5
   14c38:	bl	15e10 <ftello64@plt+0x4b44>
   14c3c:	ldr	r3, [sp, #4]
   14c40:	mov	r4, r7
   14c44:	mov	r5, r3
   14c48:	b	14a70 <ftello64@plt+0x37a4>
   14c4c:	mov	r1, r7
   14c50:	mov	r0, r5
   14c54:	bl	15cb0 <ftello64@plt+0x49e4>
   14c58:	subs	r3, r0, #0
   14c5c:	bne	14c40 <ftello64@plt+0x3974>
   14c60:	b	14bdc <ftello64@plt+0x3910>
   14c64:	mov	sl, #12
   14c68:	b	14be8 <ftello64@plt+0x391c>
   14c6c:	ldr	r3, [pc, #148]	; 14d08 <ftello64@plt+0x3a3c>
   14c70:	tst	r1, #1
   14c74:	push	{r4, r5, r6, r7, r8, lr}
   14c78:	mov	r4, r1
   14c7c:	ldr	r1, [pc, #136]	; 14d0c <ftello64@plt+0x3a40>
   14c80:	moveq	r1, r3
   14c84:	mov	r5, r2
   14c88:	bl	11254 <fopen64@plt>
   14c8c:	subs	r6, r0, #0
   14c90:	bne	14ca0 <ftello64@plt+0x39d4>
   14c94:	mov	r4, #0
   14c98:	mov	r0, r4
   14c9c:	pop	{r4, r5, r6, r7, r8, pc}
   14ca0:	ands	r7, r4, #2
   14ca4:	beq	14cb8 <ftello64@plt+0x39ec>
   14ca8:	mov	r3, #0
   14cac:	mov	r2, #2
   14cb0:	mov	r1, r3
   14cb4:	bl	111b8 <setvbuf@plt>
   14cb8:	mov	r1, r4
   14cbc:	mov	r2, r5
   14cc0:	mov	r0, r6
   14cc4:	bl	14a24 <ftello64@plt+0x3758>
   14cc8:	mov	r4, r0
   14ccc:	mov	r0, r6
   14cd0:	bl	12424 <ftello64@plt+0x1158>
   14cd4:	cmp	r0, #0
   14cd8:	beq	14c98 <ftello64@plt+0x39cc>
   14cdc:	cmp	r4, #0
   14ce0:	beq	14c94 <ftello64@plt+0x39c8>
   14ce4:	cmp	r7, #0
   14ce8:	beq	14cfc <ftello64@plt+0x3a30>
   14cec:	mvn	r2, #0
   14cf0:	ldr	r1, [r5]
   14cf4:	mov	r0, r4
   14cf8:	bl	11230 <__explicit_bzero_chk@plt>
   14cfc:	mov	r0, r4
   14d00:	bl	15e10 <ftello64@plt+0x4b44>
   14d04:	b	14c94 <ftello64@plt+0x39c8>
   14d08:	andeq	r7, r1, r3, lsl lr
   14d0c:	andeq	r7, r1, pc, lsl #28
   14d10:	push	{r4, r5, r6, lr}
   14d14:	sub	sp, sp, #32
   14d18:	cmp	r1, #0
   14d1c:	mov	r5, r0
   14d20:	ldr	r4, [sp, #48]	; 0x30
   14d24:	ldr	r6, [sp, #52]	; 0x34
   14d28:	beq	14ddc <ftello64@plt+0x3b10>
   14d2c:	stm	sp, {r2, r3}
   14d30:	mov	r3, r1
   14d34:	ldr	r2, [pc, #860]	; 15098 <ftello64@plt+0x3dcc>
   14d38:	mov	r1, #1
   14d3c:	bl	111f4 <__fprintf_chk@plt>
   14d40:	mov	r2, #5
   14d44:	ldr	r1, [pc, #848]	; 1509c <ftello64@plt+0x3dd0>
   14d48:	mov	r0, #0
   14d4c:	bl	11074 <dcgettext@plt>
   14d50:	ldr	r3, [pc, #840]	; 150a0 <ftello64@plt+0x3dd4>
   14d54:	ldr	r2, [pc, #840]	; 150a4 <ftello64@plt+0x3dd8>
   14d58:	str	r3, [sp]
   14d5c:	mov	r1, #1
   14d60:	mov	r3, r0
   14d64:	mov	r0, r5
   14d68:	bl	111f4 <__fprintf_chk@plt>
   14d6c:	mov	r1, r5
   14d70:	mov	r0, #10
   14d74:	bl	1105c <fputc_unlocked@plt>
   14d78:	mov	r2, #5
   14d7c:	ldr	r1, [pc, #804]	; 150a8 <ftello64@plt+0x3ddc>
   14d80:	mov	r0, #0
   14d84:	bl	11074 <dcgettext@plt>
   14d88:	mov	r1, #1
   14d8c:	ldr	r3, [pc, #792]	; 150ac <ftello64@plt+0x3de0>
   14d90:	mov	r2, r0
   14d94:	mov	r0, r5
   14d98:	bl	111f4 <__fprintf_chk@plt>
   14d9c:	mov	r1, r5
   14da0:	mov	r0, #10
   14da4:	bl	1105c <fputc_unlocked@plt>
   14da8:	cmp	r6, #9
   14dac:	ldrls	pc, [pc, r6, lsl #2]
   14db0:	b	1508c <ftello64@plt+0x3dc0>
   14db4:	andeq	r4, r1, ip, asr #29
   14db8:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14dbc:	andeq	r4, r1, r0, lsr #28
   14dc0:	andeq	r4, r1, r4, asr lr
   14dc4:	muleq	r1, r0, lr
   14dc8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14dcc:	andeq	r4, r1, ip, lsl pc
   14dd0:	andeq	r4, r1, ip, ror #30
   14dd4:	andeq	r4, r1, r4, asr #31
   14dd8:	andeq	r5, r1, r4, lsr #32
   14ddc:	str	r3, [sp]
   14de0:	mov	r1, #1
   14de4:	mov	r3, r2
   14de8:	ldr	r2, [pc, #704]	; 150b0 <ftello64@plt+0x3de4>
   14dec:	bl	111f4 <__fprintf_chk@plt>
   14df0:	b	14d40 <ftello64@plt+0x3a74>
   14df4:	mov	r2, #5
   14df8:	ldr	r1, [pc, #692]	; 150b4 <ftello64@plt+0x3de8>
   14dfc:	mov	r0, #0
   14e00:	bl	11074 <dcgettext@plt>
   14e04:	ldr	r3, [r4]
   14e08:	mov	r1, #1
   14e0c:	mov	r2, r0
   14e10:	mov	r0, r5
   14e14:	add	sp, sp, #32
   14e18:	pop	{r4, r5, r6, lr}
   14e1c:	b	111f4 <__fprintf_chk@plt>
   14e20:	mov	r2, #5
   14e24:	ldr	r1, [pc, #652]	; 150b8 <ftello64@plt+0x3dec>
   14e28:	mov	r0, #0
   14e2c:	bl	11074 <dcgettext@plt>
   14e30:	ldr	r3, [r4, #4]
   14e34:	mov	r1, #1
   14e38:	str	r3, [sp, #48]	; 0x30
   14e3c:	ldr	r3, [r4]
   14e40:	mov	r2, r0
   14e44:	mov	r0, r5
   14e48:	add	sp, sp, #32
   14e4c:	pop	{r4, r5, r6, lr}
   14e50:	b	111f4 <__fprintf_chk@plt>
   14e54:	mov	r2, #5
   14e58:	ldr	r1, [pc, #604]	; 150bc <ftello64@plt+0x3df0>
   14e5c:	mov	r0, #0
   14e60:	bl	11074 <dcgettext@plt>
   14e64:	ldr	r3, [r4, #8]
   14e68:	mov	r1, #1
   14e6c:	str	r3, [sp, #52]	; 0x34
   14e70:	ldr	r3, [r4, #4]
   14e74:	str	r3, [sp, #48]	; 0x30
   14e78:	ldr	r3, [r4]
   14e7c:	mov	r2, r0
   14e80:	mov	r0, r5
   14e84:	add	sp, sp, #32
   14e88:	pop	{r4, r5, r6, lr}
   14e8c:	b	111f4 <__fprintf_chk@plt>
   14e90:	mov	r2, #5
   14e94:	ldr	r1, [pc, #548]	; 150c0 <ftello64@plt+0x3df4>
   14e98:	mov	r0, #0
   14e9c:	bl	11074 <dcgettext@plt>
   14ea0:	ldr	r3, [r4, #12]
   14ea4:	mov	r1, #1
   14ea8:	str	r3, [sp, #8]
   14eac:	ldr	r3, [r4, #8]
   14eb0:	str	r3, [sp, #4]
   14eb4:	ldr	r3, [r4, #4]
   14eb8:	str	r3, [sp]
   14ebc:	ldr	r3, [r4]
   14ec0:	mov	r2, r0
   14ec4:	mov	r0, r5
   14ec8:	bl	111f4 <__fprintf_chk@plt>
   14ecc:	add	sp, sp, #32
   14ed0:	pop	{r4, r5, r6, pc}
   14ed4:	mov	r2, #5
   14ed8:	ldr	r1, [pc, #484]	; 150c4 <ftello64@plt+0x3df8>
   14edc:	mov	r0, #0
   14ee0:	bl	11074 <dcgettext@plt>
   14ee4:	ldr	r3, [r4, #16]
   14ee8:	mov	r1, #1
   14eec:	str	r3, [sp, #12]
   14ef0:	ldr	r3, [r4, #12]
   14ef4:	str	r3, [sp, #8]
   14ef8:	ldr	r3, [r4, #8]
   14efc:	str	r3, [sp, #4]
   14f00:	ldr	r3, [r4, #4]
   14f04:	str	r3, [sp]
   14f08:	ldr	r3, [r4]
   14f0c:	mov	r2, r0
   14f10:	mov	r0, r5
   14f14:	bl	111f4 <__fprintf_chk@plt>
   14f18:	b	14ecc <ftello64@plt+0x3c00>
   14f1c:	mov	r2, #5
   14f20:	ldr	r1, [pc, #416]	; 150c8 <ftello64@plt+0x3dfc>
   14f24:	mov	r0, #0
   14f28:	bl	11074 <dcgettext@plt>
   14f2c:	ldr	r3, [r4, #20]
   14f30:	mov	r1, #1
   14f34:	str	r3, [sp, #16]
   14f38:	ldr	r3, [r4, #16]
   14f3c:	str	r3, [sp, #12]
   14f40:	ldr	r3, [r4, #12]
   14f44:	str	r3, [sp, #8]
   14f48:	ldr	r3, [r4, #8]
   14f4c:	str	r3, [sp, #4]
   14f50:	ldr	r3, [r4, #4]
   14f54:	str	r3, [sp]
   14f58:	ldr	r3, [r4]
   14f5c:	mov	r2, r0
   14f60:	mov	r0, r5
   14f64:	bl	111f4 <__fprintf_chk@plt>
   14f68:	b	14ecc <ftello64@plt+0x3c00>
   14f6c:	mov	r2, #5
   14f70:	ldr	r1, [pc, #340]	; 150cc <ftello64@plt+0x3e00>
   14f74:	mov	r0, #0
   14f78:	bl	11074 <dcgettext@plt>
   14f7c:	ldr	r3, [r4, #24]
   14f80:	mov	r1, #1
   14f84:	str	r3, [sp, #20]
   14f88:	ldr	r3, [r4, #20]
   14f8c:	str	r3, [sp, #16]
   14f90:	ldr	r3, [r4, #16]
   14f94:	str	r3, [sp, #12]
   14f98:	ldr	r3, [r4, #12]
   14f9c:	str	r3, [sp, #8]
   14fa0:	ldr	r3, [r4, #8]
   14fa4:	str	r3, [sp, #4]
   14fa8:	ldr	r3, [r4, #4]
   14fac:	str	r3, [sp]
   14fb0:	ldr	r3, [r4]
   14fb4:	mov	r2, r0
   14fb8:	mov	r0, r5
   14fbc:	bl	111f4 <__fprintf_chk@plt>
   14fc0:	b	14ecc <ftello64@plt+0x3c00>
   14fc4:	mov	r2, #5
   14fc8:	ldr	r1, [pc, #256]	; 150d0 <ftello64@plt+0x3e04>
   14fcc:	mov	r0, #0
   14fd0:	bl	11074 <dcgettext@plt>
   14fd4:	ldr	r3, [r4, #28]
   14fd8:	mov	r1, #1
   14fdc:	str	r3, [sp, #24]
   14fe0:	ldr	r3, [r4, #24]
   14fe4:	str	r3, [sp, #20]
   14fe8:	ldr	r3, [r4, #20]
   14fec:	str	r3, [sp, #16]
   14ff0:	ldr	r3, [r4, #16]
   14ff4:	str	r3, [sp, #12]
   14ff8:	ldr	r3, [r4, #12]
   14ffc:	str	r3, [sp, #8]
   15000:	ldr	r3, [r4, #8]
   15004:	str	r3, [sp, #4]
   15008:	ldr	r3, [r4, #4]
   1500c:	str	r3, [sp]
   15010:	ldr	r3, [r4]
   15014:	mov	r2, r0
   15018:	mov	r0, r5
   1501c:	bl	111f4 <__fprintf_chk@plt>
   15020:	b	14ecc <ftello64@plt+0x3c00>
   15024:	ldr	r1, [pc, #168]	; 150d4 <ftello64@plt+0x3e08>
   15028:	mov	r2, #5
   1502c:	mov	r0, #0
   15030:	bl	11074 <dcgettext@plt>
   15034:	ldr	r3, [r4, #32]
   15038:	mov	r1, #1
   1503c:	str	r3, [sp, #28]
   15040:	ldr	r3, [r4, #28]
   15044:	str	r3, [sp, #24]
   15048:	ldr	r3, [r4, #24]
   1504c:	str	r3, [sp, #20]
   15050:	ldr	r3, [r4, #20]
   15054:	str	r3, [sp, #16]
   15058:	ldr	r3, [r4, #16]
   1505c:	str	r3, [sp, #12]
   15060:	ldr	r3, [r4, #12]
   15064:	str	r3, [sp, #8]
   15068:	ldr	r3, [r4, #8]
   1506c:	str	r3, [sp, #4]
   15070:	ldr	r3, [r4, #4]
   15074:	str	r3, [sp]
   15078:	ldr	r3, [r4]
   1507c:	mov	r2, r0
   15080:	mov	r0, r5
   15084:	bl	111f4 <__fprintf_chk@plt>
   15088:	b	14ecc <ftello64@plt+0x3c00>
   1508c:	mov	r2, #5
   15090:	ldr	r1, [pc, #64]	; 150d8 <ftello64@plt+0x3e0c>
   15094:	b	1502c <ftello64@plt+0x3d60>
   15098:	andeq	r7, r1, r6, lsl lr
   1509c:	andeq	r7, r1, r9, lsr #28
   150a0:	andeq	r0, r0, r6, ror #15
   150a4:	strdeq	r8, [r1], -r7
   150a8:	andeq	r7, r1, sp, lsr #28
   150ac:	ldrdeq	r7, [r1], -r8
   150b0:	andeq	r7, r1, r2, lsr #28
   150b4:	strdeq	r7, [r1], -sl
   150b8:	andeq	r7, r1, sl, lsl #30
   150bc:	andeq	r7, r1, r1, lsr #30
   150c0:	andeq	r7, r1, sp, lsr pc
   150c4:	andeq	r7, r1, sp, asr pc
   150c8:	andeq	r7, r1, r1, lsl #31
   150cc:	andeq	r7, r1, r9, lsr #31
   150d0:	ldrdeq	r7, [r1], -r5
   150d4:	andeq	r8, r1, r5
   150d8:	andeq	r8, r1, r9, lsr r0
   150dc:	push	{r0, r1, r4, lr}
   150e0:	mov	ip, #0
   150e4:	ldr	lr, [sp, #16]
   150e8:	ldr	r4, [lr, ip, lsl #2]
   150ec:	cmp	r4, #0
   150f0:	bne	15108 <ftello64@plt+0x3e3c>
   150f4:	str	ip, [sp, #4]
   150f8:	str	lr, [sp]
   150fc:	bl	14d10 <ftello64@plt+0x3a44>
   15100:	add	sp, sp, #8
   15104:	pop	{r4, pc}
   15108:	add	ip, ip, #1
   1510c:	b	150e8 <ftello64@plt+0x3e1c>
   15110:	push	{r4, r5, lr}
   15114:	sub	sp, sp, #52	; 0x34
   15118:	mov	ip, #0
   1511c:	ldr	r5, [sp, #64]	; 0x40
   15120:	add	lr, sp, #8
   15124:	ldr	r4, [r5, ip, lsl #2]
   15128:	cmp	r4, #0
   1512c:	str	r4, [lr, ip, lsl #2]
   15130:	beq	15140 <ftello64@plt+0x3e74>
   15134:	add	ip, ip, #1
   15138:	cmp	ip, #10
   1513c:	bne	15124 <ftello64@plt+0x3e58>
   15140:	str	ip, [sp, #4]
   15144:	str	lr, [sp]
   15148:	bl	14d10 <ftello64@plt+0x3a44>
   1514c:	add	sp, sp, #52	; 0x34
   15150:	pop	{r4, r5, pc}
   15154:	push	{r3}		; (str r3, [sp, #-4]!)
   15158:	push	{r0, r1, r2, r3, lr}
   1515c:	add	r3, sp, #24
   15160:	str	r3, [sp, #12]
   15164:	str	r3, [sp]
   15168:	ldr	r3, [sp, #20]
   1516c:	bl	15110 <ftello64@plt+0x3e44>
   15170:	add	sp, sp, #16
   15174:	pop	{lr}		; (ldr lr, [sp], #4)
   15178:	add	sp, sp, #4
   1517c:	bx	lr
   15180:	ldr	r3, [pc, #116]	; 151fc <ftello64@plt+0x3f30>
   15184:	push	{r4, lr}
   15188:	mov	r0, #10
   1518c:	ldr	r1, [r3]
   15190:	bl	1105c <fputc_unlocked@plt>
   15194:	mov	r2, #5
   15198:	ldr	r1, [pc, #96]	; 15200 <ftello64@plt+0x3f34>
   1519c:	mov	r0, #0
   151a0:	bl	11074 <dcgettext@plt>
   151a4:	ldr	r2, [pc, #88]	; 15204 <ftello64@plt+0x3f38>
   151a8:	mov	r1, r0
   151ac:	mov	r0, #1
   151b0:	bl	111d0 <__printf_chk@plt>
   151b4:	mov	r2, #5
   151b8:	ldr	r1, [pc, #72]	; 15208 <ftello64@plt+0x3f3c>
   151bc:	mov	r0, #0
   151c0:	bl	11074 <dcgettext@plt>
   151c4:	ldr	r3, [pc, #64]	; 1520c <ftello64@plt+0x3f40>
   151c8:	ldr	r2, [pc, #64]	; 15210 <ftello64@plt+0x3f44>
   151cc:	mov	r1, r0
   151d0:	mov	r0, #1
   151d4:	bl	111d0 <__printf_chk@plt>
   151d8:	mov	r2, #5
   151dc:	ldr	r1, [pc, #48]	; 15214 <ftello64@plt+0x3f48>
   151e0:	mov	r0, #0
   151e4:	bl	11074 <dcgettext@plt>
   151e8:	ldr	r2, [pc, #40]	; 15218 <ftello64@plt+0x3f4c>
   151ec:	pop	{r4, lr}
   151f0:	mov	r1, r0
   151f4:	mov	r0, #1
   151f8:	b	111d0 <__printf_chk@plt>
   151fc:	andeq	r9, r2, ip, lsl #3
   15200:	andeq	r8, r1, r5, ror r0
   15204:	andeq	r8, r1, r9, lsl #1
   15208:	muleq	r1, pc, r0	; <UNPREDICTABLE>
   1520c:	andeq	r7, r1, r4, lsr #20
   15210:	andeq	r7, r1, ip, asr #20
   15214:	strheq	r8, [r1], -r3
   15218:	ldrdeq	r8, [r1], -sl
   1521c:	push	{r4, lr}
   15220:	bl	15c70 <ftello64@plt+0x49a4>
   15224:	cmp	r0, #0
   15228:	popne	{r4, pc}
   1522c:	bl	156b0 <ftello64@plt+0x43e4>
   15230:	push	{r4, lr}
   15234:	bl	15c70 <ftello64@plt+0x49a4>
   15238:	cmp	r0, #0
   1523c:	popne	{r4, pc}
   15240:	bl	156b0 <ftello64@plt+0x43e4>
   15244:	b	1521c <ftello64@plt+0x3f50>
   15248:	push	{r4, r5, r6, lr}
   1524c:	mov	r5, r0
   15250:	mov	r4, r1
   15254:	bl	15cb0 <ftello64@plt+0x49e4>
   15258:	cmp	r0, #0
   1525c:	popne	{r4, r5, r6, pc}
   15260:	adds	r4, r4, #0
   15264:	movne	r4, #1
   15268:	cmp	r5, #0
   1526c:	orreq	r4, r4, #1
   15270:	cmp	r4, #0
   15274:	popeq	{r4, r5, r6, pc}
   15278:	bl	156b0 <ftello64@plt+0x43e4>
   1527c:	push	{r4, lr}
   15280:	cmp	r1, #0
   15284:	orreq	r1, r1, #1
   15288:	bl	15cb0 <ftello64@plt+0x49e4>
   1528c:	cmp	r0, #0
   15290:	popne	{r4, pc}
   15294:	bl	156b0 <ftello64@plt+0x43e4>
   15298:	push	{r4, r5, r6, lr}
   1529c:	mov	r6, r0
   152a0:	mov	r5, r1
   152a4:	mov	r4, r2
   152a8:	bl	16c70 <ftello64@plt+0x59a4>
   152ac:	cmp	r0, #0
   152b0:	popne	{r4, r5, r6, pc}
   152b4:	cmp	r6, #0
   152b8:	beq	152c8 <ftello64@plt+0x3ffc>
   152bc:	cmp	r5, #0
   152c0:	cmpne	r4, #0
   152c4:	popeq	{r4, r5, r6, pc}
   152c8:	bl	156b0 <ftello64@plt+0x43e4>
   152cc:	b	15298 <ftello64@plt+0x3fcc>
   152d0:	cmp	r2, #0
   152d4:	cmpne	r1, #0
   152d8:	moveq	r2, #1
   152dc:	moveq	r1, r2
   152e0:	push	{r4, lr}
   152e4:	bl	16c70 <ftello64@plt+0x59a4>
   152e8:	cmp	r0, #0
   152ec:	popne	{r4, pc}
   152f0:	bl	156b0 <ftello64@plt+0x43e4>
   152f4:	mov	r2, r1
   152f8:	mov	r1, r0
   152fc:	mov	r0, #0
   15300:	b	15298 <ftello64@plt+0x3fcc>
   15304:	mov	r2, r1
   15308:	mov	r1, r0
   1530c:	mov	r0, #0
   15310:	b	152d0 <ftello64@plt+0x4004>
   15314:	push	{r4, r5, r6, r7, r8, lr}
   15318:	subs	r7, r0, #0
   1531c:	mov	r5, r1
   15320:	mov	r6, r2
   15324:	ldr	r4, [r1]
   15328:	bne	15364 <ftello64@plt+0x4098>
   1532c:	cmp	r4, #0
   15330:	bne	1534c <ftello64@plt+0x4080>
   15334:	mov	r1, r2
   15338:	mov	r0, #64	; 0x40
   1533c:	bl	16f6c <ftello64@plt+0x5ca0>
   15340:	cmp	r0, #0
   15344:	movne	r4, r0
   15348:	addeq	r4, r0, #1
   1534c:	mov	r2, r6
   15350:	mov	r1, r4
   15354:	mov	r0, r7
   15358:	bl	15298 <ftello64@plt+0x3fcc>
   1535c:	str	r4, [r5]
   15360:	pop	{r4, r5, r6, r7, r8, pc}
   15364:	lsr	r2, r4, #1
   15368:	add	r3, r2, #1
   1536c:	mvn	r3, r3
   15370:	cmp	r4, r3
   15374:	addls	r4, r4, #1
   15378:	addls	r4, r4, r2
   1537c:	bls	1534c <ftello64@plt+0x4080>
   15380:	bl	156b0 <ftello64@plt+0x43e4>
   15384:	mov	r2, #1
   15388:	b	15314 <ftello64@plt+0x4048>
   1538c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15390:	mov	sl, r0
   15394:	ldr	r8, [r1]
   15398:	mov	fp, r1
   1539c:	mov	r5, r2
   153a0:	asrs	r4, r8, #1
   153a4:	mov	r9, r3
   153a8:	ldr	r7, [sp, #48]	; 0x30
   153ac:	bpl	15448 <ftello64@plt+0x417c>
   153b0:	rsb	r2, r4, #-2147483648	; 0x80000000
   153b4:	cmp	r8, r2
   153b8:	movge	r2, #0
   153bc:	movlt	r2, #1
   153c0:	mvn	r3, r9
   153c4:	cmp	r2, #0
   153c8:	lsr	r3, r3, #31
   153cc:	addeq	r4, r4, r8
   153d0:	mvnne	r4, #-2147483648	; 0x80000000
   153d4:	mov	r0, r3
   153d8:	cmp	r9, r4
   153dc:	movge	r0, #0
   153e0:	andlt	r0, r0, #1
   153e4:	cmp	r0, #0
   153e8:	str	r3, [sp, #4]
   153ec:	bne	155bc <ftello64@plt+0x42f0>
   153f0:	cmp	r7, #0
   153f4:	bge	15508 <ftello64@plt+0x423c>
   153f8:	cmp	r4, #0
   153fc:	bge	15460 <ftello64@plt+0x4194>
   15400:	mov	r1, r7
   15404:	mvn	r0, #-2147483648	; 0x80000000
   15408:	bl	17178 <ftello64@plt+0x5eac>
   1540c:	cmp	r0, r4
   15410:	movle	r0, #0
   15414:	movgt	r0, #1
   15418:	cmp	r0, #0
   1541c:	mvnne	r6, #-2147483648	; 0x80000000
   15420:	beq	15470 <ftello64@plt+0x41a4>
   15424:	mov	r1, r7
   15428:	mov	r0, r6
   1542c:	bl	17178 <ftello64@plt+0x5eac>
   15430:	mov	r1, r7
   15434:	mov	r4, r0
   15438:	mov	r0, r6
   1543c:	bl	17398 <ftello64@plt+0x60cc>
   15440:	sub	r1, r6, r1
   15444:	b	15480 <ftello64@plt+0x41b4>
   15448:	mvn	r2, #-2147483648	; 0x80000000
   1544c:	sub	r2, r2, r4
   15450:	cmp	r8, r2
   15454:	movle	r2, #0
   15458:	movgt	r2, #1
   1545c:	b	153c0 <ftello64@plt+0x40f4>
   15460:	cmn	r7, #1
   15464:	movne	r1, r7
   15468:	movne	r0, #-2147483648	; 0x80000000
   1546c:	bne	155d4 <ftello64@plt+0x4308>
   15470:	mul	r1, r7, r4
   15474:	cmp	r1, #63	; 0x3f
   15478:	movle	r6, #64	; 0x40
   1547c:	ble	15424 <ftello64@plt+0x4158>
   15480:	cmp	sl, #0
   15484:	sub	r2, r4, r8
   15488:	streq	sl, [fp]
   1548c:	cmp	r2, r5
   15490:	bge	15564 <ftello64@plt+0x4298>
   15494:	cmp	r5, #0
   15498:	bge	15530 <ftello64@plt+0x4264>
   1549c:	rsb	r2, r5, #-2147483648	; 0x80000000
   154a0:	cmp	r8, r2
   154a4:	movge	r2, #0
   154a8:	movlt	r2, #1
   154ac:	cmp	r2, #0
   154b0:	bne	15504 <ftello64@plt+0x4238>
   154b4:	ldr	r0, [sp, #4]
   154b8:	add	r5, r8, r5
   154bc:	cmp	r9, r5
   154c0:	movge	r0, #0
   154c4:	andlt	r0, r0, #1
   154c8:	cmp	r0, #0
   154cc:	mov	r4, r5
   154d0:	bne	15504 <ftello64@plt+0x4238>
   154d4:	cmp	r7, #0
   154d8:	bge	15578 <ftello64@plt+0x42ac>
   154dc:	cmp	r5, #0
   154e0:	bge	15550 <ftello64@plt+0x4284>
   154e4:	mov	r1, r7
   154e8:	mvn	r0, #-2147483648	; 0x80000000
   154ec:	bl	17178 <ftello64@plt+0x5eac>
   154f0:	cmp	r5, r0
   154f4:	movge	r0, #0
   154f8:	movlt	r0, #1
   154fc:	cmp	r0, #0
   15500:	beq	15560 <ftello64@plt+0x4294>
   15504:	bl	156b0 <ftello64@plt+0x43e4>
   15508:	beq	15470 <ftello64@plt+0x41a4>
   1550c:	cmp	r4, #0
   15510:	bge	155cc <ftello64@plt+0x4300>
   15514:	cmn	r4, #1
   15518:	beq	15470 <ftello64@plt+0x41a4>
   1551c:	mov	r1, r4
   15520:	mov	r0, #-2147483648	; 0x80000000
   15524:	bl	17178 <ftello64@plt+0x5eac>
   15528:	cmp	r7, r0
   1552c:	b	15410 <ftello64@plt+0x4144>
   15530:	cmp	r8, #0
   15534:	blt	154b4 <ftello64@plt+0x41e8>
   15538:	mvn	r2, #-2147483648	; 0x80000000
   1553c:	sub	r2, r2, r5
   15540:	cmp	r8, r2
   15544:	movle	r2, #0
   15548:	movgt	r2, #1
   1554c:	b	154ac <ftello64@plt+0x41e0>
   15550:	cmn	r7, #1
   15554:	movne	r1, r7
   15558:	movne	r0, #-2147483648	; 0x80000000
   1555c:	bne	155b0 <ftello64@plt+0x42e4>
   15560:	mul	r1, r5, r7
   15564:	mov	r0, sl
   15568:	bl	15248 <ftello64@plt+0x3f7c>
   1556c:	str	r4, [fp]
   15570:	add	sp, sp, #12
   15574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15578:	beq	15560 <ftello64@plt+0x4294>
   1557c:	cmp	r5, #0
   15580:	movge	r1, r7
   15584:	mvnge	r0, #-2147483648	; 0x80000000
   15588:	bge	155b0 <ftello64@plt+0x42e4>
   1558c:	cmn	r5, #1
   15590:	beq	15560 <ftello64@plt+0x4294>
   15594:	mov	r1, r5
   15598:	mov	r0, #-2147483648	; 0x80000000
   1559c:	bl	17178 <ftello64@plt+0x5eac>
   155a0:	cmp	r7, r0
   155a4:	movle	r0, #0
   155a8:	movgt	r0, #1
   155ac:	b	154fc <ftello64@plt+0x4230>
   155b0:	bl	17178 <ftello64@plt+0x5eac>
   155b4:	cmp	r5, r0
   155b8:	b	155a4 <ftello64@plt+0x42d8>
   155bc:	cmp	r7, #0
   155c0:	mov	r4, r9
   155c4:	blt	15460 <ftello64@plt+0x4194>
   155c8:	beq	15470 <ftello64@plt+0x41a4>
   155cc:	mov	r1, r7
   155d0:	mvn	r0, #-2147483648	; 0x80000000
   155d4:	bl	17178 <ftello64@plt+0x5eac>
   155d8:	cmp	r0, r4
   155dc:	movge	r0, #0
   155e0:	movlt	r0, #1
   155e4:	b	15418 <ftello64@plt+0x414c>
   155e8:	push	{r4, lr}
   155ec:	bl	15c28 <ftello64@plt+0x495c>
   155f0:	cmp	r0, #0
   155f4:	popne	{r4, pc}
   155f8:	bl	156b0 <ftello64@plt+0x43e4>
   155fc:	mov	r1, #1
   15600:	b	155e8 <ftello64@plt+0x431c>
   15604:	push	{r4, lr}
   15608:	bl	15c28 <ftello64@plt+0x495c>
   1560c:	cmp	r0, #0
   15610:	popne	{r4, pc}
   15614:	bl	156b0 <ftello64@plt+0x43e4>
   15618:	mov	r1, #1
   1561c:	b	15604 <ftello64@plt+0x4338>
   15620:	push	{r4, r5, r6, lr}
   15624:	mov	r4, r1
   15628:	mov	r5, r0
   1562c:	mov	r0, r1
   15630:	bl	1521c <ftello64@plt+0x3f50>
   15634:	mov	r2, r4
   15638:	mov	r1, r5
   1563c:	pop	{r4, r5, r6, lr}
   15640:	b	11020 <memcpy@plt>
   15644:	push	{r4, r5, r6, lr}
   15648:	mov	r4, r1
   1564c:	mov	r5, r0
   15650:	mov	r0, r1
   15654:	bl	15230 <ftello64@plt+0x3f64>
   15658:	mov	r2, r4
   1565c:	mov	r1, r5
   15660:	pop	{r4, r5, r6, lr}
   15664:	b	11020 <memcpy@plt>
   15668:	push	{r4, r5, r6, lr}
   1566c:	mov	r5, r0
   15670:	add	r0, r1, #1
   15674:	mov	r4, r1
   15678:	bl	15230 <ftello64@plt+0x3f64>
   1567c:	mov	r2, #0
   15680:	mov	r1, r5
   15684:	strb	r2, [r0, r4]
   15688:	mov	r2, r4
   1568c:	pop	{r4, r5, r6, lr}
   15690:	b	11020 <memcpy@plt>
   15694:	push	{r4, lr}
   15698:	mov	r4, r0
   1569c:	bl	11188 <strlen@plt>
   156a0:	add	r1, r0, #1
   156a4:	mov	r0, r4
   156a8:	pop	{r4, lr}
   156ac:	b	15620 <ftello64@plt+0x4354>
   156b0:	ldr	r3, [pc, #44]	; 156e4 <ftello64@plt+0x4418>
   156b4:	push	{r4, lr}
   156b8:	mov	r2, #5
   156bc:	ldr	r1, [pc, #36]	; 156e8 <ftello64@plt+0x441c>
   156c0:	mov	r0, #0
   156c4:	ldr	r4, [r3]
   156c8:	bl	11074 <dcgettext@plt>
   156cc:	ldr	r2, [pc, #24]	; 156ec <ftello64@plt+0x4420>
   156d0:	mov	r1, #0
   156d4:	mov	r3, r0
   156d8:	mov	r0, r4
   156dc:	bl	11110 <error@plt>
   156e0:	bl	1129c <abort@plt>
   156e4:	andeq	r9, r2, ip, lsr #2
   156e8:	andeq	r8, r1, r6, lsr #2
   156ec:	andeq	r7, r1, fp, asr #22
   156f0:	push	{r0, r1, r2, r3, r4, r5, r6, r8, r9, lr}
   156f4:	mov	r9, r3
   156f8:	ldr	r3, [sp, #48]	; 0x30
   156fc:	mov	r8, r2
   15700:	str	r3, [sp]
   15704:	mov	r2, r1
   15708:	add	r3, sp, #8
   1570c:	mov	r1, #0
   15710:	mov	r6, r0
   15714:	ldr	r4, [sp, #56]	; 0x38
   15718:	bl	158fc <ftello64@plt+0x4630>
   1571c:	cmp	r0, #0
   15720:	bne	15794 <ftello64@plt+0x44c8>
   15724:	ldrd	r0, [sp, #8]
   15728:	ldrd	r2, [sp, #40]	; 0x28
   1572c:	cmp	r1, r9
   15730:	cmpeq	r0, r8
   15734:	movcc	ip, #1
   15738:	movcs	ip, #0
   1573c:	cmp	r1, r3
   15740:	cmpeq	r0, r2
   15744:	movls	r3, ip
   15748:	orrhi	r3, ip, #1
   1574c:	cmp	r3, #0
   15750:	beq	15810 <ftello64@plt+0x4544>
   15754:	mov	r3, #0
   15758:	mvn	r2, #-1073741824	; 0xc0000000
   1575c:	cmp	r1, r3
   15760:	cmpeq	r0, r2
   15764:	bls	15788 <ftello64@plt+0x44bc>
   15768:	bl	111a0 <__errno_location@plt>
   1576c:	mov	r3, #75	; 0x4b
   15770:	cmp	r4, #0
   15774:	str	r3, [r0]
   15778:	beq	157dc <ftello64@plt+0x4510>
   1577c:	bl	111a0 <__errno_location@plt>
   15780:	ldr	r5, [r0]
   15784:	b	157f0 <ftello64@plt+0x4524>
   15788:	bl	111a0 <__errno_location@plt>
   1578c:	mov	r3, #34	; 0x22
   15790:	b	15770 <ftello64@plt+0x44a4>
   15794:	cmp	r0, #1
   15798:	bne	157c0 <ftello64@plt+0x44f4>
   1579c:	bl	111a0 <__errno_location@plt>
   157a0:	mov	r3, #75	; 0x4b
   157a4:	cmp	r4, #0
   157a8:	str	r3, [r0]
   157ac:	bne	157e0 <ftello64@plt+0x4514>
   157b0:	bl	111a0 <__errno_location@plt>
   157b4:	mov	r4, #1
   157b8:	ldr	r5, [r0]
   157bc:	b	157f0 <ftello64@plt+0x4524>
   157c0:	cmp	r0, #3
   157c4:	bne	157d4 <ftello64@plt+0x4508>
   157c8:	bl	111a0 <__errno_location@plt>
   157cc:	mov	r3, #0
   157d0:	b	157a4 <ftello64@plt+0x44d8>
   157d4:	cmp	r4, #0
   157d8:	bne	157e0 <ftello64@plt+0x4514>
   157dc:	mov	r4, #1
   157e0:	bl	111a0 <__errno_location@plt>
   157e4:	ldr	r5, [r0]
   157e8:	cmp	r5, #22
   157ec:	moveq	r5, #0
   157f0:	mov	r0, r6
   157f4:	bl	13e68 <ftello64@plt+0x2b9c>
   157f8:	ldr	r3, [sp, #52]	; 0x34
   157fc:	ldr	r2, [pc, #20]	; 15818 <ftello64@plt+0x454c>
   15800:	mov	r1, r5
   15804:	str	r0, [sp]
   15808:	mov	r0, r4
   1580c:	bl	11110 <error@plt>
   15810:	add	sp, sp, #16
   15814:	pop	{r4, r5, r6, r8, r9, pc}
   15818:	andeq	r7, r1, r7, asr #22
   1581c:	push	{r4, r5}
   15820:	mov	r1, #10
   15824:	pop	{r4, r5}
   15828:	b	156f0 <ftello64@plt+0x4424>
   1582c:	push	{r4, r5, r6, lr}
   15830:	subs	r5, r1, #0
   15834:	mov	r4, r0
   15838:	bge	15878 <ftello64@plt+0x45ac>
   1583c:	ldm	r0, {r0, r3}
   15840:	orr	r0, r0, r3
   15844:	adds	r0, r0, #0
   15848:	movne	r0, #1
   1584c:	cmp	r0, #0
   15850:	bne	158ac <ftello64@plt+0x45e0>
   15854:	ldr	r2, [r4]
   15858:	asr	r3, r5, #31
   1585c:	ldr	r1, [r4, #4]
   15860:	mul	r3, r3, r2
   15864:	mla	r1, r5, r1, r3
   15868:	umull	r2, r3, r2, r5
   1586c:	add	r3, r1, r3
   15870:	strd	r2, [r4]
   15874:	pop	{r4, r5, r6, pc}
   15878:	moveq	r0, r5
   1587c:	beq	1584c <ftello64@plt+0x4580>
   15880:	mov	r2, r5
   15884:	asr	r3, r5, #31
   15888:	mvn	r0, #0
   1588c:	mvn	r1, #0
   15890:	bl	173b8 <ftello64@plt+0x60ec>
   15894:	ldrd	r2, [r4]
   15898:	cmp	r1, r3
   1589c:	cmpeq	r0, r2
   158a0:	movcc	r0, #1
   158a4:	movcs	r0, #0
   158a8:	b	1584c <ftello64@plt+0x4580>
   158ac:	mvn	r2, #0
   158b0:	mvn	r3, #0
   158b4:	mov	r0, #1
   158b8:	strd	r2, [r4]
   158bc:	pop	{r4, r5, r6, pc}
   158c0:	push	{r4, r5, r6, r7, r8, lr}
   158c4:	mov	r6, r0
   158c8:	mov	r7, r1
   158cc:	mov	r5, r2
   158d0:	mov	r4, #0
   158d4:	cmp	r5, #0
   158d8:	bne	158e4 <ftello64@plt+0x4618>
   158dc:	mov	r0, r4
   158e0:	pop	{r4, r5, r6, r7, r8, pc}
   158e4:	mov	r1, r7
   158e8:	mov	r0, r6
   158ec:	bl	1582c <ftello64@plt+0x4560>
   158f0:	sub	r5, r5, #1
   158f4:	orr	r4, r4, r0
   158f8:	b	158d4 <ftello64@plt+0x4608>
   158fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15900:	sub	sp, sp, #20
   15904:	cmp	r2, #36	; 0x24
   15908:	ldr	r9, [sp, #56]	; 0x38
   1590c:	bls	15924 <ftello64@plt+0x4658>
   15910:	ldr	r3, [pc, #772]	; 15c1c <ftello64@plt+0x4950>
   15914:	mov	r2, #85	; 0x55
   15918:	ldr	r1, [pc, #768]	; 15c20 <ftello64@plt+0x4954>
   1591c:	ldr	r0, [pc, #768]	; 15c24 <ftello64@plt+0x4958>
   15920:	bl	112c0 <__assert_fail@plt>
   15924:	cmp	r1, #0
   15928:	mov	r7, r1
   1592c:	mov	r4, r0
   15930:	mov	fp, r2
   15934:	mov	r8, r3
   15938:	addeq	r7, sp, #4
   1593c:	bl	111a0 <__errno_location@plt>
   15940:	mov	r3, #0
   15944:	str	r3, [r0]
   15948:	mov	sl, r0
   1594c:	bl	11170 <__ctype_b_loc@plt>
   15950:	ldrb	r6, [r4]
   15954:	mov	r3, r4
   15958:	ldr	r1, [r0]
   1595c:	lsl	r2, r6, #1
   15960:	ldrh	r5, [r1, r2]
   15964:	ands	r5, r5, #8192	; 0x2000
   15968:	bne	15984 <ftello64@plt+0x46b8>
   1596c:	cmp	r6, #45	; 0x2d
   15970:	bne	1598c <ftello64@plt+0x46c0>
   15974:	mov	r5, #4
   15978:	mov	r0, r5
   1597c:	add	sp, sp, #20
   15980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15984:	ldrb	r6, [r3, #1]!
   15988:	b	1595c <ftello64@plt+0x4690>
   1598c:	mov	r2, fp
   15990:	mov	r1, r7
   15994:	mov	r0, r4
   15998:	bl	111e8 <strtoumax@plt>
   1599c:	ldr	r6, [r7]
   159a0:	cmp	r4, r6
   159a4:	strd	r0, [sp, #8]
   159a8:	bne	15a0c <ftello64@plt+0x4740>
   159ac:	cmp	r9, #0
   159b0:	beq	15974 <ftello64@plt+0x46a8>
   159b4:	ldrb	r1, [r6]
   159b8:	cmp	r1, #0
   159bc:	beq	15974 <ftello64@plt+0x46a8>
   159c0:	mov	r0, r9
   159c4:	bl	11194 <strchr@plt>
   159c8:	cmp	r0, #0
   159cc:	beq	15974 <ftello64@plt+0x46a8>
   159d0:	mov	r2, #1
   159d4:	mov	r3, #0
   159d8:	strd	r2, [sp, #8]
   159dc:	ldrb	r4, [r6]
   159e0:	cmp	r4, #0
   159e4:	beq	15b1c <ftello64@plt+0x4850>
   159e8:	mov	r1, r4
   159ec:	mov	r0, r9
   159f0:	bl	11194 <strchr@plt>
   159f4:	cmp	r0, #0
   159f8:	bne	15a34 <ftello64@plt+0x4768>
   159fc:	ldrd	r2, [sp, #8]
   15a00:	orr	r5, r5, #2
   15a04:	strd	r2, [r8]
   15a08:	b	15978 <ftello64@plt+0x46ac>
   15a0c:	ldr	r5, [sl]
   15a10:	cmp	r5, #0
   15a14:	beq	15a24 <ftello64@plt+0x4758>
   15a18:	cmp	r5, #34	; 0x22
   15a1c:	bne	15974 <ftello64@plt+0x46a8>
   15a20:	mov	r5, #1
   15a24:	cmp	r9, #0
   15a28:	bne	159dc <ftello64@plt+0x4710>
   15a2c:	strd	r0, [r8]
   15a30:	b	15978 <ftello64@plt+0x46ac>
   15a34:	cmp	r4, #84	; 0x54
   15a38:	beq	15a8c <ftello64@plt+0x47c0>
   15a3c:	bhi	15a74 <ftello64@plt+0x47a8>
   15a40:	cmp	r4, #75	; 0x4b
   15a44:	beq	15a8c <ftello64@plt+0x47c0>
   15a48:	bhi	15a64 <ftello64@plt+0x4798>
   15a4c:	cmp	r4, #69	; 0x45
   15a50:	beq	15a8c <ftello64@plt+0x47c0>
   15a54:	cmp	r4, #71	; 0x47
   15a58:	beq	15a8c <ftello64@plt+0x47c0>
   15a5c:	mov	r6, #1
   15a60:	b	15b50 <ftello64@plt+0x4884>
   15a64:	cmp	r4, #77	; 0x4d
   15a68:	beq	15a8c <ftello64@plt+0x47c0>
   15a6c:	cmp	r4, #80	; 0x50
   15a70:	b	15a58 <ftello64@plt+0x478c>
   15a74:	cmp	r4, #103	; 0x67
   15a78:	beq	15a8c <ftello64@plt+0x47c0>
   15a7c:	bhi	15b28 <ftello64@plt+0x485c>
   15a80:	sub	r3, r4, #89	; 0x59
   15a84:	cmp	r3, #1
   15a88:	bhi	15a5c <ftello64@plt+0x4790>
   15a8c:	mov	r1, #48	; 0x30
   15a90:	mov	r0, r9
   15a94:	bl	11194 <strchr@plt>
   15a98:	cmp	r0, #0
   15a9c:	beq	15a5c <ftello64@plt+0x4790>
   15aa0:	ldrb	r3, [r6, #1]
   15aa4:	cmp	r3, #68	; 0x44
   15aa8:	beq	15abc <ftello64@plt+0x47f0>
   15aac:	cmp	r3, #105	; 0x69
   15ab0:	beq	15b40 <ftello64@plt+0x4874>
   15ab4:	cmp	r3, #66	; 0x42
   15ab8:	bne	15a5c <ftello64@plt+0x4790>
   15abc:	mov	r6, #2
   15ac0:	mov	r1, #1000	; 0x3e8
   15ac4:	cmp	r4, #89	; 0x59
   15ac8:	beq	15c04 <ftello64@plt+0x4938>
   15acc:	bhi	15b78 <ftello64@plt+0x48ac>
   15ad0:	cmp	r4, #75	; 0x4b
   15ad4:	beq	15bb8 <ftello64@plt+0x48ec>
   15ad8:	bhi	15b58 <ftello64@plt+0x488c>
   15adc:	cmp	r4, #69	; 0x45
   15ae0:	beq	15be0 <ftello64@plt+0x4914>
   15ae4:	cmp	r4, #71	; 0x47
   15ae8:	beq	15bec <ftello64@plt+0x4920>
   15aec:	cmp	r4, #66	; 0x42
   15af0:	moveq	r1, #1024	; 0x400
   15af4:	bne	159fc <ftello64@plt+0x4730>
   15af8:	add	r0, sp, #8
   15afc:	bl	1582c <ftello64@plt+0x4560>
   15b00:	ldr	r3, [r7]
   15b04:	orr	r5, r5, r0
   15b08:	add	r2, r3, r6
   15b0c:	str	r2, [r7]
   15b10:	ldrb	r3, [r3, r6]
   15b14:	cmp	r3, #0
   15b18:	orrne	r5, r5, #2
   15b1c:	ldrd	r2, [sp, #8]
   15b20:	strd	r2, [r8]
   15b24:	b	15978 <ftello64@plt+0x46ac>
   15b28:	cmp	r4, #109	; 0x6d
   15b2c:	beq	15a8c <ftello64@plt+0x47c0>
   15b30:	cmp	r4, #116	; 0x74
   15b34:	beq	15a8c <ftello64@plt+0x47c0>
   15b38:	cmp	r4, #107	; 0x6b
   15b3c:	b	15a58 <ftello64@plt+0x478c>
   15b40:	ldrb	r6, [r6, #2]
   15b44:	cmp	r6, #66	; 0x42
   15b48:	movne	r6, #1
   15b4c:	moveq	r6, #3
   15b50:	mov	r1, #1024	; 0x400
   15b54:	b	15ac4 <ftello64@plt+0x47f8>
   15b58:	cmp	r4, #80	; 0x50
   15b5c:	beq	15bf4 <ftello64@plt+0x4928>
   15b60:	cmp	r4, #84	; 0x54
   15b64:	beq	15bfc <ftello64@plt+0x4930>
   15b68:	cmp	r4, #77	; 0x4d
   15b6c:	bne	159fc <ftello64@plt+0x4730>
   15b70:	mov	r2, #2
   15b74:	b	15be4 <ftello64@plt+0x4918>
   15b78:	cmp	r4, #103	; 0x67
   15b7c:	beq	15bec <ftello64@plt+0x4920>
   15b80:	bhi	15ba4 <ftello64@plt+0x48d8>
   15b84:	cmp	r4, #98	; 0x62
   15b88:	beq	15bd8 <ftello64@plt+0x490c>
   15b8c:	cmp	r4, #99	; 0x63
   15b90:	beq	15c14 <ftello64@plt+0x4948>
   15b94:	cmp	r4, #90	; 0x5a
   15b98:	bne	159fc <ftello64@plt+0x4730>
   15b9c:	mov	r2, #7
   15ba0:	b	15be4 <ftello64@plt+0x4918>
   15ba4:	cmp	r4, #109	; 0x6d
   15ba8:	beq	15b70 <ftello64@plt+0x48a4>
   15bac:	bhi	15bc0 <ftello64@plt+0x48f4>
   15bb0:	cmp	r4, #107	; 0x6b
   15bb4:	bne	159fc <ftello64@plt+0x4730>
   15bb8:	mov	r2, #1
   15bbc:	b	15be4 <ftello64@plt+0x4918>
   15bc0:	cmp	r4, #116	; 0x74
   15bc4:	beq	15bfc <ftello64@plt+0x4930>
   15bc8:	cmp	r4, #119	; 0x77
   15bcc:	moveq	r1, #2
   15bd0:	beq	15af8 <ftello64@plt+0x482c>
   15bd4:	b	159fc <ftello64@plt+0x4730>
   15bd8:	mov	r1, #512	; 0x200
   15bdc:	b	15af8 <ftello64@plt+0x482c>
   15be0:	mov	r2, #6
   15be4:	add	r0, sp, #8
   15be8:	b	15c0c <ftello64@plt+0x4940>
   15bec:	mov	r2, #3
   15bf0:	b	15be4 <ftello64@plt+0x4918>
   15bf4:	mov	r2, #5
   15bf8:	b	15be4 <ftello64@plt+0x4918>
   15bfc:	mov	r2, #4
   15c00:	b	15be4 <ftello64@plt+0x4918>
   15c04:	mov	r2, #8
   15c08:	add	r0, sp, r2
   15c0c:	bl	158c0 <ftello64@plt+0x45f4>
   15c10:	b	15b00 <ftello64@plt+0x4834>
   15c14:	mov	r0, #0
   15c18:	b	15b00 <ftello64@plt+0x4834>
   15c1c:	andeq	r8, r1, r7, lsr r1
   15c20:	andeq	r8, r1, r2, asr #2
   15c24:	andeq	r8, r1, r0, asr r1
   15c28:	cmp	r1, #0
   15c2c:	cmpne	r0, #0
   15c30:	moveq	r1, #1
   15c34:	moveq	r0, r1
   15c38:	umull	r2, r3, r0, r1
   15c3c:	adds	r3, r3, #0
   15c40:	movne	r3, #1
   15c44:	cmp	r2, #0
   15c48:	blt	15c58 <ftello64@plt+0x498c>
   15c4c:	cmp	r3, #0
   15c50:	bne	15c58 <ftello64@plt+0x498c>
   15c54:	b	10fb4 <calloc@plt>
   15c58:	push	{r4, lr}
   15c5c:	bl	111a0 <__errno_location@plt>
   15c60:	mov	r3, #12
   15c64:	str	r3, [r0]
   15c68:	mov	r0, #0
   15c6c:	pop	{r4, pc}
   15c70:	cmp	r0, #0
   15c74:	mov	r3, #0
   15c78:	moveq	r0, #1
   15c7c:	adds	r3, r3, #0
   15c80:	movne	r3, #1
   15c84:	cmp	r0, #0
   15c88:	blt	15c98 <ftello64@plt+0x49cc>
   15c8c:	cmp	r3, #0
   15c90:	bne	15c98 <ftello64@plt+0x49cc>
   15c94:	b	11128 <malloc@plt>
   15c98:	push	{r4, lr}
   15c9c:	bl	111a0 <__errno_location@plt>
   15ca0:	mov	r3, #12
   15ca4:	str	r3, [r0]
   15ca8:	mov	r0, #0
   15cac:	pop	{r4, pc}
   15cb0:	cmp	r0, #0
   15cb4:	push	{r4, lr}
   15cb8:	mov	r4, r1
   15cbc:	bne	15ccc <ftello64@plt+0x4a00>
   15cc0:	mov	r0, r1
   15cc4:	pop	{r4, lr}
   15cc8:	b	15c70 <ftello64@plt+0x49a4>
   15ccc:	cmp	r1, #0
   15cd0:	bne	15ce0 <ftello64@plt+0x4a14>
   15cd4:	bl	15e10 <ftello64@plt+0x4b44>
   15cd8:	mov	r0, #0
   15cdc:	pop	{r4, pc}
   15ce0:	cmp	r1, #0
   15ce4:	blt	15cf4 <ftello64@plt+0x4a28>
   15ce8:	mov	r3, #0
   15cec:	cmp	r3, r3
   15cf0:	beq	15d04 <ftello64@plt+0x4a38>
   15cf4:	bl	111a0 <__errno_location@plt>
   15cf8:	mov	r3, #12
   15cfc:	str	r3, [r0]
   15d00:	b	15cd8 <ftello64@plt+0x4a0c>
   15d04:	pop	{r4, lr}
   15d08:	b	1108c <realloc@plt>
   15d0c:	push	{r4, r5, r6, lr}
   15d10:	mov	r4, r0
   15d14:	bl	110ec <__fpending@plt>
   15d18:	mov	r5, r0
   15d1c:	mov	r0, r4
   15d20:	bl	110f8 <ferror_unlocked@plt>
   15d24:	mov	r6, r0
   15d28:	mov	r0, r4
   15d2c:	bl	12424 <ftello64@plt+0x1158>
   15d30:	cmp	r6, #0
   15d34:	mov	r4, r0
   15d38:	bne	15d64 <ftello64@plt+0x4a98>
   15d3c:	cmp	r0, #0
   15d40:	beq	15d5c <ftello64@plt+0x4a90>
   15d44:	cmp	r5, #0
   15d48:	bne	15d74 <ftello64@plt+0x4aa8>
   15d4c:	bl	111a0 <__errno_location@plt>
   15d50:	ldr	r4, [r0]
   15d54:	subs	r4, r4, #9
   15d58:	mvnne	r4, #0
   15d5c:	mov	r0, r4
   15d60:	pop	{r4, r5, r6, pc}
   15d64:	cmp	r0, #0
   15d68:	bne	15d74 <ftello64@plt+0x4aa8>
   15d6c:	bl	111a0 <__errno_location@plt>
   15d70:	str	r4, [r0]
   15d74:	mvn	r4, #0
   15d78:	b	15d5c <ftello64@plt+0x4a90>
   15d7c:	push	{r4, r5, r6, lr}
   15d80:	mov	r6, r1
   15d84:	bl	11254 <fopen64@plt>
   15d88:	subs	r4, r0, #0
   15d8c:	beq	15dc4 <ftello64@plt+0x4af8>
   15d90:	bl	111dc <fileno@plt>
   15d94:	cmp	r0, #2
   15d98:	bhi	15dc4 <ftello64@plt+0x4af8>
   15d9c:	bl	16cbc <ftello64@plt+0x59f0>
   15da0:	subs	r5, r0, #0
   15da4:	bge	15dcc <ftello64@plt+0x4b00>
   15da8:	bl	111a0 <__errno_location@plt>
   15dac:	ldr	r6, [r0]
   15db0:	mov	r5, r0
   15db4:	mov	r0, r4
   15db8:	bl	12424 <ftello64@plt+0x1158>
   15dbc:	str	r6, [r5]
   15dc0:	mov	r4, #0
   15dc4:	mov	r0, r4
   15dc8:	pop	{r4, r5, r6, pc}
   15dcc:	mov	r0, r4
   15dd0:	bl	12424 <ftello64@plt+0x1158>
   15dd4:	cmp	r0, #0
   15dd8:	beq	15df8 <ftello64@plt+0x4b2c>
   15ddc:	bl	111a0 <__errno_location@plt>
   15de0:	ldr	r6, [r0]
   15de4:	mov	r4, r0
   15de8:	mov	r0, r5
   15dec:	bl	112b4 <close@plt>
   15df0:	str	r6, [r4]
   15df4:	b	15dc0 <ftello64@plt+0x4af4>
   15df8:	mov	r1, r6
   15dfc:	mov	r0, r5
   15e00:	bl	10fa8 <fdopen@plt>
   15e04:	subs	r4, r0, #0
   15e08:	bne	15dc4 <ftello64@plt+0x4af8>
   15e0c:	b	15ddc <ftello64@plt+0x4b10>
   15e10:	push	{r0, r1, r2, r4, r5, lr}
   15e14:	mov	r5, r0
   15e18:	bl	111a0 <__errno_location@plt>
   15e1c:	ldr	r3, [r0]
   15e20:	mov	r4, r0
   15e24:	str	r3, [sp]
   15e28:	str	r3, [sp, #4]
   15e2c:	mov	r3, #0
   15e30:	str	r3, [r0]
   15e34:	mov	r0, r5
   15e38:	bl	10ffc <free@plt>
   15e3c:	ldr	r3, [r4]
   15e40:	add	r2, sp, #8
   15e44:	cmp	r3, #0
   15e48:	moveq	r3, #4
   15e4c:	movne	r3, #0
   15e50:	add	r3, r2, r3
   15e54:	ldr	r3, [r3, #-8]
   15e58:	str	r3, [r4]
   15e5c:	add	sp, sp, #12
   15e60:	pop	{r4, r5, pc}
   15e64:	andeq	r0, r0, r0
   15e68:	push	{r4, lr}
   15e6c:	ror	r0, r0, #3
   15e70:	bl	17158 <ftello64@plt+0x5e8c>
   15e74:	mov	r0, r1
   15e78:	pop	{r4, pc}
   15e7c:	sub	r0, r1, r0
   15e80:	clz	r0, r0
   15e84:	lsr	r0, r0, #5
   15e88:	bx	lr
   15e8c:	push	{r4, lr}
   15e90:	mov	r4, r0
   15e94:	mov	r0, r1
   15e98:	ldr	r3, [r4, #24]
   15e9c:	ldr	r1, [r4, #8]
   15ea0:	blx	r3
   15ea4:	ldr	r3, [r4, #8]
   15ea8:	cmp	r0, r3
   15eac:	bcc	15eb4 <ftello64@plt+0x4be8>
   15eb0:	bl	1129c <abort@plt>
   15eb4:	ldr	r3, [r4]
   15eb8:	add	r0, r3, r0, lsl #3
   15ebc:	pop	{r4, pc}
   15ec0:	push	{r4, r5, r6, r7, r8, lr}
   15ec4:	mov	r6, r1
   15ec8:	mov	r8, r2
   15ecc:	mov	r5, r0
   15ed0:	mov	r7, r3
   15ed4:	bl	15e8c <ftello64@plt+0x4bc0>
   15ed8:	str	r0, [r8]
   15edc:	ldr	r1, [r0]
   15ee0:	cmp	r1, #0
   15ee4:	bne	15ef4 <ftello64@plt+0x4c28>
   15ee8:	mov	r2, #0
   15eec:	mov	r0, r2
   15ef0:	pop	{r4, r5, r6, r7, r8, pc}
   15ef4:	cmp	r6, r1
   15ef8:	mov	r4, r0
   15efc:	bne	15f3c <ftello64@plt+0x4c70>
   15f00:	cmp	r7, #0
   15f04:	ldr	r2, [r4]
   15f08:	beq	15eec <ftello64@plt+0x4c20>
   15f0c:	ldr	r3, [r4, #4]
   15f10:	cmp	r3, #0
   15f14:	streq	r3, [r4]
   15f18:	beq	15eec <ftello64@plt+0x4c20>
   15f1c:	ldm	r3, {r0, r1}
   15f20:	stm	r4, {r0, r1}
   15f24:	mov	r1, #0
   15f28:	str	r1, [r3]
   15f2c:	ldr	r1, [r5, #36]	; 0x24
   15f30:	str	r1, [r3, #4]
   15f34:	str	r3, [r5, #36]	; 0x24
   15f38:	b	15eec <ftello64@plt+0x4c20>
   15f3c:	ldr	r3, [r5, #28]
   15f40:	mov	r0, r6
   15f44:	blx	r3
   15f48:	cmp	r0, #0
   15f4c:	bne	15f00 <ftello64@plt+0x4c34>
   15f50:	ldr	r3, [r4, #4]
   15f54:	cmp	r3, #0
   15f58:	beq	15ee8 <ftello64@plt+0x4c1c>
   15f5c:	ldr	r1, [r3]
   15f60:	cmp	r6, r1
   15f64:	bne	15f84 <ftello64@plt+0x4cb8>
   15f68:	ldr	r3, [r4, #4]
   15f6c:	cmp	r7, #0
   15f70:	ldr	r2, [r3]
   15f74:	beq	15eec <ftello64@plt+0x4c20>
   15f78:	ldr	r1, [r3, #4]
   15f7c:	str	r1, [r4, #4]
   15f80:	b	15f24 <ftello64@plt+0x4c58>
   15f84:	ldr	r3, [r5, #28]
   15f88:	mov	r0, r6
   15f8c:	blx	r3
   15f90:	cmp	r0, #0
   15f94:	bne	15f68 <ftello64@plt+0x4c9c>
   15f98:	ldr	r4, [r4, #4]
   15f9c:	b	15f50 <ftello64@plt+0x4c84>
   15fa0:	push	{r4, r5, r6, lr}
   15fa4:	ldrb	r4, [r1, #16]
   15fa8:	cmp	r4, #0
   15fac:	bne	15fd8 <ftello64@plt+0x4d0c>
   15fb0:	vmov	s15, r0
   15fb4:	vldr	s14, [r1, #8]
   15fb8:	vcvt.f32.u32	s13, s15
   15fbc:	vdiv.f32	s15, s13, s14
   15fc0:	vldr	s14, [pc, #156]	; 16064 <ftello64@plt+0x4d98>
   15fc4:	vcmpe.f32	s15, s14
   15fc8:	vmrs	APSR_nzcv, fpscr
   15fcc:	bge	16030 <ftello64@plt+0x4d64>
   15fd0:	vcvt.u32.f32	s15, s15
   15fd4:	vmov	r0, s15
   15fd8:	cmp	r0, #10
   15fdc:	movcc	r0, #10
   15fe0:	orr	r4, r0, #1
   15fe4:	cmn	r4, #1
   15fe8:	beq	16010 <ftello64@plt+0x4d44>
   15fec:	mov	r6, #9
   15ff0:	mov	r5, #3
   15ff4:	cmp	r4, r6
   15ff8:	bhi	16040 <ftello64@plt+0x4d74>
   15ffc:	mov	r1, r5
   16000:	mov	r0, r4
   16004:	bl	17158 <ftello64@plt+0x5e8c>
   16008:	cmp	r1, #0
   1600c:	beq	16038 <ftello64@plt+0x4d6c>
   16010:	lsrs	r3, r4, #30
   16014:	movne	r3, #1
   16018:	moveq	r3, #0
   1601c:	tst	r4, #536870912	; 0x20000000
   16020:	bne	1602c <ftello64@plt+0x4d60>
   16024:	cmp	r3, #0
   16028:	beq	16030 <ftello64@plt+0x4d64>
   1602c:	mov	r4, #0
   16030:	mov	r0, r4
   16034:	pop	{r4, r5, r6, pc}
   16038:	add	r4, r4, #2
   1603c:	b	15fe4 <ftello64@plt+0x4d18>
   16040:	mov	r1, r5
   16044:	mov	r0, r4
   16048:	bl	17158 <ftello64@plt+0x5e8c>
   1604c:	cmp	r1, #0
   16050:	beq	15ffc <ftello64@plt+0x4d30>
   16054:	add	r3, r5, #1
   16058:	add	r5, r5, #2
   1605c:	add	r6, r6, r3, lsl #2
   16060:	b	15ff4 <ftello64@plt+0x4d28>
   16064:	svcmi	0x00800000
   16068:	ldr	r3, [r0]
   1606c:	ldr	r2, [pc, #160]	; 16114 <ftello64@plt+0x4e48>
   16070:	cmp	r3, r2
   16074:	beq	160fc <ftello64@plt+0x4e30>
   16078:	vldr	s14, [r3, #8]
   1607c:	vldr	s13, [pc, #128]	; 16104 <ftello64@plt+0x4e38>
   16080:	vcmpe.f32	s14, s13
   16084:	vmrs	APSR_nzcv, fpscr
   16088:	ble	160f0 <ftello64@plt+0x4e24>
   1608c:	vldr	s15, [pc, #116]	; 16108 <ftello64@plt+0x4e3c>
   16090:	vcmpe.f32	s14, s15
   16094:	vmrs	APSR_nzcv, fpscr
   16098:	bpl	160f0 <ftello64@plt+0x4e24>
   1609c:	vldr	s12, [r3, #12]
   160a0:	vldr	s15, [pc, #100]	; 1610c <ftello64@plt+0x4e40>
   160a4:	vcmpe.f32	s12, s15
   160a8:	vmrs	APSR_nzcv, fpscr
   160ac:	ble	160f0 <ftello64@plt+0x4e24>
   160b0:	vldr	s15, [r3]
   160b4:	vcmpe.f32	s15, #0.0
   160b8:	vmrs	APSR_nzcv, fpscr
   160bc:	blt	160f0 <ftello64@plt+0x4e24>
   160c0:	vadd.f32	s15, s15, s13
   160c4:	vldr	s13, [r3, #4]
   160c8:	vcmpe.f32	s15, s13
   160cc:	vmrs	APSR_nzcv, fpscr
   160d0:	bpl	160f0 <ftello64@plt+0x4e24>
   160d4:	vldr	s12, [pc, #52]	; 16110 <ftello64@plt+0x4e44>
   160d8:	vcmpe.f32	s13, s12
   160dc:	vmrs	APSR_nzcv, fpscr
   160e0:	bhi	160f0 <ftello64@plt+0x4e24>
   160e4:	vcmpe.f32	s14, s15
   160e8:	vmrs	APSR_nzcv, fpscr
   160ec:	bgt	160fc <ftello64@plt+0x4e30>
   160f0:	str	r2, [r0]
   160f4:	mov	r0, #0
   160f8:	bx	lr
   160fc:	mov	r0, #1
   16100:	bx	lr
   16104:	stclcc	12, cr12, [ip, #820]	; 0x334
   16108:	svccc	0x00666666
   1610c:	svccc	0x008ccccd
   16110:	svccc	0x00800000
   16114:	andeq	r8, r1, r8, ror r1
   16118:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1611c:	mov	r5, r0
   16120:	ldr	r4, [r1]
   16124:	mov	r7, r1
   16128:	mov	r8, r2
   1612c:	add	r4, r4, #8
   16130:	mov	r9, #0
   16134:	mov	sl, #8
   16138:	ldr	r2, [r7, #4]
   1613c:	sub	r3, r4, #8
   16140:	cmp	r2, r3
   16144:	bhi	16154 <ftello64@plt+0x4e88>
   16148:	mov	r8, #1
   1614c:	mov	r0, r8
   16150:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16154:	ldr	r3, [r4, #-8]
   16158:	cmp	r3, #0
   1615c:	ldrne	r6, [r4, #-4]
   16160:	bne	161b8 <ftello64@plt+0x4eec>
   16164:	add	r4, r4, #8
   16168:	b	16138 <ftello64@plt+0x4e6c>
   1616c:	ldr	fp, [r6]
   16170:	mov	r0, r5
   16174:	mov	r1, fp
   16178:	bl	15e8c <ftello64@plt+0x4bc0>
   1617c:	ldr	r1, [r6, #4]
   16180:	ldr	r2, [r0]
   16184:	cmp	r2, #0
   16188:	streq	fp, [r0]
   1618c:	ldreq	r3, [r5, #12]
   16190:	ldrne	r3, [r0, #4]
   16194:	addeq	r3, r3, #1
   16198:	streq	r3, [r5, #12]
   1619c:	streq	r2, [r6]
   161a0:	ldreq	r3, [r5, #36]	; 0x24
   161a4:	strne	r3, [r6, #4]
   161a8:	streq	r3, [r6, #4]
   161ac:	strne	r6, [r0, #4]
   161b0:	streq	r6, [r5, #36]	; 0x24
   161b4:	mov	r6, r1
   161b8:	cmp	r6, #0
   161bc:	bne	1616c <ftello64@plt+0x4ea0>
   161c0:	cmp	r8, #0
   161c4:	ldr	fp, [r4, #-8]
   161c8:	str	r6, [r4, #-4]
   161cc:	bne	16164 <ftello64@plt+0x4e98>
   161d0:	mov	r1, fp
   161d4:	mov	r0, r5
   161d8:	bl	15e8c <ftello64@plt+0x4bc0>
   161dc:	ldr	r3, [r0]
   161e0:	mov	r6, r0
   161e4:	cmp	r3, #0
   161e8:	beq	16234 <ftello64@plt+0x4f68>
   161ec:	ldr	r0, [r5, #36]	; 0x24
   161f0:	cmp	r0, #0
   161f4:	ldrne	r3, [r0, #4]
   161f8:	strne	r3, [r5, #36]	; 0x24
   161fc:	bne	16210 <ftello64@plt+0x4f44>
   16200:	mov	r0, sl
   16204:	bl	15c70 <ftello64@plt+0x49a4>
   16208:	cmp	r0, #0
   1620c:	beq	1614c <ftello64@plt+0x4e80>
   16210:	ldr	r3, [r6, #4]
   16214:	str	fp, [r0]
   16218:	str	r3, [r0, #4]
   1621c:	str	r0, [r6, #4]
   16220:	ldr	r3, [r7, #12]
   16224:	str	r9, [r4, #-8]
   16228:	sub	r3, r3, #1
   1622c:	str	r3, [r7, #12]
   16230:	b	16164 <ftello64@plt+0x4e98>
   16234:	ldr	r3, [r5, #12]
   16238:	str	fp, [r0]
   1623c:	add	r3, r3, #1
   16240:	str	r3, [r5, #12]
   16244:	b	16220 <ftello64@plt+0x4f54>
   16248:	ldr	r0, [r0, #8]
   1624c:	bx	lr
   16250:	ldr	r0, [r0, #12]
   16254:	bx	lr
   16258:	ldr	r0, [r0, #16]
   1625c:	bx	lr
   16260:	ldm	r0, {r3, ip}
   16264:	mov	r0, #0
   16268:	cmp	r3, ip
   1626c:	bcc	16274 <ftello64@plt+0x4fa8>
   16270:	bx	lr
   16274:	ldr	r2, [r3]
   16278:	cmp	r2, #0
   1627c:	movne	r1, r3
   16280:	movne	r2, #1
   16284:	bne	16294 <ftello64@plt+0x4fc8>
   16288:	add	r3, r3, #8
   1628c:	b	16268 <ftello64@plt+0x4f9c>
   16290:	add	r2, r2, #1
   16294:	ldr	r1, [r1, #4]
   16298:	cmp	r1, #0
   1629c:	bne	16290 <ftello64@plt+0x4fc4>
   162a0:	cmp	r0, r2
   162a4:	movcc	r0, r2
   162a8:	b	16288 <ftello64@plt+0x4fbc>
   162ac:	push	{lr}		; (str lr, [sp, #-4]!)
   162b0:	mov	r3, #0
   162b4:	ldm	r0, {r2, lr}
   162b8:	mov	r1, r3
   162bc:	cmp	r2, lr
   162c0:	bcc	162e4 <ftello64@plt+0x5018>
   162c4:	ldr	r2, [r0, #12]
   162c8:	cmp	r1, r2
   162cc:	ldreq	r0, [r0, #16]
   162d0:	subeq	r0, r0, r3
   162d4:	clzeq	r0, r0
   162d8:	lsreq	r0, r0, #5
   162dc:	movne	r0, #0
   162e0:	pop	{pc}		; (ldr pc, [sp], #4)
   162e4:	ldr	ip, [r2]
   162e8:	cmp	ip, #0
   162ec:	addne	r1, r1, #1
   162f0:	addne	r3, r3, #1
   162f4:	movne	ip, r2
   162f8:	bne	16308 <ftello64@plt+0x503c>
   162fc:	add	r2, r2, #8
   16300:	b	162bc <ftello64@plt+0x4ff0>
   16304:	add	r3, r3, #1
   16308:	ldr	ip, [ip, #4]
   1630c:	cmp	ip, #0
   16310:	bne	16304 <ftello64@plt+0x5038>
   16314:	b	162fc <ftello64@plt+0x5030>
   16318:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1631c:	mov	r4, r1
   16320:	ldr	r5, [r0, #8]
   16324:	ldr	r7, [r0, #12]
   16328:	mov	r6, r0
   1632c:	bl	16260 <ftello64@plt+0x4f94>
   16330:	ldr	r3, [r6, #16]
   16334:	ldr	r2, [pc, #124]	; 163b8 <ftello64@plt+0x50ec>
   16338:	mov	r1, #1
   1633c:	mov	r8, r0
   16340:	mov	r0, r4
   16344:	bl	111f4 <__fprintf_chk@plt>
   16348:	mov	r3, r5
   1634c:	ldr	r2, [pc, #104]	; 163bc <ftello64@plt+0x50f0>
   16350:	mov	r1, #1
   16354:	mov	r0, r4
   16358:	bl	111f4 <__fprintf_chk@plt>
   1635c:	vmov	s15, r7
   16360:	mov	r3, r7
   16364:	ldr	r2, [pc, #84]	; 163c0 <ftello64@plt+0x50f4>
   16368:	mov	r1, #1
   1636c:	vcvt.f64.u32	d6, s15
   16370:	vldr	d7, [pc, #56]	; 163b0 <ftello64@plt+0x50e4>
   16374:	mov	r0, r4
   16378:	vmul.f64	d6, d6, d7
   1637c:	vmov	s15, r5
   16380:	vcvt.f64.u32	d7, s15
   16384:	vdiv.f64	d5, d6, d7
   16388:	vstr	d5, [sp]
   1638c:	bl	111f4 <__fprintf_chk@plt>
   16390:	mov	r3, r8
   16394:	ldr	r2, [pc, #40]	; 163c4 <ftello64@plt+0x50f8>
   16398:	mov	r1, #1
   1639c:	mov	r0, r4
   163a0:	add	sp, sp, #8
   163a4:	pop	{r4, r5, r6, r7, r8, lr}
   163a8:	b	111f4 <__fprintf_chk@plt>
   163ac:	nop			; (mov r0, r0)
   163b0:	andeq	r0, r0, r0
   163b4:	subsmi	r0, r9, r0
   163b8:	andeq	r8, r1, ip, lsl #3
   163bc:	andeq	r8, r1, r4, lsr #3
   163c0:			; <UNDEFINED> instruction: 0x000181bc
   163c4:	ldrdeq	r8, [r1], -sp
   163c8:	push	{r4, r5, r6, lr}
   163cc:	mov	r6, r0
   163d0:	mov	r5, r1
   163d4:	bl	15e8c <ftello64@plt+0x4bc0>
   163d8:	ldr	r3, [r0]
   163dc:	cmp	r3, #0
   163e0:	movne	r4, r0
   163e4:	bne	16410 <ftello64@plt+0x5144>
   163e8:	mov	r0, #0
   163ec:	pop	{r4, r5, r6, pc}
   163f0:	ldr	r3, [r6, #28]
   163f4:	mov	r0, r5
   163f8:	blx	r3
   163fc:	cmp	r0, #0
   16400:	bne	1641c <ftello64@plt+0x5150>
   16404:	ldr	r4, [r4, #4]
   16408:	cmp	r4, #0
   1640c:	beq	163e8 <ftello64@plt+0x511c>
   16410:	ldr	r1, [r4]
   16414:	cmp	r5, r1
   16418:	bne	163f0 <ftello64@plt+0x5124>
   1641c:	ldr	r0, [r4]
   16420:	pop	{r4, r5, r6, pc}
   16424:	ldr	r3, [r0, #16]
   16428:	cmp	r3, #0
   1642c:	beq	1645c <ftello64@plt+0x5190>
   16430:	ldr	r3, [r0]
   16434:	ldr	r2, [r0, #4]
   16438:	cmp	r3, r2
   1643c:	bcc	16448 <ftello64@plt+0x517c>
   16440:	push	{r4, lr}
   16444:	bl	1129c <abort@plt>
   16448:	ldr	r0, [r3]
   1644c:	cmp	r0, #0
   16450:	bne	16460 <ftello64@plt+0x5194>
   16454:	add	r3, r3, #8
   16458:	b	16438 <ftello64@plt+0x516c>
   1645c:	mov	r0, r3
   16460:	bx	lr
   16464:	push	{r4, r5, r6, lr}
   16468:	mov	r4, r0
   1646c:	mov	r5, r1
   16470:	bl	15e8c <ftello64@plt+0x4bc0>
   16474:	mov	r2, r0
   16478:	mov	r3, r0
   1647c:	ldr	r1, [r3]
   16480:	ldr	r3, [r3, #4]
   16484:	cmp	r5, r1
   16488:	bne	1649c <ftello64@plt+0x51d0>
   1648c:	cmp	r3, #0
   16490:	beq	1649c <ftello64@plt+0x51d0>
   16494:	ldr	r0, [r3]
   16498:	pop	{r4, r5, r6, pc}
   1649c:	cmp	r3, #0
   164a0:	bne	1647c <ftello64@plt+0x51b0>
   164a4:	ldr	r3, [r4, #4]
   164a8:	add	r2, r2, #8
   164ac:	cmp	r2, r3
   164b0:	bcc	164bc <ftello64@plt+0x51f0>
   164b4:	mov	r0, #0
   164b8:	pop	{r4, r5, r6, pc}
   164bc:	ldr	r0, [r2]
   164c0:	cmp	r0, #0
   164c4:	beq	164a8 <ftello64@plt+0x51dc>
   164c8:	pop	{r4, r5, r6, pc}
   164cc:	ldr	ip, [r0]
   164d0:	mov	r3, #0
   164d4:	push	{r4, r5, lr}
   164d8:	ldr	lr, [r0, #4]
   164dc:	cmp	ip, lr
   164e0:	bcc	164ec <ftello64@plt+0x5220>
   164e4:	mov	r0, r3
   164e8:	pop	{r4, r5, pc}
   164ec:	ldr	lr, [ip]
   164f0:	cmp	lr, #0
   164f4:	beq	16520 <ftello64@plt+0x5254>
   164f8:	add	r4, r1, r3, lsl #2
   164fc:	mov	lr, ip
   16500:	cmp	r2, r3
   16504:	bls	164e4 <ftello64@plt+0x5218>
   16508:	ldr	r5, [lr]
   1650c:	add	r3, r3, #1
   16510:	str	r5, [r4], #4
   16514:	ldr	lr, [lr, #4]
   16518:	cmp	lr, #0
   1651c:	bne	16500 <ftello64@plt+0x5234>
   16520:	add	ip, ip, #8
   16524:	b	164d8 <ftello64@plt+0x520c>
   16528:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1652c:	mov	r7, r0
   16530:	ldr	r4, [r0]
   16534:	mov	r8, r1
   16538:	mov	r9, r2
   1653c:	mov	r6, #0
   16540:	ldr	r3, [r7, #4]
   16544:	cmp	r4, r3
   16548:	bcc	16554 <ftello64@plt+0x5288>
   1654c:	mov	r0, r6
   16550:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16554:	ldr	r3, [r4]
   16558:	cmp	r3, #0
   1655c:	beq	16588 <ftello64@plt+0x52bc>
   16560:	mov	r5, r4
   16564:	mov	r1, r9
   16568:	ldr	r0, [r5]
   1656c:	blx	r8
   16570:	cmp	r0, #0
   16574:	beq	1654c <ftello64@plt+0x5280>
   16578:	ldr	r5, [r5, #4]
   1657c:	add	r6, r6, #1
   16580:	cmp	r5, #0
   16584:	bne	16564 <ftello64@plt+0x5298>
   16588:	add	r4, r4, #8
   1658c:	b	16540 <ftello64@plt+0x5274>
   16590:	push	{r4, r5, r6, lr}
   16594:	sub	r4, r0, #1
   16598:	mov	r5, r1
   1659c:	mov	r0, #0
   165a0:	mov	r6, #31
   165a4:	ldrb	r3, [r4, #1]!
   165a8:	cmp	r3, #0
   165ac:	bne	165b4 <ftello64@plt+0x52e8>
   165b0:	pop	{r4, r5, r6, pc}
   165b4:	mov	r1, r5
   165b8:	mla	r0, r6, r0, r3
   165bc:	bl	17158 <ftello64@plt+0x5e8c>
   165c0:	mov	r0, r1
   165c4:	b	165a4 <ftello64@plt+0x52d8>
   165c8:	push	{lr}		; (str lr, [sp, #-4]!)
   165cc:	mov	ip, r0
   165d0:	ldr	lr, [pc, #16]	; 165e8 <ftello64@plt+0x531c>
   165d4:	ldm	lr!, {r0, r1, r2, r3}
   165d8:	stmia	ip!, {r0, r1, r2, r3}
   165dc:	ldr	r3, [lr]
   165e0:	str	r3, [ip]
   165e4:	pop	{pc}		; (ldr pc, [sp], #4)
   165e8:	andeq	r8, r1, r8, ror r1
   165ec:	cmp	r2, #0
   165f0:	push	{r4, r5, r6, r7, r8, lr}
   165f4:	mov	r8, r0
   165f8:	ldr	r7, [pc, #176]	; 166b0 <ftello64@plt+0x53e4>
   165fc:	mov	r0, #40	; 0x28
   16600:	movne	r7, r2
   16604:	cmp	r3, #0
   16608:	mov	r5, r1
   1660c:	ldr	r6, [pc, #160]	; 166b4 <ftello64@plt+0x53e8>
   16610:	movne	r6, r3
   16614:	bl	15c70 <ftello64@plt+0x49a4>
   16618:	subs	r4, r0, #0
   1661c:	beq	16698 <ftello64@plt+0x53cc>
   16620:	ldr	r3, [pc, #144]	; 166b8 <ftello64@plt+0x53ec>
   16624:	cmp	r5, #0
   16628:	mov	r0, r4
   1662c:	moveq	r5, r3
   16630:	str	r5, [r0, #20]!
   16634:	bl	16068 <ftello64@plt+0x4d9c>
   16638:	cmp	r0, #0
   1663c:	beq	166a0 <ftello64@plt+0x53d4>
   16640:	mov	r1, r5
   16644:	mov	r0, r8
   16648:	bl	15fa0 <ftello64@plt+0x4cd4>
   1664c:	cmp	r0, #0
   16650:	str	r0, [r4, #8]
   16654:	beq	166a0 <ftello64@plt+0x53d4>
   16658:	mov	r1, #8
   1665c:	bl	15c28 <ftello64@plt+0x495c>
   16660:	cmp	r0, #0
   16664:	str	r0, [r4]
   16668:	beq	166a0 <ftello64@plt+0x53d4>
   1666c:	ldr	r3, [r4, #8]
   16670:	ldr	r2, [sp, #24]
   16674:	str	r7, [r4, #24]
   16678:	add	r0, r0, r3, lsl #3
   1667c:	mov	r3, #0
   16680:	str	r0, [r4, #4]
   16684:	str	r3, [r4, #12]
   16688:	str	r3, [r4, #16]
   1668c:	str	r6, [r4, #28]
   16690:	str	r2, [r4, #32]
   16694:	str	r3, [r4, #36]	; 0x24
   16698:	mov	r0, r4
   1669c:	pop	{r4, r5, r6, r7, r8, pc}
   166a0:	mov	r0, r4
   166a4:	bl	15e10 <ftello64@plt+0x4b44>
   166a8:	mov	r4, #0
   166ac:	b	16698 <ftello64@plt+0x53cc>
   166b0:	andeq	r5, r1, r8, ror #28
   166b4:	andeq	r5, r1, ip, ror lr
   166b8:	andeq	r8, r1, r8, ror r1
   166bc:	push	{r4, r5, r6, r7, r8, lr}
   166c0:	mov	r5, r0
   166c4:	ldr	r4, [r0]
   166c8:	mov	r7, #0
   166cc:	add	r4, r4, #8
   166d0:	ldr	r2, [r5, #4]
   166d4:	sub	r3, r4, #8
   166d8:	cmp	r2, r3
   166dc:	bhi	166f0 <ftello64@plt+0x5424>
   166e0:	mov	r3, #0
   166e4:	str	r3, [r5, #12]
   166e8:	str	r3, [r5, #16]
   166ec:	pop	{r4, r5, r6, r7, r8, pc}
   166f0:	ldr	r3, [r4, #-8]
   166f4:	cmp	r3, #0
   166f8:	ldrne	r6, [r4, #-4]
   166fc:	bne	16730 <ftello64@plt+0x5464>
   16700:	add	r4, r4, #8
   16704:	b	166d0 <ftello64@plt+0x5404>
   16708:	cmp	r3, #0
   1670c:	beq	16718 <ftello64@plt+0x544c>
   16710:	ldr	r0, [r6]
   16714:	blx	r3
   16718:	ldr	r3, [r6, #4]
   1671c:	ldr	r2, [r5, #36]	; 0x24
   16720:	str	r7, [r6]
   16724:	str	r2, [r6, #4]
   16728:	str	r6, [r5, #36]	; 0x24
   1672c:	mov	r6, r3
   16730:	cmp	r6, #0
   16734:	ldr	r3, [r5, #32]
   16738:	bne	16708 <ftello64@plt+0x543c>
   1673c:	cmp	r3, #0
   16740:	beq	1674c <ftello64@plt+0x5480>
   16744:	ldr	r0, [r4, #-8]
   16748:	blx	r3
   1674c:	str	r7, [r4, #-8]
   16750:	str	r7, [r4, #-4]
   16754:	b	16700 <ftello64@plt+0x5434>
   16758:	ldr	r3, [r0, #32]
   1675c:	push	{r4, r5, r6, lr}
   16760:	cmp	r3, #0
   16764:	mov	r4, r0
   16768:	bne	1679c <ftello64@plt+0x54d0>
   1676c:	ldr	r5, [r4]
   16770:	ldr	r3, [r4, #4]
   16774:	cmp	r5, r3
   16778:	bcc	167ec <ftello64@plt+0x5520>
   1677c:	ldr	r0, [r4, #36]	; 0x24
   16780:	cmp	r0, #0
   16784:	bne	1680c <ftello64@plt+0x5540>
   16788:	ldr	r0, [r4]
   1678c:	bl	15e10 <ftello64@plt+0x4b44>
   16790:	mov	r0, r4
   16794:	pop	{r4, r5, r6, lr}
   16798:	b	15e10 <ftello64@plt+0x4b44>
   1679c:	ldr	r3, [r0, #16]
   167a0:	cmp	r3, #0
   167a4:	ldrne	r5, [r0]
   167a8:	beq	1676c <ftello64@plt+0x54a0>
   167ac:	ldr	r3, [r4, #4]
   167b0:	cmp	r5, r3
   167b4:	bcs	1676c <ftello64@plt+0x54a0>
   167b8:	ldr	r3, [r5]
   167bc:	cmp	r3, #0
   167c0:	movne	r6, r5
   167c4:	bne	167d0 <ftello64@plt+0x5504>
   167c8:	add	r5, r5, #8
   167cc:	b	167ac <ftello64@plt+0x54e0>
   167d0:	ldr	r0, [r6]
   167d4:	ldr	r3, [r4, #32]
   167d8:	blx	r3
   167dc:	ldr	r6, [r6, #4]
   167e0:	cmp	r6, #0
   167e4:	bne	167d0 <ftello64@plt+0x5504>
   167e8:	b	167c8 <ftello64@plt+0x54fc>
   167ec:	ldr	r0, [r5, #4]
   167f0:	cmp	r0, #0
   167f4:	addeq	r5, r5, #8
   167f8:	beq	16770 <ftello64@plt+0x54a4>
   167fc:	ldr	r6, [r0, #4]
   16800:	bl	15e10 <ftello64@plt+0x4b44>
   16804:	mov	r0, r6
   16808:	b	167f0 <ftello64@plt+0x5524>
   1680c:	ldr	r5, [r0, #4]
   16810:	bl	15e10 <ftello64@plt+0x4b44>
   16814:	mov	r0, r5
   16818:	b	16780 <ftello64@plt+0x54b4>
   1681c:	push	{r4, r5, lr}
   16820:	mov	r4, r0
   16824:	sub	sp, sp, #44	; 0x2c
   16828:	mov	r0, r1
   1682c:	ldr	r1, [r4, #20]
   16830:	bl	15fa0 <ftello64@plt+0x4cd4>
   16834:	subs	r5, r0, #0
   16838:	bne	1684c <ftello64@plt+0x5580>
   1683c:	mov	r5, #0
   16840:	mov	r0, r5
   16844:	add	sp, sp, #44	; 0x2c
   16848:	pop	{r4, r5, pc}
   1684c:	ldr	r3, [r4, #8]
   16850:	cmp	r5, r3
   16854:	beq	1693c <ftello64@plt+0x5670>
   16858:	mov	r1, #8
   1685c:	bl	15c28 <ftello64@plt+0x495c>
   16860:	cmp	r0, #0
   16864:	str	r0, [sp]
   16868:	beq	1683c <ftello64@plt+0x5570>
   1686c:	ldr	r3, [r4, #20]
   16870:	add	r0, r0, r5, lsl #3
   16874:	str	r3, [sp, #20]
   16878:	ldr	r3, [r4, #24]
   1687c:	mov	r2, #0
   16880:	str	r3, [sp, #24]
   16884:	ldr	r3, [r4, #28]
   16888:	str	r0, [sp, #4]
   1688c:	str	r3, [sp, #28]
   16890:	ldr	r3, [r4, #32]
   16894:	mov	r1, r4
   16898:	str	r3, [sp, #32]
   1689c:	ldr	r3, [r4, #36]	; 0x24
   168a0:	mov	r0, sp
   168a4:	str	r5, [sp, #8]
   168a8:	str	r2, [sp, #12]
   168ac:	str	r2, [sp, #16]
   168b0:	str	r3, [sp, #36]	; 0x24
   168b4:	bl	16118 <ftello64@plt+0x4e4c>
   168b8:	subs	r5, r0, #0
   168bc:	beq	168f4 <ftello64@plt+0x5628>
   168c0:	ldr	r0, [r4]
   168c4:	bl	15e10 <ftello64@plt+0x4b44>
   168c8:	ldr	r3, [sp]
   168cc:	str	r3, [r4]
   168d0:	ldr	r3, [sp, #4]
   168d4:	str	r3, [r4, #4]
   168d8:	ldr	r3, [sp, #8]
   168dc:	str	r3, [r4, #8]
   168e0:	ldr	r3, [sp, #12]
   168e4:	str	r3, [r4, #12]
   168e8:	ldr	r3, [sp, #36]	; 0x24
   168ec:	str	r3, [r4, #36]	; 0x24
   168f0:	b	16840 <ftello64@plt+0x5574>
   168f4:	ldr	r3, [sp, #36]	; 0x24
   168f8:	mov	r2, #1
   168fc:	str	r3, [r4, #36]	; 0x24
   16900:	mov	r1, sp
   16904:	mov	r0, r4
   16908:	bl	16118 <ftello64@plt+0x4e4c>
   1690c:	cmp	r0, #0
   16910:	bne	16918 <ftello64@plt+0x564c>
   16914:	bl	1129c <abort@plt>
   16918:	mov	r2, r5
   1691c:	mov	r1, sp
   16920:	mov	r0, r4
   16924:	bl	16118 <ftello64@plt+0x4e4c>
   16928:	cmp	r0, #0
   1692c:	beq	16914 <ftello64@plt+0x5648>
   16930:	ldr	r0, [sp]
   16934:	bl	15e10 <ftello64@plt+0x4b44>
   16938:	b	16840 <ftello64@plt+0x5574>
   1693c:	mov	r5, #1
   16940:	b	16840 <ftello64@plt+0x5574>
   16944:	push	{r0, r1, r4, r5, r6, lr}
   16948:	subs	r6, r1, #0
   1694c:	bne	16954 <ftello64@plt+0x5688>
   16950:	bl	1129c <abort@plt>
   16954:	mov	r5, r2
   16958:	mov	r3, #0
   1695c:	add	r2, sp, #4
   16960:	mov	r4, r0
   16964:	bl	15ec0 <ftello64@plt+0x4bf4>
   16968:	cmp	r0, #0
   1696c:	beq	16984 <ftello64@plt+0x56b8>
   16970:	cmp	r5, #0
   16974:	strne	r0, [r5]
   16978:	movne	r0, #0
   1697c:	moveq	r0, r5
   16980:	b	16a04 <ftello64@plt+0x5738>
   16984:	vldr	s15, [r4, #12]
   16988:	ldr	r3, [r4, #20]
   1698c:	vcvt.f32.u32	s14, s15
   16990:	vldr	s15, [r4, #8]
   16994:	vldr	s13, [r3, #8]
   16998:	vcvt.f32.u32	s15, s15
   1699c:	vmul.f32	s15, s15, s13
   169a0:	vcmpe.f32	s14, s15
   169a4:	vmrs	APSR_nzcv, fpscr
   169a8:	ble	16a40 <ftello64@plt+0x5774>
   169ac:	add	r0, r4, #20
   169b0:	bl	16068 <ftello64@plt+0x4d9c>
   169b4:	vldr	s15, [r4, #8]
   169b8:	ldr	r3, [r4, #20]
   169bc:	vldr	s14, [r4, #12]
   169c0:	vcvt.f32.u32	s15, s15
   169c4:	vldr	s13, [r3, #8]
   169c8:	vcvt.f32.u32	s14, s14
   169cc:	vmul.f32	s12, s13, s15
   169d0:	vcmpe.f32	s14, s12
   169d4:	vmrs	APSR_nzcv, fpscr
   169d8:	ble	16a40 <ftello64@plt+0x5774>
   169dc:	vldr	s14, [r3, #12]
   169e0:	ldrb	r2, [r3, #16]
   169e4:	vmul.f32	s15, s15, s14
   169e8:	cmp	r2, #0
   169ec:	vldr	s14, [pc, #200]	; 16abc <ftello64@plt+0x57f0>
   169f0:	vmuleq.f32	s15, s15, s13
   169f4:	vcmpe.f32	s15, s14
   169f8:	vmrs	APSR_nzcv, fpscr
   169fc:	blt	16a0c <ftello64@plt+0x5740>
   16a00:	mvn	r0, #0
   16a04:	add	sp, sp, #8
   16a08:	pop	{r4, r5, r6, pc}
   16a0c:	vcvt.u32.f32	s15, s15
   16a10:	mov	r0, r4
   16a14:	vmov	r1, s15
   16a18:	bl	1681c <ftello64@plt+0x5550>
   16a1c:	cmp	r0, #0
   16a20:	beq	16a00 <ftello64@plt+0x5734>
   16a24:	mov	r3, #0
   16a28:	add	r2, sp, #4
   16a2c:	mov	r1, r6
   16a30:	mov	r0, r4
   16a34:	bl	15ec0 <ftello64@plt+0x4bf4>
   16a38:	cmp	r0, #0
   16a3c:	bne	16950 <ftello64@plt+0x5684>
   16a40:	ldr	r3, [sp, #4]
   16a44:	ldr	r2, [r3]
   16a48:	cmp	r2, #0
   16a4c:	beq	16a9c <ftello64@plt+0x57d0>
   16a50:	ldr	r0, [r4, #36]	; 0x24
   16a54:	cmp	r0, #0
   16a58:	ldrne	r3, [r0, #4]
   16a5c:	strne	r3, [r4, #36]	; 0x24
   16a60:	bne	16a74 <ftello64@plt+0x57a8>
   16a64:	mov	r0, #8
   16a68:	bl	15c70 <ftello64@plt+0x49a4>
   16a6c:	cmp	r0, #0
   16a70:	beq	16a00 <ftello64@plt+0x5734>
   16a74:	ldr	r3, [sp, #4]
   16a78:	str	r6, [r0]
   16a7c:	ldr	r2, [r3, #4]
   16a80:	str	r2, [r0, #4]
   16a84:	str	r0, [r3, #4]
   16a88:	ldr	r3, [r4, #16]
   16a8c:	add	r3, r3, #1
   16a90:	str	r3, [r4, #16]
   16a94:	mov	r0, #1
   16a98:	b	16a04 <ftello64@plt+0x5738>
   16a9c:	str	r6, [r3]
   16aa0:	ldr	r3, [r4, #16]
   16aa4:	add	r3, r3, #1
   16aa8:	str	r3, [r4, #16]
   16aac:	ldr	r3, [r4, #12]
   16ab0:	add	r3, r3, #1
   16ab4:	str	r3, [r4, #12]
   16ab8:	b	16a94 <ftello64@plt+0x57c8>
   16abc:	svcmi	0x00800000
   16ac0:	push	{r0, r1, r4, lr}
   16ac4:	add	r2, sp, #4
   16ac8:	mov	r4, r1
   16acc:	bl	16944 <ftello64@plt+0x5678>
   16ad0:	cmn	r0, #1
   16ad4:	moveq	r0, #0
   16ad8:	beq	16ae8 <ftello64@plt+0x581c>
   16adc:	cmp	r0, #0
   16ae0:	movne	r0, r4
   16ae4:	ldreq	r0, [sp, #4]
   16ae8:	add	sp, sp, #8
   16aec:	pop	{r4, pc}
   16af0:	push	{r0, r1, r4, r5, r6, lr}
   16af4:	mov	r3, #1
   16af8:	add	r2, sp, #4
   16afc:	mov	r4, r0
   16b00:	bl	15ec0 <ftello64@plt+0x4bf4>
   16b04:	subs	r5, r0, #0
   16b08:	beq	16bc0 <ftello64@plt+0x58f4>
   16b0c:	ldr	r3, [r4, #16]
   16b10:	sub	r3, r3, #1
   16b14:	str	r3, [r4, #16]
   16b18:	ldr	r3, [sp, #4]
   16b1c:	ldr	r3, [r3]
   16b20:	cmp	r3, #0
   16b24:	bne	16bc0 <ftello64@plt+0x58f4>
   16b28:	vldr	s14, [r4, #8]
   16b2c:	ldr	r3, [r4, #12]
   16b30:	sub	r3, r3, #1
   16b34:	vcvt.f32.u32	s14, s14
   16b38:	vmov	s15, r3
   16b3c:	str	r3, [r4, #12]
   16b40:	ldr	r3, [r4, #20]
   16b44:	vcvt.f32.u32	s15, s15
   16b48:	vldr	s13, [r3]
   16b4c:	vmul.f32	s14, s14, s13
   16b50:	vcmpe.f32	s15, s14
   16b54:	vmrs	APSR_nzcv, fpscr
   16b58:	bpl	16bc0 <ftello64@plt+0x58f4>
   16b5c:	add	r0, r4, #20
   16b60:	bl	16068 <ftello64@plt+0x4d9c>
   16b64:	vldr	s15, [r4, #8]
   16b68:	vldr	s14, [r4, #12]
   16b6c:	ldr	r3, [r4, #20]
   16b70:	vcvt.f32.u32	s15, s15
   16b74:	vcvt.f32.u32	s13, s14
   16b78:	vldr	s14, [r3]
   16b7c:	vmul.f32	s14, s15, s14
   16b80:	vcmpe.f32	s13, s14
   16b84:	vmrs	APSR_nzcv, fpscr
   16b88:	bpl	16bc0 <ftello64@plt+0x58f4>
   16b8c:	vldr	s14, [r3, #4]
   16b90:	ldrb	r2, [r3, #16]
   16b94:	mov	r0, r4
   16b98:	vmul.f32	s15, s15, s14
   16b9c:	cmp	r2, #0
   16ba0:	vldreq	s14, [r3, #8]
   16ba4:	vmuleq.f32	s15, s15, s14
   16ba8:	vcvt.u32.f32	s15, s15
   16bac:	vmov	r1, s15
   16bb0:	bl	1681c <ftello64@plt+0x5550>
   16bb4:	cmp	r0, #0
   16bb8:	ldreq	r0, [r4, #36]	; 0x24
   16bbc:	beq	16bd8 <ftello64@plt+0x590c>
   16bc0:	mov	r0, r5
   16bc4:	add	sp, sp, #8
   16bc8:	pop	{r4, r5, r6, pc}
   16bcc:	ldr	r6, [r0, #4]
   16bd0:	bl	15e10 <ftello64@plt+0x4b44>
   16bd4:	mov	r0, r6
   16bd8:	cmp	r0, #0
   16bdc:	bne	16bcc <ftello64@plt+0x5900>
   16be0:	str	r0, [r4, #36]	; 0x24
   16be4:	b	16bc0 <ftello64@plt+0x58f4>
   16be8:	b	16af0 <ftello64@plt+0x5824>
   16bec:	push	{r4, lr}
   16bf0:	mov	r0, #14
   16bf4:	bl	11248 <nl_langinfo@plt>
   16bf8:	ldr	r3, [pc, #24]	; 16c18 <ftello64@plt+0x594c>
   16bfc:	cmp	r0, #0
   16c00:	moveq	r0, r3
   16c04:	ldr	r3, [pc, #16]	; 16c1c <ftello64@plt+0x5950>
   16c08:	ldrb	r2, [r0]
   16c0c:	cmp	r2, #0
   16c10:	moveq	r0, r3
   16c14:	pop	{r4, pc}
   16c18:	strdeq	r7, [r1], -r2
   16c1c:	strdeq	r8, [r1], -r5
   16c20:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   16c24:	subs	r5, r0, #0
   16c28:	addeq	r5, sp, #4
   16c2c:	mov	r0, r5
   16c30:	mov	r7, r2
   16c34:	mov	r6, r1
   16c38:	bl	11104 <mbrtowc@plt>
   16c3c:	cmp	r7, #0
   16c40:	cmnne	r0, #3
   16c44:	mov	r4, r0
   16c48:	bls	16c64 <ftello64@plt+0x5998>
   16c4c:	mov	r0, #0
   16c50:	bl	16e8c <ftello64@plt+0x5bc0>
   16c54:	cmp	r0, #0
   16c58:	moveq	r4, #1
   16c5c:	ldrbeq	r3, [r6]
   16c60:	streq	r3, [r5]
   16c64:	mov	r0, r4
   16c68:	add	sp, sp, #12
   16c6c:	pop	{r4, r5, r6, r7, pc}
   16c70:	push	{r4, r5, r6, lr}
   16c74:	subs	r4, r2, #0
   16c78:	mov	r6, r0
   16c7c:	mov	r5, r1
   16c80:	beq	16c98 <ftello64@plt+0x59cc>
   16c84:	mov	r1, r4
   16c88:	mvn	r0, #0
   16c8c:	bl	16f6c <ftello64@plt+0x5ca0>
   16c90:	cmp	r0, r5
   16c94:	bcc	16ca8 <ftello64@plt+0x59dc>
   16c98:	mul	r1, r5, r4
   16c9c:	mov	r0, r6
   16ca0:	pop	{r4, r5, r6, lr}
   16ca4:	b	15cb0 <ftello64@plt+0x49e4>
   16ca8:	bl	111a0 <__errno_location@plt>
   16cac:	mov	r3, #12
   16cb0:	str	r3, [r0]
   16cb4:	mov	r0, #0
   16cb8:	pop	{r4, r5, r6, pc}
   16cbc:	mov	r2, #3
   16cc0:	mov	r1, #0
   16cc4:	b	16cc8 <ftello64@plt+0x59fc>
   16cc8:	push	{r1, r2, r3}
   16ccc:	push	{r0, r1, r4, r5, r6, r7, lr}
   16cd0:	add	r2, sp, #32
   16cd4:	ldr	r1, [sp, #28]
   16cd8:	str	r2, [sp, #4]
   16cdc:	cmp	r1, #0
   16ce0:	beq	16d24 <ftello64@plt+0x5a58>
   16ce4:	ldr	r3, [pc, #396]	; 16e78 <ftello64@plt+0x5bac>
   16ce8:	mov	r6, r0
   16cec:	cmp	r1, r3
   16cf0:	beq	16d30 <ftello64@plt+0x5a64>
   16cf4:	cmp	r1, #11
   16cf8:	beq	16d14 <ftello64@plt+0x5a48>
   16cfc:	bgt	16e40 <ftello64@plt+0x5b74>
   16d00:	cmp	r1, #3
   16d04:	beq	16d14 <ftello64@plt+0x5a48>
   16d08:	bgt	16e1c <ftello64@plt+0x5b50>
   16d0c:	cmp	r1, #1
   16d10:	bne	16e28 <ftello64@plt+0x5b5c>
   16d14:	mov	r0, r6
   16d18:	bl	11218 <fcntl64@plt>
   16d1c:	mov	r4, r0
   16d20:	b	16ddc <ftello64@plt+0x5b10>
   16d24:	ldr	r2, [sp, #32]
   16d28:	bl	11218 <fcntl64@plt>
   16d2c:	b	16d1c <ftello64@plt+0x5a50>
   16d30:	ldr	r5, [pc, #324]	; 16e7c <ftello64@plt+0x5bb0>
   16d34:	add	r3, sp, #36	; 0x24
   16d38:	str	r3, [sp, #4]
   16d3c:	ldr	r3, [r5]
   16d40:	ldr	r7, [r2]
   16d44:	cmp	r3, #0
   16d48:	mov	r2, r7
   16d4c:	blt	16df0 <ftello64@plt+0x5b24>
   16d50:	bl	11218 <fcntl64@plt>
   16d54:	subs	r4, r0, #0
   16d58:	bge	16d6c <ftello64@plt+0x5aa0>
   16d5c:	bl	111a0 <__errno_location@plt>
   16d60:	ldr	r3, [r0]
   16d64:	cmp	r3, #22
   16d68:	beq	16dbc <ftello64@plt+0x5af0>
   16d6c:	mov	r3, #1
   16d70:	str	r3, [r5]
   16d74:	cmp	r4, #0
   16d78:	blt	16ddc <ftello64@plt+0x5b10>
   16d7c:	ldr	r5, [r5]
   16d80:	cmn	r5, #1
   16d84:	bne	16ddc <ftello64@plt+0x5b10>
   16d88:	mov	r1, #1
   16d8c:	mov	r0, r4
   16d90:	bl	11218 <fcntl64@plt>
   16d94:	subs	r2, r0, #0
   16d98:	bge	16e00 <ftello64@plt+0x5b34>
   16d9c:	bl	111a0 <__errno_location@plt>
   16da0:	ldr	r7, [r0]
   16da4:	mov	r6, r0
   16da8:	mov	r0, r4
   16dac:	bl	112b4 <close@plt>
   16db0:	mov	r4, r5
   16db4:	str	r7, [r6]
   16db8:	b	16ddc <ftello64@plt+0x5b10>
   16dbc:	mov	r2, r7
   16dc0:	mov	r1, #0
   16dc4:	mov	r0, r6
   16dc8:	bl	11218 <fcntl64@plt>
   16dcc:	subs	r4, r0, #0
   16dd0:	mvnge	r3, #0
   16dd4:	strge	r3, [r5]
   16dd8:	bge	16d7c <ftello64@plt+0x5ab0>
   16ddc:	mov	r0, r4
   16de0:	add	sp, sp, #8
   16de4:	pop	{r4, r5, r6, r7, lr}
   16de8:	add	sp, sp, #12
   16dec:	bx	lr
   16df0:	mov	r1, #0
   16df4:	bl	11218 <fcntl64@plt>
   16df8:	mov	r4, r0
   16dfc:	b	16d74 <ftello64@plt+0x5aa8>
   16e00:	orr	r2, r2, #1
   16e04:	mov	r1, #2
   16e08:	mov	r0, r4
   16e0c:	bl	11218 <fcntl64@plt>
   16e10:	cmn	r0, #1
   16e14:	bne	16ddc <ftello64@plt+0x5b10>
   16e18:	b	16d9c <ftello64@plt+0x5ad0>
   16e1c:	cmp	r1, #8
   16e20:	beq	16e28 <ftello64@plt+0x5b5c>
   16e24:	bgt	16e38 <ftello64@plt+0x5b6c>
   16e28:	ldr	r3, [sp, #4]
   16e2c:	mov	r0, r6
   16e30:	ldr	r2, [r3]
   16e34:	b	16d28 <ftello64@plt+0x5a5c>
   16e38:	cmp	r1, #9
   16e3c:	b	16d10 <ftello64@plt+0x5a44>
   16e40:	ldr	r2, [pc, #56]	; 16e80 <ftello64@plt+0x5bb4>
   16e44:	cmp	r1, r2
   16e48:	bgt	16e60 <ftello64@plt+0x5b94>
   16e4c:	cmp	r1, r3
   16e50:	ldrlt	r3, [pc, #44]	; 16e84 <ftello64@plt+0x5bb8>
   16e54:	bge	16e28 <ftello64@plt+0x5b5c>
   16e58:	cmp	r1, r3
   16e5c:	b	16d10 <ftello64@plt+0x5a44>
   16e60:	ldr	r3, [pc, #32]	; 16e88 <ftello64@plt+0x5bbc>
   16e64:	cmp	r1, r3
   16e68:	beq	16e28 <ftello64@plt+0x5b5c>
   16e6c:	blt	16d14 <ftello64@plt+0x5a48>
   16e70:	add	r3, r3, #1
   16e74:	b	16e58 <ftello64@plt+0x5b8c>
   16e78:	andeq	r0, r0, r6, lsl #8
   16e7c:	ldrdeq	r9, [r2], -r4
   16e80:	andeq	r0, r0, r7, lsl #8
   16e84:	andeq	r0, r0, r1, lsl #8
   16e88:	andeq	r0, r0, r9, lsl #8
   16e8c:	push	{lr}		; (str lr, [sp, #-4]!)
   16e90:	sub	sp, sp, #268	; 0x10c
   16e94:	ldr	r2, [pc, #64]	; 16edc <ftello64@plt+0x5c10>
   16e98:	add	r1, sp, #4
   16e9c:	bl	16ee8 <ftello64@plt+0x5c1c>
   16ea0:	cmp	r0, #0
   16ea4:	movne	r0, #0
   16ea8:	bne	16ed4 <ftello64@plt+0x5c08>
   16eac:	ldr	r1, [pc, #44]	; 16ee0 <ftello64@plt+0x5c14>
   16eb0:	add	r0, sp, #4
   16eb4:	bl	10fd8 <strcmp@plt>
   16eb8:	cmp	r0, #0
   16ebc:	beq	16ed4 <ftello64@plt+0x5c08>
   16ec0:	ldr	r1, [pc, #28]	; 16ee4 <ftello64@plt+0x5c18>
   16ec4:	add	r0, sp, #4
   16ec8:	bl	10fd8 <strcmp@plt>
   16ecc:	adds	r0, r0, #0
   16ed0:	movne	r0, #1
   16ed4:	add	sp, sp, #268	; 0x10c
   16ed8:	pop	{pc}		; (ldr pc, [sp], #4)
   16edc:	andeq	r0, r0, r1, lsl #2
   16ee0:	strdeq	r8, [r1], -fp
   16ee4:	strdeq	r8, [r1], -sp
   16ee8:	push	{r4, r5, r6, lr}
   16eec:	mov	r5, r1
   16ef0:	mov	r1, #0
   16ef4:	mov	r4, r2
   16ef8:	bl	11224 <setlocale@plt>
   16efc:	subs	r6, r0, #0
   16f00:	bne	16f14 <ftello64@plt+0x5c48>
   16f04:	cmp	r4, #0
   16f08:	strbne	r6, [r5]
   16f0c:	mov	r0, #22
   16f10:	pop	{r4, r5, r6, pc}
   16f14:	bl	11188 <strlen@plt>
   16f18:	cmp	r4, r0
   16f1c:	bls	16f38 <ftello64@plt+0x5c6c>
   16f20:	add	r2, r0, #1
   16f24:	mov	r1, r6
   16f28:	mov	r0, r5
   16f2c:	bl	11020 <memcpy@plt>
   16f30:	mov	r0, #0
   16f34:	pop	{r4, r5, r6, pc}
   16f38:	cmp	r4, #0
   16f3c:	beq	16f5c <ftello64@plt+0x5c90>
   16f40:	sub	r4, r4, #1
   16f44:	mov	r2, r4
   16f48:	mov	r1, r6
   16f4c:	mov	r0, r5
   16f50:	bl	11020 <memcpy@plt>
   16f54:	mov	r3, #0
   16f58:	strb	r3, [r5, r4]
   16f5c:	mov	r0, #34	; 0x22
   16f60:	pop	{r4, r5, r6, pc}
   16f64:	mov	r1, #0
   16f68:	b	11224 <setlocale@plt>
   16f6c:	subs	r2, r1, #1
   16f70:	bxeq	lr
   16f74:	bcc	1714c <ftello64@plt+0x5e80>
   16f78:	cmp	r0, r1
   16f7c:	bls	17130 <ftello64@plt+0x5e64>
   16f80:	tst	r1, r2
   16f84:	beq	1713c <ftello64@plt+0x5e70>
   16f88:	clz	r3, r0
   16f8c:	clz	r2, r1
   16f90:	sub	r3, r2, r3
   16f94:	rsbs	r3, r3, #31
   16f98:	addne	r3, r3, r3, lsl #1
   16f9c:	mov	r2, #0
   16fa0:	addne	pc, pc, r3, lsl #2
   16fa4:	nop			; (mov r0, r0)
   16fa8:	cmp	r0, r1, lsl #31
   16fac:	adc	r2, r2, r2
   16fb0:	subcs	r0, r0, r1, lsl #31
   16fb4:	cmp	r0, r1, lsl #30
   16fb8:	adc	r2, r2, r2
   16fbc:	subcs	r0, r0, r1, lsl #30
   16fc0:	cmp	r0, r1, lsl #29
   16fc4:	adc	r2, r2, r2
   16fc8:	subcs	r0, r0, r1, lsl #29
   16fcc:	cmp	r0, r1, lsl #28
   16fd0:	adc	r2, r2, r2
   16fd4:	subcs	r0, r0, r1, lsl #28
   16fd8:	cmp	r0, r1, lsl #27
   16fdc:	adc	r2, r2, r2
   16fe0:	subcs	r0, r0, r1, lsl #27
   16fe4:	cmp	r0, r1, lsl #26
   16fe8:	adc	r2, r2, r2
   16fec:	subcs	r0, r0, r1, lsl #26
   16ff0:	cmp	r0, r1, lsl #25
   16ff4:	adc	r2, r2, r2
   16ff8:	subcs	r0, r0, r1, lsl #25
   16ffc:	cmp	r0, r1, lsl #24
   17000:	adc	r2, r2, r2
   17004:	subcs	r0, r0, r1, lsl #24
   17008:	cmp	r0, r1, lsl #23
   1700c:	adc	r2, r2, r2
   17010:	subcs	r0, r0, r1, lsl #23
   17014:	cmp	r0, r1, lsl #22
   17018:	adc	r2, r2, r2
   1701c:	subcs	r0, r0, r1, lsl #22
   17020:	cmp	r0, r1, lsl #21
   17024:	adc	r2, r2, r2
   17028:	subcs	r0, r0, r1, lsl #21
   1702c:	cmp	r0, r1, lsl #20
   17030:	adc	r2, r2, r2
   17034:	subcs	r0, r0, r1, lsl #20
   17038:	cmp	r0, r1, lsl #19
   1703c:	adc	r2, r2, r2
   17040:	subcs	r0, r0, r1, lsl #19
   17044:	cmp	r0, r1, lsl #18
   17048:	adc	r2, r2, r2
   1704c:	subcs	r0, r0, r1, lsl #18
   17050:	cmp	r0, r1, lsl #17
   17054:	adc	r2, r2, r2
   17058:	subcs	r0, r0, r1, lsl #17
   1705c:	cmp	r0, r1, lsl #16
   17060:	adc	r2, r2, r2
   17064:	subcs	r0, r0, r1, lsl #16
   17068:	cmp	r0, r1, lsl #15
   1706c:	adc	r2, r2, r2
   17070:	subcs	r0, r0, r1, lsl #15
   17074:	cmp	r0, r1, lsl #14
   17078:	adc	r2, r2, r2
   1707c:	subcs	r0, r0, r1, lsl #14
   17080:	cmp	r0, r1, lsl #13
   17084:	adc	r2, r2, r2
   17088:	subcs	r0, r0, r1, lsl #13
   1708c:	cmp	r0, r1, lsl #12
   17090:	adc	r2, r2, r2
   17094:	subcs	r0, r0, r1, lsl #12
   17098:	cmp	r0, r1, lsl #11
   1709c:	adc	r2, r2, r2
   170a0:	subcs	r0, r0, r1, lsl #11
   170a4:	cmp	r0, r1, lsl #10
   170a8:	adc	r2, r2, r2
   170ac:	subcs	r0, r0, r1, lsl #10
   170b0:	cmp	r0, r1, lsl #9
   170b4:	adc	r2, r2, r2
   170b8:	subcs	r0, r0, r1, lsl #9
   170bc:	cmp	r0, r1, lsl #8
   170c0:	adc	r2, r2, r2
   170c4:	subcs	r0, r0, r1, lsl #8
   170c8:	cmp	r0, r1, lsl #7
   170cc:	adc	r2, r2, r2
   170d0:	subcs	r0, r0, r1, lsl #7
   170d4:	cmp	r0, r1, lsl #6
   170d8:	adc	r2, r2, r2
   170dc:	subcs	r0, r0, r1, lsl #6
   170e0:	cmp	r0, r1, lsl #5
   170e4:	adc	r2, r2, r2
   170e8:	subcs	r0, r0, r1, lsl #5
   170ec:	cmp	r0, r1, lsl #4
   170f0:	adc	r2, r2, r2
   170f4:	subcs	r0, r0, r1, lsl #4
   170f8:	cmp	r0, r1, lsl #3
   170fc:	adc	r2, r2, r2
   17100:	subcs	r0, r0, r1, lsl #3
   17104:	cmp	r0, r1, lsl #2
   17108:	adc	r2, r2, r2
   1710c:	subcs	r0, r0, r1, lsl #2
   17110:	cmp	r0, r1, lsl #1
   17114:	adc	r2, r2, r2
   17118:	subcs	r0, r0, r1, lsl #1
   1711c:	cmp	r0, r1
   17120:	adc	r2, r2, r2
   17124:	subcs	r0, r0, r1
   17128:	mov	r0, r2
   1712c:	bx	lr
   17130:	moveq	r0, #1
   17134:	movne	r0, #0
   17138:	bx	lr
   1713c:	clz	r2, r1
   17140:	rsb	r2, r2, #31
   17144:	lsr	r0, r0, r2
   17148:	bx	lr
   1714c:	cmp	r0, #0
   17150:	mvnne	r0, #0
   17154:	b	173f4 <ftello64@plt+0x6128>
   17158:	cmp	r1, #0
   1715c:	beq	1714c <ftello64@plt+0x5e80>
   17160:	push	{r0, r1, lr}
   17164:	bl	16f6c <ftello64@plt+0x5ca0>
   17168:	pop	{r1, r2, lr}
   1716c:	mul	r3, r2, r0
   17170:	sub	r1, r1, r3
   17174:	bx	lr
   17178:	cmp	r1, #0
   1717c:	beq	17388 <ftello64@plt+0x60bc>
   17180:	eor	ip, r0, r1
   17184:	rsbmi	r1, r1, #0
   17188:	subs	r2, r1, #1
   1718c:	beq	17354 <ftello64@plt+0x6088>
   17190:	movs	r3, r0
   17194:	rsbmi	r3, r0, #0
   17198:	cmp	r3, r1
   1719c:	bls	17360 <ftello64@plt+0x6094>
   171a0:	tst	r1, r2
   171a4:	beq	17370 <ftello64@plt+0x60a4>
   171a8:	clz	r2, r3
   171ac:	clz	r0, r1
   171b0:	sub	r2, r0, r2
   171b4:	rsbs	r2, r2, #31
   171b8:	addne	r2, r2, r2, lsl #1
   171bc:	mov	r0, #0
   171c0:	addne	pc, pc, r2, lsl #2
   171c4:	nop			; (mov r0, r0)
   171c8:	cmp	r3, r1, lsl #31
   171cc:	adc	r0, r0, r0
   171d0:	subcs	r3, r3, r1, lsl #31
   171d4:	cmp	r3, r1, lsl #30
   171d8:	adc	r0, r0, r0
   171dc:	subcs	r3, r3, r1, lsl #30
   171e0:	cmp	r3, r1, lsl #29
   171e4:	adc	r0, r0, r0
   171e8:	subcs	r3, r3, r1, lsl #29
   171ec:	cmp	r3, r1, lsl #28
   171f0:	adc	r0, r0, r0
   171f4:	subcs	r3, r3, r1, lsl #28
   171f8:	cmp	r3, r1, lsl #27
   171fc:	adc	r0, r0, r0
   17200:	subcs	r3, r3, r1, lsl #27
   17204:	cmp	r3, r1, lsl #26
   17208:	adc	r0, r0, r0
   1720c:	subcs	r3, r3, r1, lsl #26
   17210:	cmp	r3, r1, lsl #25
   17214:	adc	r0, r0, r0
   17218:	subcs	r3, r3, r1, lsl #25
   1721c:	cmp	r3, r1, lsl #24
   17220:	adc	r0, r0, r0
   17224:	subcs	r3, r3, r1, lsl #24
   17228:	cmp	r3, r1, lsl #23
   1722c:	adc	r0, r0, r0
   17230:	subcs	r3, r3, r1, lsl #23
   17234:	cmp	r3, r1, lsl #22
   17238:	adc	r0, r0, r0
   1723c:	subcs	r3, r3, r1, lsl #22
   17240:	cmp	r3, r1, lsl #21
   17244:	adc	r0, r0, r0
   17248:	subcs	r3, r3, r1, lsl #21
   1724c:	cmp	r3, r1, lsl #20
   17250:	adc	r0, r0, r0
   17254:	subcs	r3, r3, r1, lsl #20
   17258:	cmp	r3, r1, lsl #19
   1725c:	adc	r0, r0, r0
   17260:	subcs	r3, r3, r1, lsl #19
   17264:	cmp	r3, r1, lsl #18
   17268:	adc	r0, r0, r0
   1726c:	subcs	r3, r3, r1, lsl #18
   17270:	cmp	r3, r1, lsl #17
   17274:	adc	r0, r0, r0
   17278:	subcs	r3, r3, r1, lsl #17
   1727c:	cmp	r3, r1, lsl #16
   17280:	adc	r0, r0, r0
   17284:	subcs	r3, r3, r1, lsl #16
   17288:	cmp	r3, r1, lsl #15
   1728c:	adc	r0, r0, r0
   17290:	subcs	r3, r3, r1, lsl #15
   17294:	cmp	r3, r1, lsl #14
   17298:	adc	r0, r0, r0
   1729c:	subcs	r3, r3, r1, lsl #14
   172a0:	cmp	r3, r1, lsl #13
   172a4:	adc	r0, r0, r0
   172a8:	subcs	r3, r3, r1, lsl #13
   172ac:	cmp	r3, r1, lsl #12
   172b0:	adc	r0, r0, r0
   172b4:	subcs	r3, r3, r1, lsl #12
   172b8:	cmp	r3, r1, lsl #11
   172bc:	adc	r0, r0, r0
   172c0:	subcs	r3, r3, r1, lsl #11
   172c4:	cmp	r3, r1, lsl #10
   172c8:	adc	r0, r0, r0
   172cc:	subcs	r3, r3, r1, lsl #10
   172d0:	cmp	r3, r1, lsl #9
   172d4:	adc	r0, r0, r0
   172d8:	subcs	r3, r3, r1, lsl #9
   172dc:	cmp	r3, r1, lsl #8
   172e0:	adc	r0, r0, r0
   172e4:	subcs	r3, r3, r1, lsl #8
   172e8:	cmp	r3, r1, lsl #7
   172ec:	adc	r0, r0, r0
   172f0:	subcs	r3, r3, r1, lsl #7
   172f4:	cmp	r3, r1, lsl #6
   172f8:	adc	r0, r0, r0
   172fc:	subcs	r3, r3, r1, lsl #6
   17300:	cmp	r3, r1, lsl #5
   17304:	adc	r0, r0, r0
   17308:	subcs	r3, r3, r1, lsl #5
   1730c:	cmp	r3, r1, lsl #4
   17310:	adc	r0, r0, r0
   17314:	subcs	r3, r3, r1, lsl #4
   17318:	cmp	r3, r1, lsl #3
   1731c:	adc	r0, r0, r0
   17320:	subcs	r3, r3, r1, lsl #3
   17324:	cmp	r3, r1, lsl #2
   17328:	adc	r0, r0, r0
   1732c:	subcs	r3, r3, r1, lsl #2
   17330:	cmp	r3, r1, lsl #1
   17334:	adc	r0, r0, r0
   17338:	subcs	r3, r3, r1, lsl #1
   1733c:	cmp	r3, r1
   17340:	adc	r0, r0, r0
   17344:	subcs	r3, r3, r1
   17348:	cmp	ip, #0
   1734c:	rsbmi	r0, r0, #0
   17350:	bx	lr
   17354:	teq	ip, r0
   17358:	rsbmi	r0, r0, #0
   1735c:	bx	lr
   17360:	movcc	r0, #0
   17364:	asreq	r0, ip, #31
   17368:	orreq	r0, r0, #1
   1736c:	bx	lr
   17370:	clz	r2, r1
   17374:	rsb	r2, r2, #31
   17378:	cmp	ip, #0
   1737c:	lsr	r0, r3, r2
   17380:	rsbmi	r0, r0, #0
   17384:	bx	lr
   17388:	cmp	r0, #0
   1738c:	mvngt	r0, #-2147483648	; 0x80000000
   17390:	movlt	r0, #-2147483648	; 0x80000000
   17394:	b	173f4 <ftello64@plt+0x6128>
   17398:	cmp	r1, #0
   1739c:	beq	17388 <ftello64@plt+0x60bc>
   173a0:	push	{r0, r1, lr}
   173a4:	bl	17180 <ftello64@plt+0x5eb4>
   173a8:	pop	{r1, r2, lr}
   173ac:	mul	r3, r2, r0
   173b0:	sub	r1, r1, r3
   173b4:	bx	lr
   173b8:	cmp	r3, #0
   173bc:	cmpeq	r2, #0
   173c0:	bne	173d8 <ftello64@plt+0x610c>
   173c4:	cmp	r1, #0
   173c8:	cmpeq	r0, #0
   173cc:	mvnne	r1, #0
   173d0:	mvnne	r0, #0
   173d4:	b	173f4 <ftello64@plt+0x6128>
   173d8:	sub	sp, sp, #8
   173dc:	push	{sp, lr}
   173e0:	bl	17404 <ftello64@plt+0x6138>
   173e4:	ldr	lr, [sp, #4]
   173e8:	add	sp, sp, #8
   173ec:	pop	{r2, r3}
   173f0:	bx	lr
   173f4:	push	{r1, lr}
   173f8:	mov	r0, #8
   173fc:	bl	10fcc <raise@plt>
   17400:	pop	{r1, pc}
   17404:	cmp	r1, r3
   17408:	push	{r4, r5, r6, r7, r8, r9, lr}
   1740c:	cmpeq	r0, r2
   17410:	mov	r4, r0
   17414:	mov	r5, r1
   17418:	ldr	r9, [sp, #28]
   1741c:	movcc	r0, #0
   17420:	movcc	r1, #0
   17424:	bcc	1751c <ftello64@plt+0x6250>
   17428:	cmp	r3, #0
   1742c:	clzeq	ip, r2
   17430:	clzne	ip, r3
   17434:	addeq	ip, ip, #32
   17438:	cmp	r5, #0
   1743c:	clzeq	r1, r4
   17440:	addeq	r1, r1, #32
   17444:	clzne	r1, r5
   17448:	sub	ip, ip, r1
   1744c:	sub	lr, ip, #32
   17450:	lsl	r7, r3, ip
   17454:	rsb	r8, ip, #32
   17458:	orr	r7, r7, r2, lsl lr
   1745c:	orr	r7, r7, r2, lsr r8
   17460:	lsl	r6, r2, ip
   17464:	cmp	r5, r7
   17468:	cmpeq	r4, r6
   1746c:	movcc	r0, #0
   17470:	movcc	r1, #0
   17474:	bcc	17490 <ftello64@plt+0x61c4>
   17478:	mov	r3, #1
   1747c:	subs	r4, r4, r6
   17480:	lsl	r1, r3, lr
   17484:	lsl	r0, r3, ip
   17488:	orr	r1, r1, r3, lsr r8
   1748c:	sbc	r5, r5, r7
   17490:	cmp	ip, #0
   17494:	beq	1751c <ftello64@plt+0x6250>
   17498:	lsrs	r3, r7, #1
   1749c:	rrx	r2, r6
   174a0:	mov	r6, ip
   174a4:	b	174c8 <ftello64@plt+0x61fc>
   174a8:	subs	r4, r4, r2
   174ac:	sbc	r5, r5, r3
   174b0:	adds	r4, r4, r4
   174b4:	adc	r5, r5, r5
   174b8:	adds	r4, r4, #1
   174bc:	adc	r5, r5, #0
   174c0:	subs	r6, r6, #1
   174c4:	beq	174e4 <ftello64@plt+0x6218>
   174c8:	cmp	r5, r3
   174cc:	cmpeq	r4, r2
   174d0:	bcs	174a8 <ftello64@plt+0x61dc>
   174d4:	adds	r4, r4, r4
   174d8:	adc	r5, r5, r5
   174dc:	subs	r6, r6, #1
   174e0:	bne	174c8 <ftello64@plt+0x61fc>
   174e4:	lsr	r6, r4, ip
   174e8:	lsr	r7, r5, ip
   174ec:	orr	r6, r6, r5, lsl r8
   174f0:	adds	r2, r0, r4
   174f4:	orr	r6, r6, r5, lsr lr
   174f8:	adc	r3, r1, r5
   174fc:	lsl	r1, r7, ip
   17500:	orr	r1, r1, r6, lsl lr
   17504:	lsl	r0, r6, ip
   17508:	orr	r1, r1, r6, lsr r8
   1750c:	subs	r0, r2, r0
   17510:	mov	r4, r6
   17514:	mov	r5, r7
   17518:	sbc	r1, r3, r1
   1751c:	cmp	r9, #0
   17520:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   17524:	strd	r4, [r9]
   17528:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1752c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17530:	mov	r7, r0
   17534:	ldr	r6, [pc, #72]	; 17584 <ftello64@plt+0x62b8>
   17538:	ldr	r5, [pc, #72]	; 17588 <ftello64@plt+0x62bc>
   1753c:	add	r6, pc, r6
   17540:	add	r5, pc, r5
   17544:	sub	r6, r6, r5
   17548:	mov	r8, r1
   1754c:	mov	r9, r2
   17550:	bl	10f88 <fdopen@plt-0x20>
   17554:	asrs	r6, r6, #2
   17558:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1755c:	mov	r4, #0
   17560:	add	r4, r4, #1
   17564:	ldr	r3, [r5], #4
   17568:	mov	r2, r9
   1756c:	mov	r1, r8
   17570:	mov	r0, r7
   17574:	blx	r3
   17578:	cmp	r6, r4
   1757c:	bne	17560 <ftello64@plt+0x6294>
   17580:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17584:	andeq	r1, r1, ip, asr #19
   17588:	andeq	r1, r1, r4, asr #19
   1758c:	bx	lr
   17590:	ldr	r3, [pc, #12]	; 175a4 <ftello64@plt+0x62d8>
   17594:	mov	r1, #0
   17598:	add	r3, pc, r3
   1759c:	ldr	r2, [r3]
   175a0:	b	111ac <__cxa_atexit@plt>
   175a4:	andeq	r1, r1, r4, lsl #23
   175a8:	mov	r2, r1
   175ac:	mov	r1, r0
   175b0:	mov	r0, #3
   175b4:	b	110bc <__fxstat64@plt>

Disassembly of section .fini:

000175b8 <.fini>:
   175b8:	push	{r3, lr}
   175bc:	pop	{r3, pc}
