

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Oct  4 14:51:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        optimized2
* Solution:       solution_interval_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261|  2.610 us|  2.610 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      259|      259|         6|          2|          2|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       5|     10|    0|
|Multiplexer      |        -|    -|       -|    129|    -|
|Register         |        -|    -|     131|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|     136|    223|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_5s_19s_19_4_1_U1  |mac_muladd_8s_5s_19s_19_4_1  |  i0 * i1 + i2|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U            |c            |        0|  5|  10|    0|   128|    5|     1|          640|
    |shift_reg_V_U  |shift_reg_V  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |             |        1|  5|  10|    0|   256|   13|     2|         1664|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_193_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln36_fu_173_p2   |         +|   0|  0|  14|           7|           2|
    |ap_condition_118     |       and|   0|  0|   2|           1|           1|
    |ap_condition_126     |       and|   0|  0|   2|           1|           1|
    |ap_condition_299     |       and|   0|  0|   2|           1|           1|
    |ap_condition_304     |       and|   0|  0|   2|           1|           1|
    |ap_condition_307     |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_167_p2  |      icmp|   0|  0|  11|           8|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  52|          29|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |acc_V_fu_60                                  |   9|          2|   19|         38|
    |ap_NS_fsm                                    |  14|          3|    1|          3|
    |ap_done_int                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_phi_mux_idxprom135_pre_phi_phi_fu_121_p4  |   9|          2|    7|         14|
    |ap_phi_reg_pp0_iter1_data_V_3_reg_128        |   9|          2|    8|         16|
    |ap_sig_allocacmp_acc_V_load_1                |   9|          2|   19|         38|
    |ap_sig_allocacmp_i_1                         |   9|          2|    8|         16|
    |i_fu_64                                      |   9|          2|    8|         16|
    |shift_reg_V_address0                         |  20|          4|    7|         28|
    |shift_reg_V_d0                               |  14|          3|    8|         24|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 129|         28|   88|        199|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |acc_V_fu_60                            |  19|   0|   19|          0|
    |ap_CS_fsm                              |   2|   0|    2|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_data_V_3_reg_128  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_data_V_3_reg_128  |   8|   0|    8|          0|
    |i_1_reg_255                            |   8|   0|    8|          0|
    |i_fu_64                                |   8|   0|    8|          0|
    |icmp_ln32_reg_270                      |   1|   0|    1|          0|
    |tmp_reg_261                            |   1|   0|    1|          0|
    |trunc_ln30_reg_265                     |   7|   0|    7|          0|
    |tmp_reg_261                            |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 131|  32|   68|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

