#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560b7046c650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560b70456e50 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -10;
P_0x560b703a27f0 .param/str "DATA_INIT_FILE" 0 3 5, "\000";
P_0x560b703a2830 .param/str "INSTR_INIT_FILE" 0 3 4, "test/1-binary/sll/sll_4.hex.txt";
P_0x560b703a2870 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000000000111110100>;
v0x560b704c17c0_0 .net "active", 0 0, v0x560b704b9000_0;  1 drivers
v0x560b704c1880_0 .net "address", 31 0, v0x560b704bc2e0_0;  1 drivers
v0x560b704c1940_0 .net "byteenable", 3 0, v0x560b704bc3c0_0;  1 drivers
v0x560b704c19e0_0 .var "clk", 0 0;
v0x560b704c1a80_0 .var "clk_enable", 0 0;
v0x560b704c1b40_0 .var/i "counter", 31 0;
v0x560b704c1c20_0 .net "read", 0 0, v0x560b704bc480_0;  1 drivers
v0x560b704c1d50_0 .net "readdata", 31 0, v0x560b704c1260_0;  1 drivers
v0x560b704c1ea0_0 .net "register_v0", 31 0, L_0x560b704d4b90;  1 drivers
v0x560b704c1ff0_0 .var "rst", 0 0;
v0x560b704c2090_0 .net "waitrequest", 0 0, v0x560b704c14a0_0;  1 drivers
v0x560b704c21c0_0 .net "write", 0 0, v0x560b704bc730_0;  1 drivers
v0x560b704c22f0_0 .net "writedata", 31 0, v0x560b704bc7f0_0;  1 drivers
E_0x560b70377f50 .event negedge, v0x560b704b04e0_0;
S_0x560b704583a0 .scope module, "CPU" "mips_cpu_bus" 3 73, 4 1 0, S_0x560b70456e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x560b704bbb70_0 .net "active", 0 0, v0x560b704b9000_0;  alias, 1 drivers
v0x560b704bed40_0 .net "address", 31 0, v0x560b704bc2e0_0;  alias, 1 drivers
v0x560b704bee50_0 .net "byteenable", 3 0, v0x560b704bc3c0_0;  alias, 1 drivers
v0x560b704bef40_0 .net "clk", 0 0, v0x560b704c19e0_0;  1 drivers
v0x560b704befe0_0 .net "clk_enable", 0 0, L_0x560b704c2440;  1 drivers
v0x560b704bf0d0_0 .net "data_address", 31 0, v0x560b704b9cd0_0;  1 drivers
v0x560b704bf1c0_0 .net "data_byteenable", 3 0, v0x560b704b0680_0;  1 drivers
v0x560b704bf280_0 .net "data_read", 0 0, v0x560b704b0830_0;  1 drivers
v0x560b704bf320_0 .net "data_readdata", 31 0, v0x560b704be350_0;  1 drivers
v0x560b704bf470_0 .net "data_write", 0 0, v0x560b704b08f0_0;  1 drivers
v0x560b704bf510_0 .net "data_writedata", 31 0, v0x560b704b9f90_0;  1 drivers
v0x560b704bf5d0_0 .net "instr_address", 31 0, v0x560b704ba2e0_0;  1 drivers
v0x560b704bf6e0_0 .net "instr_read", 0 0, v0x560b704ba3a0_0;  1 drivers
v0x560b704bf7d0_0 .net "instr_readdata", 31 0, v0x560b704be490_0;  1 drivers
v0x560b704bf890_0 .net "read", 0 0, v0x560b704bc480_0;  alias, 1 drivers
v0x560b704bf980_0 .net "readdata", 31 0, v0x560b704c1260_0;  alias, 1 drivers
v0x560b704bfa90_0 .net "register_v0", 31 0, L_0x560b704d4b90;  alias, 1 drivers
v0x560b704bfcb0_0 .net "reset", 0 0, v0x560b704c1ff0_0;  1 drivers
v0x560b704bfe60_0 .net "stall", 0 0, v0x560b704be760_0;  1 drivers
v0x560b704bff00_0 .net "waitrequest", 0 0, v0x560b704c14a0_0;  alias, 1 drivers
v0x560b704bfff0_0 .net "write", 0 0, v0x560b704bc730_0;  alias, 1 drivers
v0x560b704c00e0_0 .net "writedata", 31 0, v0x560b704bc7f0_0;  alias, 1 drivers
L_0x560b704c2440 .reduce/nor v0x560b704be760_0;
S_0x560b7046ffb0 .scope module, "cpuInst" "mips_cpu_harvard" 4 51, 5 1 0, S_0x560b704583a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "active";
    .port_info 4 /OUTPUT 32 "register_v0";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 4 "byte_enable";
    .port_info 8 /OUTPUT 1 "instr_read";
    .port_info 9 /OUTPUT 32 "data_address";
    .port_info 10 /OUTPUT 1 "data_write";
    .port_info 11 /OUTPUT 1 "data_read";
    .port_info 12 /OUTPUT 32 "data_writedata";
    .port_info 13 /INPUT 32 "data_readdata";
v0x560b704b8920_0 .net "HI_alu2reg", 31 0, v0x560b70496bf0_0;  1 drivers
v0x560b704b8a00_0 .net "HI_reg2alu", 31 0, v0x560b704b5fb0_0;  1 drivers
v0x560b704b8b10_0 .net "HI_write_enable", 0 0, v0x560b704af9a0_0;  1 drivers
v0x560b704b8c00_0 .net "LO_alu2reg", 31 0, v0x560b70477520_0;  1 drivers
v0x560b704b8cf0_0 .net "LO_reg2alu", 31 0, v0x560b704b6310_0;  1 drivers
v0x560b704b8e50_0 .net "LO_write_enable", 0 0, v0x560b704afa40_0;  1 drivers
v0x560b704b8f40_0 .var "act", 0 0;
v0x560b704b9000_0 .var "active", 0 0;
v0x560b704b90a0_0 .net "alu_control", 4 0, v0x560b704afb00_0;  1 drivers
v0x560b704b91d0_0 .net "alu_input", 31 0, v0x560b704b3160_0;  1 drivers
v0x560b704b92e0_0 .net "alu_sel", 0 0, v0x560b704b05c0_0;  1 drivers
v0x560b704b93d0_0 .net "aluout", 31 0, v0x560b704ae310_0;  1 drivers
v0x560b704b94e0_0 .net "branch_cond", 2 0, v0x560b704afba0_0;  1 drivers
v0x560b704b95f0_0 .net "branch_is_true", 0 0, v0x560b704ae770_0;  1 drivers
v0x560b704b9690_0 .net "byte_enable", 3 0, v0x560b704b0680_0;  alias, 1 drivers
v0x560b704b9750_0 .net "byte_offset", 1 0, L_0x560b704d8c40;  1 drivers
v0x560b704b9840_0 .net "clk", 0 0, v0x560b704c19e0_0;  alias, 1 drivers
v0x560b704b99f0_0 .net "clk_enable", 0 0, L_0x560b704c2440;  alias, 1 drivers
v0x560b704b9ab0_0 .var "clken", 0 0;
v0x560b704b9b50_0 .net "curr_instr", 31 0, v0x560b704b1d70_0;  1 drivers
v0x560b704b9c10_0 .net "curr_pc", 31 0, v0x560b704b4860_0;  1 drivers
v0x560b704b9cd0_0 .var "data_address", 31 0;
v0x560b704b9db0_0 .net "data_read", 0 0, v0x560b704b0830_0;  alias, 1 drivers
v0x560b704b9e50_0 .net "data_readdata", 31 0, v0x560b704be350_0;  alias, 1 drivers
v0x560b704b9ef0_0 .net "data_write", 0 0, v0x560b704b08f0_0;  alias, 1 drivers
v0x560b704b9f90_0 .var "data_writedata", 31 0;
v0x560b704ba050_0 .net "extended_data", 31 0, v0x560b704b83d0_0;  1 drivers
v0x560b704ba160_0 .net "extended_imm", 31 0, L_0x560b704d3520;  1 drivers
v0x560b704ba220_0 .net "imm", 15 0, L_0x560b704c2650;  1 drivers
v0x560b704ba2e0_0 .var "instr_address", 31 0;
v0x560b704ba3a0_0 .var "instr_read", 0 0;
v0x560b704ba460_0 .net "instr_readdata", 31 0, v0x560b704be490_0;  alias, 1 drivers
v0x560b704ba520_0 .net "is_branch", 0 0, v0x560b704b0d10_0;  1 drivers
v0x560b704ba610_0 .net "j_addr", 25 0, L_0x560b704c2500;  1 drivers
v0x560b704ba6b0_0 .net "link_pc", 31 0, L_0x560b704d2bd0;  1 drivers
v0x560b704ba7a0_0 .net "lwlr_data", 31 0, v0x560b704b2670_0;  1 drivers
v0x560b704ba8b0_0 .net "lwlr_sel", 1 0, v0x560b704b0f40_0;  1 drivers
v0x560b704ba970_0 .net "next_pc", 31 0, v0x560b704b5800_0;  1 drivers
v0x560b704baa60_0 .net "pc_sel", 1 0, v0x560b704b1020_0;  1 drivers
v0x560b704bab70_0 .net "rd", 4 0, L_0x560b704c2830;  1 drivers
v0x560b704bac30_0 .net "reg_addr_sel", 1 0, v0x560b704b11e0_0;  1 drivers
v0x560b704bad20_0 .net "reg_data_a", 31 0, v0x560b704b6ee0_0;  1 drivers
v0x560b704bade0_0 .net "reg_data_b", 31 0, v0x560b704b6fa0_0;  1 drivers
v0x560b704baea0_0 .net "reg_data_sel", 1 0, v0x560b704b12c0_0;  1 drivers
v0x560b704bafb0_0 .net "reg_write_addr", 4 0, v0x560b704b2bb0_0;  1 drivers
v0x560b704bb0c0_0 .net "reg_write_data", 31 0, v0x560b704b3d60_0;  1 drivers
v0x560b704bb1d0_0 .net "reg_write_enable", 0 0, v0x560b704b13a0_0;  1 drivers
v0x560b704bb2c0_0 .net "register_v0", 31 0, L_0x560b704d4b90;  alias, 1 drivers
v0x560b704bb380_0 .net "reset", 0 0, v0x560b704c1ff0_0;  alias, 1 drivers
v0x560b704bb420_0 .net "rs", 4 0, L_0x560b704c26f0;  1 drivers
v0x560b704bb4c0_0 .net "rt", 4 0, L_0x560b704c2790;  1 drivers
v0x560b704bb5b0_0 .net "shamt", 4 0, L_0x560b704d39f0;  1 drivers
v0x560b704bb6c0_0 .net "signextend_sel", 0 0, v0x560b704b16e0_0;  1 drivers
E_0x560b70378950/0 .event edge, v0x560b704b8f40_0, v0x560b704b99f0_0, v0x560b704b1460_0, v0x560b704b4860_0;
E_0x560b70378950/1 .event edge, v0x560b704b2590_0, v0x560b704ae310_0;
E_0x560b70378950 .event/or E_0x560b70378950/0, E_0x560b70378950/1;
L_0x560b704c2500 .part v0x560b704b1d70_0, 0, 26;
L_0x560b704c2650 .part v0x560b704b1d70_0, 0, 16;
L_0x560b704c26f0 .part v0x560b704b1d70_0, 21, 5;
L_0x560b704c2790 .part v0x560b704b1d70_0, 16, 5;
L_0x560b704c2830 .part v0x560b704b1d70_0, 11, 5;
L_0x560b704d3730 .part v0x560b704b0f40_0, 1, 1;
L_0x560b704d8ce0 .part v0x560b704b0f40_0, 0, 1;
S_0x560b704869d0 .scope module, "ALU_1" "ALU" 5 156, 6 3 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /INPUT 3 "branch_cond";
    .port_info 4 /INPUT 32 "LO_input";
    .port_info 5 /INPUT 32 "HI_input";
    .port_info 6 /INPUT 5 "sa";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "branch_cond_true";
    .port_info 9 /OUTPUT 32 "LO_output";
    .port_info 10 /OUTPUT 32 "HI_output";
    .port_info 11 /OUTPUT 2 "byte_offset";
enum0x560b70410df0 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
enum0x560b704139b0 .enum4 (3)
   "BRANCH_NOTHING" 3'b000,
   "BRANCH_EQUAL" 3'b001,
   "BRANCH_NOT_EQUAL" 3'b010,
   "BRANCH_LTZ" 3'b011,
   "BRANCH_GTZ" 3'b100,
   "BRANCH_LTEZ" 3'b101,
   "BRANCH_GTEZ" 3'b110
 ;
L_0x560b7047a730 .functor AND 32, v0x560b704b6ee0_0, L_0x560b704d3b90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x560b70455af0 .functor AND 32, v0x560b704b6ee0_0, v0x560b704b3160_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x560b70476f50 .functor OR 32, v0x560b704b6ee0_0, L_0x560b704d3b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560b70373730 .functor OR 32, v0x560b704b6ee0_0, v0x560b704b3160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560b704d44f0 .functor XOR 32, v0x560b704b6ee0_0, L_0x560b704d3b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560b704d4560 .functor XOR 32, v0x560b704b6ee0_0, v0x560b704b3160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560b704d4e10 .functor NOT 32, v0x560b704b3160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560b7044b050_0 .net "A", 31 0, v0x560b704b6ee0_0;  alias, 1 drivers
v0x560b7049db80_0 .net "B", 31 0, v0x560b704b3160_0;  alias, 1 drivers
v0x560b7049a7d0_0 .net "HI_input", 31 0, v0x560b704b5fb0_0;  alias, 1 drivers
v0x560b70496bf0_0 .var "HI_output", 31 0;
v0x560b70455c10_0 .net "LO_input", 31 0, v0x560b704b6310_0;  alias, 1 drivers
v0x560b70477520_0 .var "LO_output", 31 0;
L_0x7f4cab0540f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b70389390_0 .net/2u *"_ivl_0", 15 0, L_0x7f4cab0540f0;  1 drivers
v0x560b704aa980_0 .net *"_ivl_10", 31 0, L_0x560b7047a730;  1 drivers
v0x560b704aaa60_0 .net *"_ivl_102", 63 0, L_0x560b704d6b40;  1 drivers
L_0x7f4cab054498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b704aab40_0 .net *"_ivl_105", 31 0, L_0x7f4cab054498;  1 drivers
v0x560b704aac20_0 .net *"_ivl_106", 63 0, L_0x560b704d6d40;  1 drivers
L_0x7f4cab0544e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b704aad00_0 .net *"_ivl_109", 31 0, L_0x7f4cab0544e0;  1 drivers
L_0x7f4cab054528 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x560b704aade0_0 .net/2u *"_ivl_112", 4 0, L_0x7f4cab054528;  1 drivers
v0x560b704aaec0_0 .net *"_ivl_114", 0 0, L_0x560b704d70c0;  1 drivers
v0x560b704aaf80_0 .net *"_ivl_117", 31 0, L_0x560b704d71b0;  1 drivers
v0x560b704ab060_0 .net *"_ivl_119", 31 0, L_0x560b704d6fa0;  1 drivers
v0x560b704ab140_0 .net *"_ivl_12", 31 0, L_0x560b70455af0;  1 drivers
L_0x7f4cab054570 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x560b704ab220_0 .net/2u *"_ivl_122", 4 0, L_0x7f4cab054570;  1 drivers
v0x560b704ab300_0 .net *"_ivl_124", 0 0, L_0x560b704d76a0;  1 drivers
v0x560b704ab3c0_0 .net *"_ivl_127", 31 0, L_0x560b704d7790;  1 drivers
v0x560b704ab4a0_0 .net *"_ivl_129", 31 0, L_0x560b704d7980;  1 drivers
L_0x7f4cab0545b8 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x560b704ab580_0 .net/2u *"_ivl_132", 4 0, L_0x7f4cab0545b8;  1 drivers
v0x560b704ab660_0 .net *"_ivl_134", 0 0, L_0x560b704d7d10;  1 drivers
v0x560b704ab720_0 .net/s *"_ivl_136", 31 0, L_0x560b704d7e00;  1 drivers
v0x560b704ab800_0 .net *"_ivl_138", 31 0, L_0x560b704d7ac0;  1 drivers
L_0x7f4cab054600 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x560b704ab8e0_0 .net/2u *"_ivl_142", 4 0, L_0x7f4cab054600;  1 drivers
v0x560b704ab9c0_0 .net *"_ivl_144", 0 0, L_0x560b704d8140;  1 drivers
v0x560b704aba80_0 .net/s *"_ivl_146", 31 0, L_0x560b704d8230;  1 drivers
v0x560b704abb60_0 .net *"_ivl_148", 31 0, L_0x560b704d8460;  1 drivers
v0x560b704abc40_0 .net *"_ivl_153", 29 0, L_0x560b704d8860;  1 drivers
L_0x7f4cab054648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560b704abd20_0 .net/2u *"_ivl_154", 1 0, L_0x7f4cab054648;  1 drivers
L_0x7f4cab054180 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x560b704abe00_0 .net/2u *"_ivl_16", 4 0, L_0x7f4cab054180;  1 drivers
v0x560b704abee0_0 .net *"_ivl_18", 0 0, L_0x560b704d40d0;  1 drivers
v0x560b704abfa0_0 .net *"_ivl_20", 31 0, L_0x560b70476f50;  1 drivers
v0x560b704ac080_0 .net *"_ivl_22", 31 0, L_0x560b70373730;  1 drivers
L_0x7f4cab0541c8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x560b704ac160_0 .net/2u *"_ivl_26", 4 0, L_0x7f4cab0541c8;  1 drivers
v0x560b704ac240_0 .net *"_ivl_28", 0 0, L_0x560b704d4400;  1 drivers
v0x560b704ac300_0 .net *"_ivl_3", 15 0, L_0x560b704d3ac0;  1 drivers
v0x560b704ac3e0_0 .net *"_ivl_30", 31 0, L_0x560b704d44f0;  1 drivers
v0x560b704ac4c0_0 .net *"_ivl_32", 31 0, L_0x560b704d4560;  1 drivers
v0x560b704ac5a0_0 .net *"_ivl_36", 0 0, L_0x560b704d47a0;  1 drivers
L_0x7f4cab054210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560b704ac660_0 .net/2u *"_ivl_38", 31 0, L_0x7f4cab054210;  1 drivers
L_0x7f4cab054258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b704ac740_0 .net/2u *"_ivl_40", 31 0, L_0x7f4cab054258;  1 drivers
v0x560b704ac820_0 .net *"_ivl_44", 0 0, L_0x560b704d4a50;  1 drivers
L_0x7f4cab0542a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560b704ac8e0_0 .net/2u *"_ivl_46", 31 0, L_0x7f4cab0542a0;  1 drivers
L_0x7f4cab0542e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b704ac9c0_0 .net/2u *"_ivl_48", 31 0, L_0x7f4cab0542e8;  1 drivers
L_0x7f4cab054330 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x560b704acaa0_0 .net/2u *"_ivl_52", 4 0, L_0x7f4cab054330;  1 drivers
v0x560b704acb80_0 .net *"_ivl_54", 0 0, L_0x560b704d4d20;  1 drivers
v0x560b704acc40_0 .net *"_ivl_56", 31 0, L_0x560b704d4e10;  1 drivers
L_0x7f4cab054378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560b704acd20_0 .net/2u *"_ivl_58", 31 0, L_0x7f4cab054378;  1 drivers
L_0x7f4cab054138 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x560b704ace00_0 .net/2u *"_ivl_6", 4 0, L_0x7f4cab054138;  1 drivers
v0x560b704acee0_0 .net *"_ivl_60", 31 0, L_0x560b704d4e80;  1 drivers
L_0x7f4cab0543c0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x560b704acfc0_0 .net/2u *"_ivl_66", 4 0, L_0x7f4cab0543c0;  1 drivers
v0x560b704ad0a0_0 .net *"_ivl_68", 0 0, L_0x560b704d53a0;  1 drivers
v0x560b704ad160_0 .net *"_ivl_70", 31 0, L_0x560b704d5490;  1 drivers
v0x560b704ad240_0 .net *"_ivl_72", 31 0, L_0x560b704d55d0;  1 drivers
L_0x7f4cab054408 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x560b704ad320_0 .net/2u *"_ivl_76", 4 0, L_0x7f4cab054408;  1 drivers
v0x560b704ad400_0 .net *"_ivl_78", 0 0, L_0x560b704d5530;  1 drivers
v0x560b704ad4c0_0 .net *"_ivl_8", 0 0, L_0x560b704d3d50;  1 drivers
v0x560b704ad580_0 .net *"_ivl_80", 31 0, L_0x560b704d59f0;  1 drivers
v0x560b704ad660_0 .net *"_ivl_82", 31 0, L_0x560b704d5710;  1 drivers
L_0x7f4cab054450 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x560b704ad740_0 .net/2u *"_ivl_86", 4 0, L_0x7f4cab054450;  1 drivers
v0x560b704ad820_0 .net *"_ivl_88", 0 0, L_0x560b704d5de0;  1 drivers
v0x560b704ad8e0_0 .net *"_ivl_90", 31 0, L_0x560b704d5ed0;  1 drivers
v0x560b704ad9c0_0 .net *"_ivl_92", 31 0, L_0x560b704d6050;  1 drivers
v0x560b704adeb0_0 .net/s *"_ivl_96", 63 0, L_0x560b704d65b0;  1 drivers
v0x560b704adf90_0 .net/s *"_ivl_98", 63 0, L_0x560b704d6860;  1 drivers
v0x560b704ae070_0 .net "adder_B", 31 0, L_0x560b704d50e0;  1 drivers
v0x560b704ae150_0 .net "adder_result", 31 0, L_0x560b704d5220;  1 drivers
v0x560b704ae230_0 .net "alu_control", 4 0, v0x560b704afb00_0;  alias, 1 drivers
v0x560b704ae310_0 .var "alu_result", 31 0;
v0x560b704ae3f0_0 .net "bitwise_and", 31 0, L_0x560b704d3f60;  1 drivers
v0x560b704ae4d0_0 .net "bitwise_or", 31 0, L_0x560b704d4230;  1 drivers
v0x560b704ae5b0_0 .net "bitwise_xor", 31 0, L_0x560b704d4610;  1 drivers
v0x560b704ae690_0 .net "branch_cond", 2 0, v0x560b704afba0_0;  alias, 1 drivers
v0x560b704ae770_0 .var "branch_cond_true", 0 0;
v0x560b704ae830_0 .net "byte_offset", 1 0, L_0x560b704d8c40;  alias, 1 drivers
v0x560b704ae910_0 .net "immediate_zero_extend", 31 0, L_0x560b704d3b90;  1 drivers
v0x560b704ae9f0_0 .net "less_than_signed", 31 0, L_0x560b704d4af0;  1 drivers
v0x560b704aead0_0 .net "less_than_unsigned", 31 0, L_0x560b704d48d0;  1 drivers
v0x560b704aebb0_0 .net "lwlr_addr", 31 0, L_0x560b704d8950;  1 drivers
v0x560b704aec90_0 .net "product_hi", 31 0, L_0x560b704d73d0;  1 drivers
v0x560b704aed70_0 .net "product_lo", 31 0, L_0x560b704d7a20;  1 drivers
v0x560b704aee50_0 .net "quotient", 31 0, L_0x560b704d7b60;  1 drivers
v0x560b704aef30_0 .net "remainder", 31 0, L_0x560b704d8500;  1 drivers
v0x560b704af010_0 .net "sa", 4 0, L_0x560b704d39f0;  alias, 1 drivers
v0x560b704af0f0_0 .net "shift_left_logical", 31 0, L_0x560b704d5670;  1 drivers
v0x560b704af1d0_0 .net "shift_right_arithmetic", 31 0, L_0x560b704d6300;  1 drivers
v0x560b704af2b0_0 .net "shift_right_logical", 31 0, L_0x560b704d5b50;  1 drivers
v0x560b704af390_0 .net/s "signed_product", 63 0, L_0x560b704d6a00;  1 drivers
v0x560b704af470_0 .net "unsigned_product", 63 0, L_0x560b704d6e60;  1 drivers
E_0x560b70381d30/0 .event edge, v0x560b704ae230_0, v0x560b704ae150_0, v0x560b704ae3f0_0, v0x560b704ae4d0_0;
E_0x560b70381d30/1 .event edge, v0x560b704ae5b0_0, v0x560b704ae9f0_0, v0x560b704aead0_0, v0x560b704af0f0_0;
E_0x560b70381d30/2 .event edge, v0x560b704af2b0_0, v0x560b704af1d0_0, v0x560b7049db80_0, v0x560b704aebb0_0;
E_0x560b70381d30/3 .event edge, v0x560b70455c10_0, v0x560b7049a7d0_0, v0x560b704ae690_0, v0x560b7044b050_0;
E_0x560b70381d30/4 .event edge, v0x560b704aec90_0, v0x560b704aed70_0, v0x560b704aee50_0, v0x560b704aef30_0;
E_0x560b70381d30 .event/or E_0x560b70381d30/0, E_0x560b70381d30/1, E_0x560b70381d30/2, E_0x560b70381d30/3, E_0x560b70381d30/4;
L_0x560b704d3ac0 .part v0x560b704b3160_0, 0, 16;
L_0x560b704d3b90 .concat [ 16 16 0 0], L_0x560b704d3ac0, L_0x7f4cab0540f0;
L_0x560b704d3d50 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab054138;
L_0x560b704d3f60 .functor MUXZ 32, L_0x560b70455af0, L_0x560b7047a730, L_0x560b704d3d50, C4<>;
L_0x560b704d40d0 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab054180;
L_0x560b704d4230 .functor MUXZ 32, L_0x560b70373730, L_0x560b70476f50, L_0x560b704d40d0, C4<>;
L_0x560b704d4400 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab0541c8;
L_0x560b704d4610 .functor MUXZ 32, L_0x560b704d4560, L_0x560b704d44f0, L_0x560b704d4400, C4<>;
L_0x560b704d47a0 .cmp/gt 32, v0x560b704b3160_0, v0x560b704b6ee0_0;
L_0x560b704d48d0 .functor MUXZ 32, L_0x7f4cab054258, L_0x7f4cab054210, L_0x560b704d47a0, C4<>;
L_0x560b704d4a50 .cmp/gt.s 32, v0x560b704b3160_0, v0x560b704b6ee0_0;
L_0x560b704d4af0 .functor MUXZ 32, L_0x7f4cab0542e8, L_0x7f4cab0542a0, L_0x560b704d4a50, C4<>;
L_0x560b704d4d20 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab054330;
L_0x560b704d4e80 .arith/sum 32, L_0x560b704d4e10, L_0x7f4cab054378;
L_0x560b704d50e0 .functor MUXZ 32, v0x560b704b3160_0, L_0x560b704d4e80, L_0x560b704d4d20, C4<>;
L_0x560b704d5220 .arith/sum 32, v0x560b704b6ee0_0, L_0x560b704d50e0;
L_0x560b704d53a0 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab0543c0;
L_0x560b704d5490 .shift/l 32, v0x560b704b3160_0, L_0x560b704d39f0;
L_0x560b704d55d0 .shift/l 32, v0x560b704b3160_0, v0x560b704b6ee0_0;
L_0x560b704d5670 .functor MUXZ 32, L_0x560b704d55d0, L_0x560b704d5490, L_0x560b704d53a0, C4<>;
L_0x560b704d5530 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab054408;
L_0x560b704d59f0 .shift/r 32, v0x560b704b3160_0, L_0x560b704d39f0;
L_0x560b704d5710 .shift/r 32, v0x560b704b3160_0, v0x560b704b6ee0_0;
L_0x560b704d5b50 .functor MUXZ 32, L_0x560b704d5710, L_0x560b704d59f0, L_0x560b704d5530, C4<>;
L_0x560b704d5de0 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab054450;
L_0x560b704d5ed0 .shift/rs 32, v0x560b704b3160_0, L_0x560b704d39f0;
L_0x560b704d6050 .shift/rs 32, v0x560b704b3160_0, v0x560b704b6ee0_0;
L_0x560b704d6300 .functor MUXZ 32, L_0x560b704d6050, L_0x560b704d5ed0, L_0x560b704d5de0, C4<>;
L_0x560b704d65b0 .extend/s 64, v0x560b704b6ee0_0;
L_0x560b704d6860 .extend/s 64, v0x560b704b3160_0;
L_0x560b704d6a00 .arith/mult 64, L_0x560b704d65b0, L_0x560b704d6860;
L_0x560b704d6b40 .concat [ 32 32 0 0], v0x560b704b6ee0_0, L_0x7f4cab054498;
L_0x560b704d6d40 .concat [ 32 32 0 0], v0x560b704b3160_0, L_0x7f4cab0544e0;
L_0x560b704d6e60 .arith/mult 64, L_0x560b704d6b40, L_0x560b704d6d40;
L_0x560b704d70c0 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab054528;
L_0x560b704d71b0 .part L_0x560b704d6a00, 32, 32;
L_0x560b704d6fa0 .part L_0x560b704d6e60, 32, 32;
L_0x560b704d73d0 .functor MUXZ 32, L_0x560b704d6fa0, L_0x560b704d71b0, L_0x560b704d70c0, C4<>;
L_0x560b704d76a0 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab054570;
L_0x560b704d7790 .part L_0x560b704d6a00, 0, 32;
L_0x560b704d7980 .part L_0x560b704d6e60, 0, 32;
L_0x560b704d7a20 .functor MUXZ 32, L_0x560b704d7980, L_0x560b704d7790, L_0x560b704d76a0, C4<>;
L_0x560b704d7d10 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab0545b8;
L_0x560b704d7e00 .arith/div.s 32, v0x560b704b6ee0_0, v0x560b704b3160_0;
L_0x560b704d7ac0 .arith/div 32, v0x560b704b6ee0_0, v0x560b704b3160_0;
L_0x560b704d7b60 .functor MUXZ 32, L_0x560b704d7ac0, L_0x560b704d7e00, L_0x560b704d7d10, C4<>;
L_0x560b704d8140 .cmp/eq 5, v0x560b704afb00_0, L_0x7f4cab054600;
L_0x560b704d8230 .arith/mod.s 32, v0x560b704b6ee0_0, v0x560b704b3160_0;
L_0x560b704d8460 .arith/mod 32, v0x560b704b6ee0_0, v0x560b704b3160_0;
L_0x560b704d8500 .functor MUXZ 32, L_0x560b704d8460, L_0x560b704d8230, L_0x560b704d8140, C4<>;
L_0x560b704d8860 .part L_0x560b704d5220, 2, 30;
L_0x560b704d8950 .concat [ 2 30 0 0], L_0x7f4cab054648, L_0x560b704d8860;
L_0x560b704d8c40 .part L_0x560b704d5220, 0, 2;
S_0x560b704af6d0 .scope module, "ALU_decoder_1" "ALU_decoder" 5 147, 7 1 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /OUTPUT 5 "alu_control";
    .port_info 2 /OUTPUT 3 "branch_cond";
    .port_info 3 /OUTPUT 5 "sa";
    .port_info 4 /OUTPUT 1 "LO_write_enable";
    .port_info 5 /OUTPUT 1 "HI_write_enable";
enum0x560b704084e0 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_ADDIU" 6'b001001,
   "OPCODE_ANDI" 6'b001100,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_ORI" 6'b001101,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001,
   "OPCODE_SLTI" 6'b001010,
   "OPCODE_SLTIU" 6'b001011,
   "OPCODE_SW" 6'b101011,
   "OPCODE_XORI" 6'b001110,
   "OPCODE_LUI" 6'b001111,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011
 ;
enum0x560b7040af80 .enum4 (6)
   "FUNC_ADDU" 6'b100001,
   "FUNC_AND" 6'b100100,
   "FUNC_MULT" 6'b011000,
   "FUNC_MULTU" 6'b011001,
   "FUNC_OR" 6'b100101,
   "FUNC_SLL" 6'b000000,
   "FUNC_SLLV" 6'b000100,
   "FUNC_SLT" 6'b101010,
   "FUNC_SLTU" 6'b101011,
   "FUNC_SRA" 6'b000011,
   "FUNC_SRAV" 6'b000111,
   "FUNC_SRL" 6'b000010,
   "FUNC_SRLV" 6'b000110,
   "FUNC_SUBU" 6'b100011,
   "FUNC_XOR" 6'b100110,
   "FUNC_DIV" 6'b011010,
   "FUNC_DIVU" 6'b011011,
   "FUNC_MTLO" 6'b010011,
   "FUNC_MTHI" 6'b010001,
   "FUNC_JALR" 6'b001001,
   "FUNC_JR" 6'b001000,
   "FUNC_MFLO" 6'b010010,
   "FUNC_MFHI" 6'b010000
 ;
enum0x560b7040d610 .enum4 (5)
   "BRANCH_BGEZ" 5'b00001,
   "BRANCH_BGEZAL" 5'b10001,
   "BRANCH_BLTZ" 5'b00000,
   "BRANCH_BLTZAL" 5'b10000
 ;
enum0x560b7040dfc0 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
v0x560b704af9a0_0 .var "HI_write_enable", 0 0;
v0x560b704afa40_0 .var "LO_write_enable", 0 0;
v0x560b704afb00_0 .var "alu_control", 4 0;
v0x560b704afba0_0 .var "branch_cond", 2 0;
v0x560b704afc70_0 .net "branch_field", 4 0, L_0x560b704d3950;  1 drivers
v0x560b704afd30_0 .net "func_code", 5 0, L_0x560b704d38b0;  1 drivers
v0x560b704afe10_0 .net "instr_opcode", 5 0, L_0x560b704d3810;  1 drivers
v0x560b704afef0_0 .net "instr_readdata", 31 0, v0x560b704b1d70_0;  alias, 1 drivers
v0x560b704affd0_0 .net "sa", 4 0, L_0x560b704d39f0;  alias, 1 drivers
E_0x560b703ec080 .event edge, v0x560b704afe10_0, v0x560b704afd30_0;
E_0x560b70304b40 .event edge, v0x560b704afe10_0, v0x560b704afc70_0;
L_0x560b704d3810 .part v0x560b704b1d70_0, 26, 6;
L_0x560b704d38b0 .part v0x560b704b1d70_0, 0, 6;
L_0x560b704d3950 .part v0x560b704b1d70_0, 16, 5;
L_0x560b704d39f0 .part v0x560b704b1d70_0, 6, 5;
S_0x560b704b0130 .scope module, "decoder_1" "decoder" 5 95, 8 3 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /INPUT 1 "is_true";
    .port_info 5 /OUTPUT 2 "pc_sel";
    .port_info 6 /OUTPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_read";
    .port_info 8 /OUTPUT 4 "byte_enable";
    .port_info 9 /OUTPUT 1 "reg_write_enable";
    .port_info 10 /OUTPUT 2 "reg_addr_sel";
    .port_info 11 /OUTPUT 1 "alu_sel";
    .port_info 12 /OUTPUT 2 "reg_data_sel";
    .port_info 13 /OUTPUT 1 "signextend_sel";
    .port_info 14 /OUTPUT 2 "lwlr_sel";
    .port_info 15 /OUTPUT 1 "is_branch";
enum0x560b70405200 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_SW" 6'b101011,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001
 ;
v0x560b704b04e0_0 .net "active", 0 0, v0x560b704b9000_0;  alias, 1 drivers
v0x560b704b05c0_0 .var "alu_sel", 0 0;
v0x560b704b0680_0 .var "byte_enable", 3 0;
v0x560b704b0770_0 .net "clk_enable", 0 0, v0x560b704b9ab0_0;  1 drivers
v0x560b704b0830_0 .var "data_read", 0 0;
v0x560b704b08f0_0 .var "data_write", 0 0;
v0x560b704b09b0_0 .net "funct_code", 5 0, L_0x560b704d2f80;  1 drivers
v0x560b704b0a90_0 .net "immediate", 15 0, L_0x560b704d3020;  1 drivers
v0x560b704b0b70_0 .net "instr_opcode", 5 0, L_0x560b704d2d00;  1 drivers
v0x560b704b0c50_0 .net "instr_readdata", 31 0, v0x560b704b1d70_0;  alias, 1 drivers
v0x560b704b0d10_0 .var "is_branch", 0 0;
v0x560b704b0db0_0 .net "is_true", 0 0, v0x560b704ae770_0;  alias, 1 drivers
v0x560b704b0e80_0 .net "j_addr", 25 0, L_0x560b704d30c0;  1 drivers
v0x560b704b0f40_0 .var "lwlr_sel", 1 0;
v0x560b704b1020_0 .var "pc_sel", 1 0;
v0x560b704b1100_0 .net "rd", 4 0, L_0x560b704d2ee0;  1 drivers
v0x560b704b11e0_0 .var "reg_addr_sel", 1 0;
v0x560b704b12c0_0 .var "reg_data_sel", 1 0;
v0x560b704b13a0_0 .var "reg_write_enable", 0 0;
v0x560b704b1460_0 .net "reset", 0 0, v0x560b704c1ff0_0;  alias, 1 drivers
v0x560b704b1520_0 .net "rs", 4 0, L_0x560b704d2da0;  1 drivers
v0x560b704b1600_0 .net "rt", 4 0, L_0x560b704d2e40;  1 drivers
v0x560b704b16e0_0 .var "signextend_sel", 0 0;
E_0x560b70326440/0 .event edge, v0x560b704b0b70_0, v0x560b704b09b0_0, v0x560b704b09b0_0, v0x560b704b09b0_0;
E_0x560b70326440/1 .event edge, v0x560b704b1600_0, v0x560b704ae770_0;
E_0x560b70326440 .event/or E_0x560b70326440/0, E_0x560b70326440/1;
L_0x560b704d2d00 .part v0x560b704b1d70_0, 26, 6;
L_0x560b704d2da0 .part v0x560b704b1d70_0, 21, 5;
L_0x560b704d2e40 .part v0x560b704b1d70_0, 16, 5;
L_0x560b704d2ee0 .part v0x560b704b1d70_0, 11, 5;
L_0x560b704d2f80 .part v0x560b704b1d70_0, 0, 6;
L_0x560b704d3020 .part v0x560b704b1d70_0, 0, 16;
L_0x560b704d30c0 .part v0x560b704b1d70_0, 0, 26;
S_0x560b704b19a0 .scope module, "instr_reg_1" "instr_reg" 5 76, 9 1 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk_enable";
    .port_info 4 /OUTPUT 32 "curr_instr";
v0x560b704b1ba0_0 .net "clk", 0 0, v0x560b704c19e0_0;  alias, 1 drivers
v0x560b704b1c80_0 .net "clk_enable", 0 0, v0x560b704b9ab0_0;  alias, 1 drivers
v0x560b704b1d70_0 .var "curr_instr", 31 0;
v0x560b704b1e40_0 .net "instr_readdata", 31 0, v0x560b704be490_0;  alias, 1 drivers
v0x560b704b1ee0_0 .net "reset", 0 0, v0x560b704c1ff0_0;  alias, 1 drivers
E_0x560b704a0c00 .event posedge, v0x560b704b1ba0_0;
S_0x560b704b2050 .scope module, "lwlr_1" "lwlr" 5 197, 10 1 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 2 "byte_offset";
    .port_info 3 /INPUT 1 "lwl";
    .port_info 4 /OUTPUT 32 "reg_write_data";
v0x560b704b2320_0 .net "byte_offset", 1 0, L_0x560b704d8c40;  alias, 1 drivers
v0x560b704b2400_0 .net "data_readdata", 31 0, v0x560b704be350_0;  alias, 1 drivers
v0x560b704b24c0_0 .net "lwl", 0 0, L_0x560b704d8ce0;  1 drivers
v0x560b704b2590_0 .net "reg_data_b", 31 0, v0x560b704b6fa0_0;  alias, 1 drivers
v0x560b704b2670_0 .var "reg_write_data", 31 0;
E_0x560b704a18a0/0 .event edge, v0x560b704ae830_0, v0x560b704b24c0_0, v0x560b704b2400_0, v0x560b704b2590_0;
E_0x560b704a18a0/1 .event edge, v0x560b704b2400_0, v0x560b704b2400_0, v0x560b704b2590_0, v0x560b704b2590_0;
E_0x560b704a18a0/2 .event edge, v0x560b704b2400_0, v0x560b704b2400_0, v0x560b704b2590_0, v0x560b704b2590_0;
E_0x560b704a18a0/3 .event edge, v0x560b704b2400_0, v0x560b704b2400_0, v0x560b704b2590_0;
E_0x560b704a18a0 .event/or E_0x560b704a18a0/0, E_0x560b704a18a0/1, E_0x560b704a18a0/2, E_0x560b704a18a0/3;
S_0x560b704b2840 .scope module, "mux1_1" "mux1" 5 122, 11 1 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
v0x560b704b2ab0_0 .net "rd", 4 0, L_0x560b704c2830;  alias, 1 drivers
v0x560b704b2bb0_0 .var "reg_write_addr", 4 0;
v0x560b704b2c90_0 .net "rt", 4 0, L_0x560b704c2790;  alias, 1 drivers
v0x560b704b2d80_0 .net "select", 1 0, v0x560b704b11e0_0;  alias, 1 drivers
E_0x560b704b2a20 .event edge, v0x560b704b11e0_0, v0x560b704b11e0_0, v0x560b704b2ab0_0, v0x560b704b2c90_0;
S_0x560b704b2f00 .scope module, "mux2_1" "mux2" 5 129, 12 1 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "alu_input";
v0x560b704b3160_0 .var "alu_input", 31 0;
v0x560b704b3270_0 .net "extended_imm", 31 0, L_0x560b704d3520;  alias, 1 drivers
v0x560b704b3330_0 .net "reg_data_b", 31 0, v0x560b704b6fa0_0;  alias, 1 drivers
v0x560b704b3430_0 .net "select", 0 0, v0x560b704b05c0_0;  alias, 1 drivers
E_0x560b704b30e0 .event edge, v0x560b704b05c0_0, v0x560b704b3270_0, v0x560b704b2590_0;
S_0x560b704b3570 .scope module, "mux3_1" "mux3" 5 136, 13 1 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 32 "lwlr_data";
    .port_info 3 /INPUT 32 "signextend_data";
    .port_info 4 /INPUT 32 "link_pc";
    .port_info 5 /INPUT 2 "select";
    .port_info 6 /INPUT 1 "islwlr";
    .port_info 7 /OUTPUT 32 "reg_write_data";
v0x560b704b3910_0 .net "aluout", 31 0, v0x560b704ae310_0;  alias, 1 drivers
v0x560b704b39f0_0 .net "data_readdata", 31 0, v0x560b704be350_0;  alias, 1 drivers
v0x560b704b3ac0_0 .net "islwlr", 0 0, L_0x560b704d3730;  1 drivers
v0x560b704b3b90_0 .net "link_pc", 31 0, L_0x560b704d2bd0;  alias, 1 drivers
v0x560b704b3c50_0 .net "lwlr_data", 31 0, v0x560b704b2670_0;  alias, 1 drivers
v0x560b704b3d60_0 .var "reg_write_data", 31 0;
v0x560b704b3e20_0 .net "select", 1 0, v0x560b704b12c0_0;  alias, 1 drivers
v0x560b704b3f10_0 .net "signextend_data", 31 0, v0x560b704b83d0_0;  alias, 1 drivers
E_0x560b704b3870/0 .event edge, v0x560b704b12c0_0, v0x560b704ae310_0, v0x560b704b3ac0_0, v0x560b704b2670_0;
E_0x560b704b3870/1 .event edge, v0x560b704b2400_0, v0x560b704b3f10_0, v0x560b704b3b90_0;
E_0x560b704b3870 .event/or E_0x560b704b3870/0, E_0x560b704b3870/1;
S_0x560b704b4120 .scope module, "pc_1" "pc" 5 67, 14 3 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_pc";
    .port_info 1 /OUTPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 1 "is_branch";
v0x560b704b4390_0 .var "branching", 0 0;
v0x560b704b4470_0 .net "clk", 0 0, v0x560b704c19e0_0;  alias, 1 drivers
v0x560b704b4560_0 .net "clk_enable", 0 0, v0x560b704b9ab0_0;  alias, 1 drivers
v0x560b704b4630_0 .var "intermediate_pc", 31 0;
v0x560b704b46d0_0 .net "is_branch", 0 0, v0x560b704b0d10_0;  alias, 1 drivers
v0x560b704b47c0_0 .net "new_pc", 31 0, v0x560b704b5800_0;  alias, 1 drivers
v0x560b704b4860_0 .var "pc", 31 0;
v0x560b704b4940_0 .net "reset", 0 0, v0x560b704c1ff0_0;  alias, 1 drivers
S_0x560b704b4b30 .scope module, "pcnext_1" "pcnext" 5 84, 15 3 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 26 "j_addr";
    .port_info 3 /INPUT 32 "reg_data_a";
    .port_info 4 /INPUT 2 "pc_sel";
    .port_info 5 /INPUT 1 "is_true";
    .port_info 6 /OUTPUT 32 "link_pc";
    .port_info 7 /OUTPUT 32 "pcnext";
enum0x560b70404500 .enum4 (2)
   "INCREMENT" 2'b00,
   "BRANCH" 2'b01,
   "JUMP" 2'b10,
   "JR" 2'b11
 ;
L_0x7f4cab054018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560b704b4eb0_0 .net/2u *"_ivl_0", 31 0, L_0x7f4cab054018;  1 drivers
L_0x7f4cab0540a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x560b704b4fb0_0 .net/2u *"_ivl_10", 31 0, L_0x7f4cab0540a8;  1 drivers
v0x560b704b5090_0 .net *"_ivl_6", 29 0, L_0x560b704d2a90;  1 drivers
L_0x7f4cab054060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560b704b5150_0 .net *"_ivl_8", 1 0, L_0x7f4cab054060;  1 drivers
v0x560b704b5230_0 .net "extended_imm", 31 0, L_0x560b704d3520;  alias, 1 drivers
v0x560b704b5340_0 .net "is_true", 0 0, v0x560b704ae770_0;  alias, 1 drivers
v0x560b704b5430_0 .net "j_addr", 25 0, L_0x560b704c2500;  alias, 1 drivers
v0x560b704b54f0_0 .net "link_pc", 31 0, L_0x560b704d2bd0;  alias, 1 drivers
v0x560b704b55b0_0 .net "pc", 31 0, v0x560b704b4860_0;  alias, 1 drivers
v0x560b704b5650_0 .net "pc_increment", 31 0, L_0x560b704d29f0;  1 drivers
v0x560b704b5710_0 .net "pc_sel", 1 0, v0x560b704b1020_0;  alias, 1 drivers
v0x560b704b5800_0 .var "pcnext", 31 0;
v0x560b704b58d0_0 .net "reg_data_a", 31 0, v0x560b704b6ee0_0;  alias, 1 drivers
v0x560b704b59a0_0 .net "shifted_imm", 31 0, L_0x560b704d2b30;  1 drivers
E_0x560b704b42b0/0 .event edge, v0x560b704b1020_0, v0x560b704b5650_0, v0x560b704ae770_0, v0x560b704b59a0_0;
E_0x560b704b42b0/1 .event edge, v0x560b704b5430_0, v0x560b7044b050_0;
E_0x560b704b42b0 .event/or E_0x560b704b42b0/0, E_0x560b704b42b0/1;
L_0x560b704d29f0 .arith/sum 32, v0x560b704b4860_0, L_0x7f4cab054018;
L_0x560b704d2a90 .part L_0x560b704d3520, 0, 30;
L_0x560b704d2b30 .concat [ 2 30 0 0], L_0x7f4cab054060, L_0x560b704d2a90;
L_0x560b704d2bd0 .arith/sum 32, v0x560b704b4860_0, L_0x7f4cab0540a8;
S_0x560b704b5b60 .scope module, "reg_file_hi_lo_1" "reg_file_hi_lo" 5 171, 16 3 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 32 "LO_input";
    .port_info 4 /INPUT 32 "HI_input";
    .port_info 5 /INPUT 1 "LO_write_enable";
    .port_info 6 /INPUT 1 "HI_write_enable";
    .port_info 7 /OUTPUT 32 "LO_output";
    .port_info 8 /OUTPUT 32 "HI_output";
v0x560b704b5ea0_0 .net "HI_input", 31 0, v0x560b70496bf0_0;  alias, 1 drivers
v0x560b704b5fb0_0 .var "HI_output", 31 0;
v0x560b704b6080_0 .var "HI_reg", 31 0;
v0x560b704b6150_0 .net "HI_write_enable", 0 0, v0x560b704af9a0_0;  alias, 1 drivers
v0x560b704b6220_0 .net "LO_input", 31 0, v0x560b70477520_0;  alias, 1 drivers
v0x560b704b6310_0 .var "LO_output", 31 0;
v0x560b704b63e0_0 .var "LO_reg", 31 0;
v0x560b704b64a0_0 .net "LO_write_enable", 0 0, v0x560b704afa40_0;  alias, 1 drivers
v0x560b704b6570_0 .net "clk", 0 0, v0x560b704c19e0_0;  alias, 1 drivers
v0x560b704b6610_0 .net "clk_enable", 0 0, v0x560b704b9ab0_0;  alias, 1 drivers
v0x560b704b66b0_0 .net "reset", 0 0, v0x560b704c1ff0_0;  alias, 1 drivers
E_0x560b704b5e20 .event edge, v0x560b704b63e0_0, v0x560b704b6080_0;
S_0x560b704b68a0 .scope module, "register_file_1" "register_file" 5 183, 17 3 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /OUTPUT 32 "read_data_b";
    .port_info 7 /OUTPUT 32 "register_v0";
    .port_info 8 /INPUT 5 "write_reg";
    .port_info 9 /INPUT 1 "write_enable";
    .port_info 10 /INPUT 32 "write_data";
v0x560b704b72a0_2 .array/port v0x560b704b72a0, 2;
L_0x560b704d4b90 .functor BUFZ 32, v0x560b704b72a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560b704b6cc0_0 .net "clk", 0 0, v0x560b704c19e0_0;  alias, 1 drivers
v0x560b704b6d80_0 .net "clk_enable", 0 0, v0x560b704b9ab0_0;  alias, 1 drivers
v0x560b704b6e40_0 .var/i "index", 31 0;
v0x560b704b6ee0_0 .var "read_data_a", 31 0;
v0x560b704b6fa0_0 .var "read_data_b", 31 0;
v0x560b704b7100_0 .net "read_reg1", 4 0, L_0x560b704c26f0;  alias, 1 drivers
v0x560b704b71e0_0 .net "read_reg2", 4 0, L_0x560b704c2790;  alias, 1 drivers
v0x560b704b72a0 .array "reg_file", 0 31, 31 0;
v0x560b704b7850_0 .net "register_v0", 31 0, L_0x560b704d4b90;  alias, 1 drivers
v0x560b704b7930_0 .net "reset", 0 0, v0x560b704c1ff0_0;  alias, 1 drivers
v0x560b704b7a60_0 .net "write_data", 31 0, v0x560b704b3d60_0;  alias, 1 drivers
v0x560b704b7b20_0 .net "write_enable", 0 0, v0x560b704b13a0_0;  alias, 1 drivers
v0x560b704b7bc0_0 .net "write_reg", 4 0, v0x560b704b2bb0_0;  alias, 1 drivers
v0x560b704b72a0_0 .array/port v0x560b704b72a0, 0;
v0x560b704b72a0_1 .array/port v0x560b704b72a0, 1;
E_0x560b704b6b40/0 .event edge, v0x560b704b7100_0, v0x560b704b72a0_0, v0x560b704b72a0_1, v0x560b704b72a0_2;
v0x560b704b72a0_3 .array/port v0x560b704b72a0, 3;
v0x560b704b72a0_4 .array/port v0x560b704b72a0, 4;
v0x560b704b72a0_5 .array/port v0x560b704b72a0, 5;
v0x560b704b72a0_6 .array/port v0x560b704b72a0, 6;
E_0x560b704b6b40/1 .event edge, v0x560b704b72a0_3, v0x560b704b72a0_4, v0x560b704b72a0_5, v0x560b704b72a0_6;
v0x560b704b72a0_7 .array/port v0x560b704b72a0, 7;
v0x560b704b72a0_8 .array/port v0x560b704b72a0, 8;
v0x560b704b72a0_9 .array/port v0x560b704b72a0, 9;
v0x560b704b72a0_10 .array/port v0x560b704b72a0, 10;
E_0x560b704b6b40/2 .event edge, v0x560b704b72a0_7, v0x560b704b72a0_8, v0x560b704b72a0_9, v0x560b704b72a0_10;
v0x560b704b72a0_11 .array/port v0x560b704b72a0, 11;
v0x560b704b72a0_12 .array/port v0x560b704b72a0, 12;
v0x560b704b72a0_13 .array/port v0x560b704b72a0, 13;
v0x560b704b72a0_14 .array/port v0x560b704b72a0, 14;
E_0x560b704b6b40/3 .event edge, v0x560b704b72a0_11, v0x560b704b72a0_12, v0x560b704b72a0_13, v0x560b704b72a0_14;
v0x560b704b72a0_15 .array/port v0x560b704b72a0, 15;
v0x560b704b72a0_16 .array/port v0x560b704b72a0, 16;
v0x560b704b72a0_17 .array/port v0x560b704b72a0, 17;
v0x560b704b72a0_18 .array/port v0x560b704b72a0, 18;
E_0x560b704b6b40/4 .event edge, v0x560b704b72a0_15, v0x560b704b72a0_16, v0x560b704b72a0_17, v0x560b704b72a0_18;
v0x560b704b72a0_19 .array/port v0x560b704b72a0, 19;
v0x560b704b72a0_20 .array/port v0x560b704b72a0, 20;
v0x560b704b72a0_21 .array/port v0x560b704b72a0, 21;
v0x560b704b72a0_22 .array/port v0x560b704b72a0, 22;
E_0x560b704b6b40/5 .event edge, v0x560b704b72a0_19, v0x560b704b72a0_20, v0x560b704b72a0_21, v0x560b704b72a0_22;
v0x560b704b72a0_23 .array/port v0x560b704b72a0, 23;
v0x560b704b72a0_24 .array/port v0x560b704b72a0, 24;
v0x560b704b72a0_25 .array/port v0x560b704b72a0, 25;
v0x560b704b72a0_26 .array/port v0x560b704b72a0, 26;
E_0x560b704b6b40/6 .event edge, v0x560b704b72a0_23, v0x560b704b72a0_24, v0x560b704b72a0_25, v0x560b704b72a0_26;
v0x560b704b72a0_27 .array/port v0x560b704b72a0, 27;
v0x560b704b72a0_28 .array/port v0x560b704b72a0, 28;
v0x560b704b72a0_29 .array/port v0x560b704b72a0, 29;
v0x560b704b72a0_30 .array/port v0x560b704b72a0, 30;
E_0x560b704b6b40/7 .event edge, v0x560b704b72a0_27, v0x560b704b72a0_28, v0x560b704b72a0_29, v0x560b704b72a0_30;
v0x560b704b72a0_31 .array/port v0x560b704b72a0, 31;
E_0x560b704b6b40/8 .event edge, v0x560b704b72a0_31, v0x560b704b2c90_0;
E_0x560b704b6b40 .event/or E_0x560b704b6b40/0, E_0x560b704b6b40/1, E_0x560b704b6b40/2, E_0x560b704b6b40/3, E_0x560b704b6b40/4, E_0x560b704b6b40/5, E_0x560b704b6b40/6, E_0x560b704b6b40/7, E_0x560b704b6b40/8;
S_0x560b704b7e10 .scope module, "signextend_1" "signextend" 5 114, 18 3 0, S_0x560b7046ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "extended_imm";
    .port_info 4 /OUTPUT 32 "extended_data";
v0x560b704b8060_0 .net *"_ivl_1", 0 0, L_0x560b704d3160;  1 drivers
v0x560b704b8160_0 .net *"_ivl_2", 15 0, L_0x560b704d3200;  1 drivers
v0x560b704b8240_0 .net "byte_msb", 0 0, L_0x560b704d35c0;  1 drivers
v0x560b704b8310_0 .net "data_readdata", 31 0, v0x560b704be350_0;  alias, 1 drivers
v0x560b704b83d0_0 .var "extended_data", 31 0;
v0x560b704b84e0_0 .net "extended_imm", 31 0, L_0x560b704d3520;  alias, 1 drivers
v0x560b704b85d0_0 .net "half_msb", 0 0, L_0x560b704d3690;  1 drivers
v0x560b704b8690_0 .net "immediate", 15 0, L_0x560b704c2650;  alias, 1 drivers
v0x560b704b8770_0 .net "select", 0 0, v0x560b704b16e0_0;  alias, 1 drivers
E_0x560b704b7fd0/0 .event edge, v0x560b704b16e0_0, v0x560b704b8240_0, v0x560b704b2400_0, v0x560b704b85d0_0;
E_0x560b704b7fd0/1 .event edge, v0x560b704b2400_0;
E_0x560b704b7fd0 .event/or E_0x560b704b7fd0/0, E_0x560b704b7fd0/1;
L_0x560b704d3160 .part L_0x560b704c2650, 15, 1;
LS_0x560b704d3200_0_0 .concat [ 1 1 1 1], L_0x560b704d3160, L_0x560b704d3160, L_0x560b704d3160, L_0x560b704d3160;
LS_0x560b704d3200_0_4 .concat [ 1 1 1 1], L_0x560b704d3160, L_0x560b704d3160, L_0x560b704d3160, L_0x560b704d3160;
LS_0x560b704d3200_0_8 .concat [ 1 1 1 1], L_0x560b704d3160, L_0x560b704d3160, L_0x560b704d3160, L_0x560b704d3160;
LS_0x560b704d3200_0_12 .concat [ 1 1 1 1], L_0x560b704d3160, L_0x560b704d3160, L_0x560b704d3160, L_0x560b704d3160;
L_0x560b704d3200 .concat [ 4 4 4 4], LS_0x560b704d3200_0_0, LS_0x560b704d3200_0_4, LS_0x560b704d3200_0_8, LS_0x560b704d3200_0_12;
L_0x560b704d3520 .concat [ 16 16 0 0], L_0x560b704c2650, L_0x560b704d3200;
L_0x560b704d35c0 .part v0x560b704be350_0, 7, 1;
L_0x560b704d3690 .part v0x560b704be350_0, 15, 1;
S_0x560b704bb970 .scope module, "memBus" "harvard_to_avalon" 4 27, 19 1 0, S_0x560b704583a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "stall";
    .port_info 3 /INPUT 32 "ip_address";
    .port_info 4 /INPUT 1 "read_ip";
    .port_info 5 /OUTPUT 32 "ip_data";
    .port_info 6 /INPUT 32 "dp_address";
    .port_info 7 /INPUT 32 "writedata";
    .port_info 8 /INPUT 4 "byteenable";
    .port_info 9 /INPUT 1 "read_dp";
    .port_info 10 /INPUT 1 "write_dp";
    .port_info 11 /OUTPUT 32 "dp_data";
    .port_info 12 /INPUT 32 "avl_readdata";
    .port_info 13 /INPUT 1 "avl_waitrequest";
    .port_info 14 /OUTPUT 32 "avl_address";
    .port_info 15 /OUTPUT 4 "avl_byteenable";
    .port_info 16 /OUTPUT 32 "avl_writedata";
    .port_info 17 /OUTPUT 1 "avl_read";
    .port_info 18 /OUTPUT 1 "avl_write";
enum0x560b70316ad0 .enum4 (3)
   "IDLE" 3'b000,
   "INSTR" 3'b011,
   "DATA" 3'b111,
   "CLEAR" 3'b101,
   "ISET" 3'b110,
   "CHILL" 3'b001
 ;
v0x560b704bd760_0 .net "avl_address", 31 0, v0x560b704bc2e0_0;  alias, 1 drivers
v0x560b704bd840_0 .net "avl_byteenable", 3 0, v0x560b704bc3c0_0;  alias, 1 drivers
v0x560b704bd8e0_0 .net "avl_read", 0 0, v0x560b704bc480_0;  alias, 1 drivers
v0x560b704bd980_0 .net "avl_readdata", 31 0, v0x560b704c1260_0;  alias, 1 drivers
v0x560b704bda20_0 .net "avl_waitrequest", 0 0, v0x560b704c14a0_0;  alias, 1 drivers
v0x560b704bdac0_0 .net "avl_write", 0 0, v0x560b704bc730_0;  alias, 1 drivers
v0x560b704bdb60_0 .net "avl_writedata", 31 0, v0x560b704bc7f0_0;  alias, 1 drivers
v0x560b704bdc00_0 .var "bus_address", 31 0;
v0x560b704bdca0_0 .net "bus_busy", 0 0, v0x560b704bc8d0_0;  1 drivers
v0x560b704bdd40_0 .var "bus_byteenable", 3 0;
v0x560b704bdde0_0 .var "bus_read", 0 0;
v0x560b704bde80_0 .net "bus_readdata", 31 0, v0x560b704bcba0_0;  1 drivers
v0x560b704bdf20_0 .var "bus_write", 0 0;
v0x560b704bdfc0_0 .var "bus_writedata", 31 0;
v0x560b704be060_0 .net "byteenable", 3 0, v0x560b704b0680_0;  alias, 1 drivers
v0x560b704be100_0 .net "clk", 0 0, v0x560b704c19e0_0;  alias, 1 drivers
v0x560b704be1a0_0 .net "dp_address", 31 0, v0x560b704b9cd0_0;  alias, 1 drivers
v0x560b704be350_0 .var "dp_data", 31 0;
v0x560b704be3f0_0 .net "ip_address", 31 0, v0x560b704ba2e0_0;  alias, 1 drivers
v0x560b704be490_0 .var "ip_data", 31 0;
v0x560b704be530_0 .net "read_dp", 0 0, v0x560b704b0830_0;  alias, 1 drivers
v0x560b704be620_0 .net "read_ip", 0 0, v0x560b704ba3a0_0;  alias, 1 drivers
v0x560b704be6c0_0 .net "rst", 0 0, v0x560b704c1ff0_0;  alias, 1 drivers
v0x560b704be760_0 .var "stall", 0 0;
v0x560b704be800_0 .var "state", 2 0;
v0x560b704be8a0_0 .net "write_dp", 0 0, v0x560b704b08f0_0;  alias, 1 drivers
v0x560b704be990_0 .net "writedata", 31 0, v0x560b704b9f90_0;  alias, 1 drivers
E_0x560b704bbc10/0 .event edge, v0x560b704be800_0, v0x560b704b0830_0, v0x560b704b08f0_0, v0x560b704ba3a0_0;
E_0x560b704bbc10/1 .event edge, v0x560b704b9cd0_0, v0x560b704ba2e0_0, v0x560b704b9f90_0, v0x560b704b0680_0;
E_0x560b704bbc10 .event/or E_0x560b704bbc10/0, E_0x560b704bbc10/1;
S_0x560b704bbcc0 .scope module, "bus_con" "avl_master_bc" 19 167, 20 1 0, S_0x560b704bb970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "avl_readdata";
    .port_info 3 /INPUT 1 "avl_waitrequest";
    .port_info 4 /OUTPUT 32 "avl_address";
    .port_info 5 /OUTPUT 4 "avl_byteenable";
    .port_info 6 /OUTPUT 32 "avl_writedata";
    .port_info 7 /OUTPUT 1 "avl_read";
    .port_info 8 /OUTPUT 1 "avl_write";
    .port_info 9 /INPUT 32 "address";
    .port_info 10 /INPUT 32 "write_data";
    .port_info 11 /INPUT 4 "byteenable";
    .port_info 12 /INPUT 1 "read_select";
    .port_info 13 /INPUT 1 "write_select";
    .port_info 14 /OUTPUT 32 "read_data";
    .port_info 15 /OUTPUT 1 "busy";
enum0x560b70317a60 .enum4 (2)
   "IDLE" 2'b00,
   "WAIT" 2'b11
 ;
v0x560b704bc1e0_0 .net "address", 31 0, v0x560b704bdc00_0;  1 drivers
v0x560b704bc2e0_0 .var "avl_address", 31 0;
v0x560b704bc3c0_0 .var "avl_byteenable", 3 0;
v0x560b704bc480_0 .var "avl_read", 0 0;
v0x560b704bc540_0 .net "avl_readdata", 31 0, v0x560b704c1260_0;  alias, 1 drivers
v0x560b704bc670_0 .net "avl_waitrequest", 0 0, v0x560b704c14a0_0;  alias, 1 drivers
v0x560b704bc730_0 .var "avl_write", 0 0;
v0x560b704bc7f0_0 .var "avl_writedata", 31 0;
v0x560b704bc8d0_0 .var "busy", 0 0;
v0x560b704bca20_0 .net "byteenable", 3 0, v0x560b704bdd40_0;  1 drivers
v0x560b704bcb00_0 .net "clk", 0 0, v0x560b704c19e0_0;  alias, 1 drivers
v0x560b704bcba0_0 .var "read_data", 31 0;
v0x560b704bcc80_0 .net "read_select", 0 0, v0x560b704bdde0_0;  1 drivers
v0x560b704bcd40_0 .net "rst", 0 0, v0x560b704c1ff0_0;  alias, 1 drivers
v0x560b704bcde0_0 .var "state", 1 0;
v0x560b704bcec0_0 .var "tmp_addr", 31 0;
v0x560b704bcfa0_0 .var "tmp_ben", 3 0;
v0x560b704bd080_0 .var "tmp_r", 0 0;
v0x560b704bd140_0 .var "tmp_rdata", 31 0;
v0x560b704bd220_0 .var "tmp_w", 0 0;
v0x560b704bd2e0_0 .var "tmp_wdata", 31 0;
v0x560b704bd3c0_0 .net "write_data", 31 0, v0x560b704bdfc0_0;  1 drivers
v0x560b704bd4a0_0 .net "write_select", 0 0, v0x560b704bdf20_0;  1 drivers
E_0x560b704bc0e0/0 .event edge, v0x560b704bcde0_0, v0x560b704bc1e0_0, v0x560b704bd3c0_0, v0x560b704bd140_0;
E_0x560b704bc0e0/1 .event edge, v0x560b704bcc80_0, v0x560b704bd4a0_0, v0x560b704bca20_0, v0x560b704bcec0_0;
E_0x560b704bc0e0/2 .event edge, v0x560b704bd2e0_0, v0x560b704bc670_0, v0x560b704bc540_0, v0x560b704bd080_0;
E_0x560b704bc0e0/3 .event edge, v0x560b704bd220_0, v0x560b704bcfa0_0;
E_0x560b704bc0e0 .event/or E_0x560b704bc0e0/0, E_0x560b704bc0e0/1, E_0x560b704bc0e0/2, E_0x560b704bc0e0/3;
S_0x560b704c0330 .scope module, "avlMem" "avl_slave_mem" 3 61, 21 1 0, S_0x560b70456e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 4 "byteenable";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 32 "readdata";
    .port_info 8 /OUTPUT 1 "waitrequest";
P_0x560b704c0530 .param/l "BLOCK_SIZE" 0 21 20, +C4<00000000000000000010000000000000>;
P_0x560b704c0570 .param/str "DATA_INIT_FILE" 0 21 19, "\000";
P_0x560b704c05b0 .param/str "INSTR_INIT_FILE" 0 21 18, "test/1-binary/sll/sll_4.hex.txt";
enum0x560b702f0460 .enum4 (2)
   "IDLE" 2'b00,
   "BUSY" 2'b11,
   "CHILL" 2'b01
 ;
v0x560b704c0c00_0 .net "address", 31 0, v0x560b704bc2e0_0;  alias, 1 drivers
v0x560b704c0ce0_0 .net "byteenable", 3 0, v0x560b704bc3c0_0;  alias, 1 drivers
v0x560b704c0da0_0 .net "clk", 0 0, v0x560b704c19e0_0;  alias, 1 drivers
v0x560b704c0f50 .array "data", 0 8191, 7 0;
v0x560b704c0ff0 .array "init_b2", 0 2047, 31 0;
v0x560b704c1100 .array "instr", 0 8191, 7 0;
v0x560b704c11c0_0 .net "read", 0 0, v0x560b704bc480_0;  alias, 1 drivers
v0x560b704c1260_0 .var "readdata", 31 0;
v0x560b704c1320_0 .net "rst", 0 0, v0x560b704c1ff0_0;  alias, 1 drivers
v0x560b704c13c0_0 .var "state", 1 0;
v0x560b704c14a0_0 .var "waitrequest", 0 0;
v0x560b704c1540_0 .net "write", 0 0, v0x560b704bc730_0;  alias, 1 drivers
v0x560b704c15e0_0 .net "writedata", 31 0, v0x560b704bc7f0_0;  alias, 1 drivers
E_0x560b704c0750 .event edge, v0x560b704c13c0_0, v0x560b704bc480_0, v0x560b704bc730_0;
S_0x560b704c0950 .scope begin, "$unm_blk_9" "$unm_blk_9" 21 31, 21 31 0, S_0x560b704c0330;
 .timescale 0 0;
v0x560b704c0b00_0 .var/i "i", 31 0;
    .scope S_0x560b704c0330;
T_0 ;
    %fork t_1, S_0x560b704c0950;
    %jmp t_0;
    .scope S_0x560b704c0950;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704c0b00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x560b704c0b00_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x560b704c0b00_0;
    %store/vec4a v0x560b704c0f50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x560b704c0b00_0;
    %store/vec4a v0x560b704c1100, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560b704c0b00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560b704c0b00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 21 38 "$readmemh", P_0x560b704c05b0, v0x560b704c0ff0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704c0b00_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x560b704c0b00_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0x560b704c0b00_0;
    %load/vec4a v0x560b704c0ff0, 4;
    %pad/u 8;
    %load/vec4 v0x560b704c0b00_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x560b704c1100, 4, 0;
    %ix/getv/s 4, v0x560b704c0b00_0;
    %load/vec4a v0x560b704c0ff0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x560b704c0b00_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x560b704c1100, 4, 0;
    %ix/getv/s 4, v0x560b704c0b00_0;
    %load/vec4a v0x560b704c0ff0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x560b704c0b00_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x560b704c1100, 4, 0;
    %ix/getv/s 4, v0x560b704c0b00_0;
    %load/vec4a v0x560b704c0ff0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x560b704c0b00_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x560b704c1100, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560b704c0b00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560b704c0b00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704c1260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704c14a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704c13c0_0, 0, 2;
    %end;
    .scope S_0x560b704c0330;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x560b704c0330;
T_1 ;
Ewait_0 .event/or E_0x560b704c0750, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x560b704c13c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x560b704c11c0_0;
    %load/vec4 v0x560b704c1540_0;
    %xor;
    %store/vec4 v0x560b704c14a0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560b704c13c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704c14a0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x560b704c13c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704c14a0_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560b704c0330;
T_2 ;
    %wait E_0x560b704a0c00;
    %load/vec4 v0x560b704c1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b704c13c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560b704c13c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x560b704c11c0_0;
    %load/vec4 v0x560b704c1540_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x560b704c13c0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x560b704c11c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b704c1540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x560b704c0c00_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %ix/getv 4, v0x560b704c0c00_0;
    %load/vec4a v0x560b704c0f50, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b704c0f50, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b704c0f50, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b704c0f50, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b704c1100, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x560b704c1100, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x560b704c1100, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x560b704c1100, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b704c1260_0, 4, 5;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x560b704c11c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b704c1540_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0x560b704c0c00_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %load/vec4 v0x560b704c15e0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %ix/getv 4, v0x560b704c0c00_0;
    %load/vec4a v0x560b704c0f50, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %ix/getv 3, v0x560b704c0c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704c0f50, 0, 4;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %load/vec4 v0x560b704c15e0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b704c0f50, 4;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704c0f50, 0, 4;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.36, 8;
    %load/vec4 v0x560b704c15e0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b704c0f50, 4;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704c0f50, 0, 4;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %load/vec4 v0x560b704c15e0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b704c0f50, 4;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704c0f50, 0, 4;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.40, 8;
    %load/vec4 v0x560b704c15e0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.41, 8;
T_2.40 ; End of true expr.
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b704c1100, 4;
    %jmp/0 T_2.41, 8;
 ; End of false expr.
    %blend;
T_2.41;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704c1100, 0, 4;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.42, 8;
    %load/vec4 v0x560b704c15e0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x560b704c1100, 4;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704c1100, 0, 4;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.44, 8;
    %load/vec4 v0x560b704c15e0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x560b704c1100, 4;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704c1100, 0, 4;
    %load/vec4 v0x560b704c0ce0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.46, 8;
    %load/vec4 v0x560b704c15e0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x560b704c1100, 4;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %load/vec4 v0x560b704c0c00_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704c1100, 0, 4;
T_2.31 ;
T_2.28 ;
T_2.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560b704c13c0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b704c13c0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560b704bbcc0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704bcde0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bd140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bc2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bc7f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bc480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bc730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bcec0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704bcfa0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bd080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bd220_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x560b704bbcc0;
T_4 ;
Ewait_1 .event/or E_0x560b704bc0e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x560b704bcde0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x560b704bc1e0_0;
    %store/vec4 v0x560b704bc2e0_0, 0, 32;
    %load/vec4 v0x560b704bd3c0_0;
    %store/vec4 v0x560b704bc7f0_0, 0, 32;
    %load/vec4 v0x560b704bd140_0;
    %store/vec4 v0x560b704bcba0_0, 0, 32;
    %load/vec4 v0x560b704bcc80_0;
    %store/vec4 v0x560b704bc480_0, 0, 1;
    %load/vec4 v0x560b704bd4a0_0;
    %store/vec4 v0x560b704bc730_0, 0, 1;
    %load/vec4 v0x560b704bca20_0;
    %store/vec4 v0x560b704bc3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bc8d0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560b704bcde0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x560b704bcec0_0;
    %store/vec4 v0x560b704bc2e0_0, 0, 32;
    %load/vec4 v0x560b704bd2e0_0;
    %store/vec4 v0x560b704bc7f0_0, 0, 32;
    %load/vec4 v0x560b704bc670_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x560b704bd140_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x560b704bc540_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x560b704bcba0_0, 0, 32;
    %load/vec4 v0x560b704bd080_0;
    %store/vec4 v0x560b704bc480_0, 0, 1;
    %load/vec4 v0x560b704bd220_0;
    %store/vec4 v0x560b704bc730_0, 0, 1;
    %load/vec4 v0x560b704bcfa0_0;
    %store/vec4 v0x560b704bc3c0_0, 0, 4;
    %load/vec4 v0x560b704bc670_0;
    %store/vec4 v0x560b704bc8d0_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560b704bbcc0;
T_5 ;
    %wait E_0x560b704a0c00;
    %load/vec4 v0x560b704bcd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b704bcec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b704bd140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b704bd2e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x560b704bcfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b704bd080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b704bd220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b704bcde0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560b704bcde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x560b704bcc80_0;
    %assign/vec4 v0x560b704bd080_0, 0;
    %load/vec4 v0x560b704bd4a0_0;
    %assign/vec4 v0x560b704bd220_0, 0;
    %load/vec4 v0x560b704bc1e0_0;
    %assign/vec4 v0x560b704bcec0_0, 0;
    %load/vec4 v0x560b704bd3c0_0;
    %assign/vec4 v0x560b704bd2e0_0, 0;
    %load/vec4 v0x560b704bca20_0;
    %assign/vec4 v0x560b704bcfa0_0, 0;
    %load/vec4 v0x560b704bcc80_0;
    %load/vec4 v0x560b704bd4a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x560b704bcde0_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x560b704bc670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x560b704bd080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x560b704bc540_0;
    %assign/vec4 v0x560b704bd140_0, 0;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b704bcde0_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560b704bb970;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560b704be800_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bdc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bdfc0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704bdd40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdf20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704be490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704be350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704be760_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x560b704bb970;
T_7 ;
Ewait_2 .event/or E_0x560b704bbc10, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %load/vec4 v0x560b704be620_0;
    %or;
    %store/vec4 v0x560b704be760_0, 0, 1;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x560b704be1a0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x560b704be3f0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x560b704bdc00_0, 0, 32;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x560b704be990_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x560b704bdfc0_0, 0, 32;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x560b704be060_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x560b704bdd40_0, 0, 4;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x560b704be530_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x560b704be620_0;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x560b704bdde0_0, 0, 1;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x560b704be8a0_0;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x560b704bdf20_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704be760_0, 0, 1;
    %load/vec4 v0x560b704be3f0_0;
    %store/vec4 v0x560b704bdc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bdfc0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704bdd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704bdde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdf20_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704be760_0, 0, 1;
    %load/vec4 v0x560b704be1a0_0;
    %store/vec4 v0x560b704bdc00_0, 0, 32;
    %load/vec4 v0x560b704be990_0;
    %store/vec4 v0x560b704bdfc0_0, 0, 32;
    %load/vec4 v0x560b704be060_0;
    %store/vec4 v0x560b704bdd40_0, 0, 4;
    %load/vec4 v0x560b704be530_0;
    %store/vec4 v0x560b704bdde0_0, 0, 1;
    %load/vec4 v0x560b704be8a0_0;
    %store/vec4 v0x560b704bdf20_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704be760_0, 0, 1;
    %load/vec4 v0x560b704be3f0_0;
    %store/vec4 v0x560b704bdc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bdfc0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704bdd40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdf20_0, 0, 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704be760_0, 0, 1;
    %load/vec4 v0x560b704be3f0_0;
    %store/vec4 v0x560b704bdc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bdfc0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704bdd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704bdde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdf20_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704be760_0, 0, 1;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %load/vec4 v0x560b704be1a0_0;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %load/vec4 v0x560b704be3f0_0;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x560b704bdc00_0, 0, 32;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.24, 8;
    %load/vec4 v0x560b704be990_0;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x560b704bdfc0_0, 0, 32;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %load/vec4 v0x560b704be060_0;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x560b704bdd40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdf20_0, 0, 1;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560b704bb970;
T_8 ;
    %wait E_0x560b704a0c00;
    %load/vec4 v0x560b704be6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560b704be800_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bdc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704bdfc0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704bdd40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704bdf20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704be490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704be350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704be760_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x560b704be530_0;
    %load/vec4 v0x560b704be8a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x560b704be800_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x560b704be620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560b704be800_0, 0;
T_8.6 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x560b704bdca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x560b704bde80_0;
    %assign/vec4 v0x560b704be490_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560b704be800_0, 0;
T_8.10 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x560b704bdca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x560b704be530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x560b704bde80_0;
    %assign/vec4 v0x560b704be350_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x560b704be8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0x560b704be990_0;
    %assign/vec4 v0x560b704be350_0, 0;
T_8.18 ;
T_8.17 ;
    %load/vec4 v0x560b704be620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560b704be800_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560b704be800_0, 0;
T_8.21 ;
T_8.14 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x560b704be800_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560b704be800_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x560b704be800_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.26, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560b704be800_0, 0;
T_8.26 ;
T_8.25 ;
T_8.23 ;
T_8.13 ;
T_8.9 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560b704b4120;
T_9 ;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x560b704b4860_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x560b704b4120;
T_10 ;
    %wait E_0x560b704a0c00;
    %load/vec4 v0x560b704b4940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560b704b4860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560b704b4560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x560b704b46d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x560b704b4860_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560b704b4860_0, 0;
    %load/vec4 v0x560b704b47c0_0;
    %assign/vec4 v0x560b704b4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b704b4390_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x560b704b4390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x560b704b4860_0;
    %load/vec4 v0x560b704b4630_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x560b704b47c0_0;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x560b704b4630_0;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %assign/vec4 v0x560b704b4860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b704b4390_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x560b704b47c0_0;
    %assign/vec4 v0x560b704b4860_0, 0;
T_10.7 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560b704b19a0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704b1d70_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x560b704b19a0;
T_12 ;
    %wait E_0x560b704a0c00;
    %load/vec4 v0x560b704b1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b704b1d70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x560b704b1c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x560b704b1e40_0;
    %assign/vec4 v0x560b704b1d70_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560b704b4b30;
T_13 ;
    %load/vec4 v0x560b704b5650_0;
    %store/vec4 v0x560b704b5800_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x560b704b4b30;
T_14 ;
Ewait_3 .event/or E_0x560b704b42b0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x560b704b5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x560b704b5650_0;
    %store/vec4 v0x560b704b5800_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x560b704b5340_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.5, 8;
    %load/vec4 v0x560b704b5650_0;
    %load/vec4 v0x560b704b59a0_0;
    %parti/s 18, 0, 2;
    %pad/u 32;
    %add;
    %jmp/1 T_14.6, 8;
T_14.5 ; End of true expr.
    %load/vec4 v0x560b704b5650_0;
    %jmp/0 T_14.6, 8;
 ; End of false expr.
    %blend;
T_14.6;
    %store/vec4 v0x560b704b5800_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x560b704b5430_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x560b704b5650_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %or;
    %store/vec4 v0x560b704b5800_0, 0, 32;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x560b704b58d0_0;
    %store/vec4 v0x560b704b5800_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x560b704b0130;
T_15 ;
Ewait_4 .event/or E_0x560b70326440, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x560b704b0b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %load/vec4 v0x560b704b09b0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_15.21, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_15.22, 8;
T_15.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.22, 8;
 ; End of false expr.
    %blend;
T_15.22;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %load/vec4 v0x560b704b09b0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704b09b0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b704b09b0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_15.23, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.24, 9;
T_15.23 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.24, 9;
 ; End of false expr.
    %blend;
T_15.24;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %load/vec4 v0x560b704b09b0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704b09b0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b704b09b0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.25, 9;
    %load/vec4 v0x560b704b09b0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560b704b09b0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %jmp T_15.28;
T_15.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
T_15.28 ;
    %jmp T_15.26;
T_15.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
T_15.26 ;
    %load/vec4 v0x560b704b09b0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704b09b0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_15.29, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_15.30, 8;
T_15.29 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.30, 8;
 ; End of false expr.
    %blend;
T_15.30;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %load/vec4 v0x560b704b09b0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704b09b0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_15.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.32, 8;
T_15.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.32, 8;
 ; End of false expr.
    %blend;
T_15.32;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.1 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %load/vec4 v0x560b704b1600_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b704b0db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_15.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.34, 8;
T_15.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.34, 8;
 ; End of false expr.
    %blend;
T_15.34;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b16e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b16e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b05c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560b704b1020_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560b704b11e0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560b704b12c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b13a0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b704b0680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b0830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b704b0f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704b0d10_0, 0, 1;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560b704b7e10;
T_16 ;
Ewait_5 .event/or E_0x560b704b7fd0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x560b704b8770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x560b704b8240_0;
    %replicate 24;
    %load/vec4 v0x560b704b8310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b704b83d0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560b704b85d0_0;
    %replicate 16;
    %load/vec4 v0x560b704b8310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b704b83d0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x560b704b2840;
T_17 ;
Ewait_6 .event/or E_0x560b704b2a20, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x560b704b2d80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 31, 0, 32;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x560b704b2d80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x560b704b2ab0_0;
    %pad/u 32;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0x560b704b2c90_0;
    %pad/u 32;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %pad/u 5;
    %store/vec4 v0x560b704b2bb0_0, 0, 5;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x560b704b2f00;
T_18 ;
Ewait_7 .event/or E_0x560b704b30e0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x560b704b3430_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x560b704b3270_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x560b704b3330_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x560b704b3160_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x560b704b3570;
T_19 ;
Ewait_8 .event/or E_0x560b704b3870, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x560b704b3e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %load/vec4 v0x560b704b3910_0;
    %store/vec4 v0x560b704b3d60_0, 0, 32;
    %jmp T_19.5;
T_19.0 ;
    %load/vec4 v0x560b704b3910_0;
    %store/vec4 v0x560b704b3d60_0, 0, 32;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v0x560b704b3ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.6, 8;
    %load/vec4 v0x560b704b3c50_0;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %load/vec4 v0x560b704b39f0_0;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %store/vec4 v0x560b704b3d60_0, 0, 32;
    %jmp T_19.5;
T_19.2 ;
    %load/vec4 v0x560b704b3f10_0;
    %store/vec4 v0x560b704b3d60_0, 0, 32;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x560b704b3b90_0;
    %store/vec4 v0x560b704b3d60_0, 0, 32;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x560b704af6d0;
T_20 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704afa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704af9a0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x560b704af6d0;
T_21 ;
Ewait_9 .event/or E_0x560b703ec080, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x560b704afd30_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %jmp T_21.24;
T_21.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.5 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.7 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.8 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.11 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.12 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.13 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.14 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.16 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.17 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.18 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.19 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.20 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.21 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.22 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.24;
T_21.24 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_21.25, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.26;
T_21.25 ;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_21.27, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.28;
T_21.27 ;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_21.29, 4;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.30;
T_21.29 ;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_21.31, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.32;
T_21.31 ;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_21.33, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.34;
T_21.33 ;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_21.35, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.36;
T_21.35 ;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_21.37, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.38;
T_21.37 ;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_21.39, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
    %jmp T_21.40;
T_21.39 ;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_21.41, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x560b704afb00_0, 0, 5;
T_21.41 ;
T_21.40 ;
T_21.38 ;
T_21.36 ;
T_21.34 ;
T_21.32 ;
T_21.30 ;
T_21.28 ;
T_21.26 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x560b704af6d0;
T_22 ;
Ewait_10 .event/or E_0x560b70304b40, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x560b704afe10_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %jmp T_22.6;
T_22.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %jmp T_22.6;
T_22.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %jmp T_22.6;
T_22.4 ;
    %load/vec4 v0x560b704afc70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %jmp T_22.11;
T_22.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %jmp T_22.11;
T_22.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560b704afba0_0, 0, 3;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x560b704af6d0;
T_23 ;
Ewait_11 .event/or E_0x560b703ec080, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x560b704afe10_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x560b704afd30_0;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704afa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704af9a0_0, 0, 1;
    %jmp T_23.9;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704afa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704af9a0_0, 0, 1;
    %jmp T_23.9;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704afa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704af9a0_0, 0, 1;
    %jmp T_23.9;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704afa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704af9a0_0, 0, 1;
    %jmp T_23.9;
T_23.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704afa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704af9a0_0, 0, 1;
    %jmp T_23.9;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704afa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704af9a0_0, 0, 1;
    %jmp T_23.9;
T_23.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704afa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704af9a0_0, 0, 1;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704afa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704af9a0_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x560b704869d0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704ae770_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b70477520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b70496bf0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x560b704869d0;
T_25 ;
Ewait_12 .event/or E_0x560b70381d30, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x560b704ae230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %load/vec4 v0x560b704ae150_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.0 ;
    %load/vec4 v0x560b704ae150_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.1 ;
    %load/vec4 v0x560b704ae150_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.2 ;
    %load/vec4 v0x560b704ae3f0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.3 ;
    %load/vec4 v0x560b704ae3f0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.4 ;
    %load/vec4 v0x560b704ae4d0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.5 ;
    %load/vec4 v0x560b704ae4d0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.6 ;
    %load/vec4 v0x560b704ae5b0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.7 ;
    %load/vec4 v0x560b704ae5b0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.8 ;
    %load/vec4 v0x560b704ae9f0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.9 ;
    %load/vec4 v0x560b704aead0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.10 ;
    %load/vec4 v0x560b704af0f0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.11 ;
    %load/vec4 v0x560b704af0f0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.12 ;
    %load/vec4 v0x560b704af2b0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.13 ;
    %load/vec4 v0x560b704af2b0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.14 ;
    %load/vec4 v0x560b704af1d0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.15 ;
    %load/vec4 v0x560b704af1d0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.16 ;
    %load/vec4 v0x560b7049db80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.17 ;
    %load/vec4 v0x560b704aebb0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.18 ;
    %load/vec4 v0x560b70455c10_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.19 ;
    %load/vec4 v0x560b7049a7d0_0;
    %store/vec4 v0x560b704ae310_0, 0, 32;
    %jmp T_25.21;
T_25.21 ;
    %pop/vec4 1;
    %load/vec4 v0x560b704ae690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.27, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704ae770_0, 0, 1;
    %jmp T_25.29;
T_25.22 ;
    %load/vec4 v0x560b7044b050_0;
    %load/vec4 v0x560b7049db80_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_25.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.31, 8;
T_25.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.31, 8;
 ; End of false expr.
    %blend;
T_25.31;
    %store/vec4 v0x560b704ae770_0, 0, 1;
    %jmp T_25.29;
T_25.23 ;
    %load/vec4 v0x560b7044b050_0;
    %load/vec4 v0x560b7049db80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_25.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.33, 8;
T_25.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.33, 8;
 ; End of false expr.
    %blend;
T_25.33;
    %store/vec4 v0x560b704ae770_0, 0, 1;
    %jmp T_25.29;
T_25.24 ;
    %load/vec4 v0x560b7044b050_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_25.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.35, 8;
T_25.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.35, 8;
 ; End of false expr.
    %blend;
T_25.35;
    %store/vec4 v0x560b704ae770_0, 0, 1;
    %jmp T_25.29;
T_25.25 ;
    %load/vec4 v0x560b7044b050_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_25.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.37, 8;
T_25.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.37, 8;
 ; End of false expr.
    %blend;
T_25.37;
    %store/vec4 v0x560b704ae770_0, 0, 1;
    %jmp T_25.29;
T_25.26 ;
    %load/vec4 v0x560b7044b050_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_25.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.39, 8;
T_25.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.39, 8;
 ; End of false expr.
    %blend;
T_25.39;
    %store/vec4 v0x560b704ae770_0, 0, 1;
    %jmp T_25.29;
T_25.27 ;
    %load/vec4 v0x560b7044b050_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_25.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.41, 8;
T_25.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.41, 8;
 ; End of false expr.
    %blend;
T_25.41;
    %store/vec4 v0x560b704ae770_0, 0, 1;
    %jmp T_25.29;
T_25.29 ;
    %pop/vec4 1;
    %load/vec4 v0x560b704ae230_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_25.42, 4;
    %load/vec4 v0x560b7044b050_0;
    %store/vec4 v0x560b70477520_0, 0, 32;
    %load/vec4 v0x560b704aec90_0;
    %store/vec4 v0x560b70496bf0_0, 0, 32;
    %jmp T_25.43;
T_25.42 ;
    %load/vec4 v0x560b704ae230_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_25.44, 4;
    %load/vec4 v0x560b704aed70_0;
    %store/vec4 v0x560b70477520_0, 0, 32;
    %load/vec4 v0x560b7044b050_0;
    %store/vec4 v0x560b70496bf0_0, 0, 32;
    %jmp T_25.45;
T_25.44 ;
    %load/vec4 v0x560b704ae230_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x560b704ae230_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_25.46, 4;
    %load/vec4 v0x560b704aee50_0;
    %store/vec4 v0x560b70477520_0, 0, 32;
    %load/vec4 v0x560b704aef30_0;
    %store/vec4 v0x560b70496bf0_0, 0, 32;
    %jmp T_25.47;
T_25.46 ;
    %load/vec4 v0x560b704aed70_0;
    %store/vec4 v0x560b70477520_0, 0, 32;
    %load/vec4 v0x560b704aec90_0;
    %store/vec4 v0x560b70496bf0_0, 0, 32;
T_25.47 ;
T_25.45 ;
T_25.43 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x560b704b5b60;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704b63e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704b6080_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x560b704b5b60;
T_27 ;
    %wait E_0x560b704a0c00;
    %load/vec4 v0x560b704b6610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x560b704b66b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b704b63e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b704b6080_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x560b704b64a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x560b704b6220_0;
    %assign/vec4 v0x560b704b63e0_0, 0;
T_27.4 ;
    %load/vec4 v0x560b704b6150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x560b704b5ea0_0;
    %assign/vec4 v0x560b704b6080_0, 0;
T_27.6 ;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x560b704b5b60;
T_28 ;
Ewait_13 .event/or E_0x560b704b5e20, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x560b704b63e0_0;
    %store/vec4 v0x560b704b6310_0, 0, 32;
    %load/vec4 v0x560b704b6080_0;
    %store/vec4 v0x560b704b5fb0_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x560b704b68a0;
T_29 ;
Ewait_14 .event/or E_0x560b704b6b40, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x560b704b7100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560b704b72a0, 4;
    %store/vec4 v0x560b704b6ee0_0, 0, 32;
    %load/vec4 v0x560b704b71e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560b704b72a0, 4;
    %store/vec4 v0x560b704b6fa0_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x560b704b68a0;
T_30 ;
    %wait E_0x560b704a0c00;
    %load/vec4 v0x560b704b6d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x560b704b7930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704b6e40_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x560b704b6e40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560b704b6e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704b72a0, 0, 4;
    %load/vec4 v0x560b704b6e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b704b6e40_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x560b704b7b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x560b704b7a60_0;
    %load/vec4 v0x560b704b7bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b704b72a0, 0, 4;
T_30.6 ;
T_30.3 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x560b704b2050;
T_31 ;
Ewait_15 .event/or E_0x560b704a18a0, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x560b704b2320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x560b704b24c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.5, 8;
    %load/vec4 v0x560b704b2400_0;
    %jmp/1 T_31.6, 8;
T_31.5 ; End of true expr.
    %load/vec4 v0x560b704b2590_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x560b704b2400_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.6, 8;
 ; End of false expr.
    %blend;
T_31.6;
    %store/vec4 v0x560b704b2670_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x560b704b24c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.7, 8;
    %load/vec4 v0x560b704b2400_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x560b704b2590_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.8, 8;
T_31.7 ; End of true expr.
    %load/vec4 v0x560b704b2590_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x560b704b2400_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.8, 8;
 ; End of false expr.
    %blend;
T_31.8;
    %store/vec4 v0x560b704b2670_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x560b704b24c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.9, 8;
    %load/vec4 v0x560b704b2400_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x560b704b2590_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.10, 8;
T_31.9 ; End of true expr.
    %load/vec4 v0x560b704b2590_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x560b704b2400_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.10, 8;
 ; End of false expr.
    %blend;
T_31.10;
    %store/vec4 v0x560b704b2670_0, 0, 32;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x560b704b24c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.11, 8;
    %load/vec4 v0x560b704b2400_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x560b704b2590_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.12, 8;
T_31.11 ; End of true expr.
    %load/vec4 v0x560b704b2400_0;
    %jmp/0 T_31.12, 8;
 ; End of false expr.
    %blend;
T_31.12;
    %store/vec4 v0x560b704b2670_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x560b7046ffb0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704b8f40_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x560b7046ffb0;
T_33 ;
Ewait_16 .event/or E_0x560b70378950, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x560b704b8f40_0;
    %load/vec4 v0x560b704b99f0_0;
    %and;
    %load/vec4 v0x560b704bb380_0;
    %or;
    %store/vec4 v0x560b704b9ab0_0, 0, 1;
    %load/vec4 v0x560b704b8f40_0;
    %store/vec4 v0x560b704b9000_0, 0, 1;
    %load/vec4 v0x560b704b9c10_0;
    %store/vec4 v0x560b704ba2e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704ba3a0_0, 0, 1;
    %load/vec4 v0x560b704bade0_0;
    %store/vec4 v0x560b704b9f90_0, 0, 32;
    %load/vec4 v0x560b704b93d0_0;
    %store/vec4 v0x560b704b9cd0_0, 0, 32;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x560b7046ffb0;
T_34 ;
    %wait E_0x560b704a0c00;
    %load/vec4 v0x560b704bb380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b704b8f40_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x560b704ba2e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b704b8f40_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x560b70456e50;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704c19e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b704c1b40_0, 0, 32;
    %pushi/vec4 500, 0, 32;
T_35.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.1, 5;
    %jmp/1 T_35.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x560b704c19e0_0;
    %nor/r;
    %store/vec4 v0x560b704c19e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x560b704c19e0_0;
    %nor/r;
    %store/vec4 v0x560b704c19e0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560b704c1b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560b704c1b40_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x560b703a2870 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x560b70456e50;
T_36 ;
    %vpi_call/w 3 37 "$dumpfile", "test/mips_cpu_bus.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560b70456e50 {0 0 0};
    %vpi_call/w 3 39 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704c1a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704c1ff0_0, 0, 1;
    %delay 10, 0;
    %wait E_0x560b704a0c00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b704c1ff0_0, 0, 1;
    %wait E_0x560b704a0c00;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b704c1ff0_0, 0, 1;
    %load/vec4 v0x560b704c17c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %jmp T_36.1;
T_36.0 ;
    %vpi_call/w 3 51 "$display", "TB : CPU did not set running=1 after reset." {0 0 0};
T_36.1 ;
    %wait E_0x560b70377f50;
    %vpi_call/w 3 54 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 55 "$display", "register_v0:%h", v0x560b704c1ea0_0 {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/ALU.v";
    "rtl/mips_cpu/ALU_decoder.v";
    "rtl/mips_cpu/mips_cpu_decoder.v";
    "rtl/mips_cpu/mips_cpu_ir.v";
    "rtl/mips_cpu/lwlr.v";
    "rtl/mips_cpu/mips_cpu_mux1.v";
    "rtl/mips_cpu/mips_cpu_mux2.v";
    "rtl/mips_cpu/mips_cpu_mux3.v";
    "rtl/mips_cpu/mips_cpu_pc.v";
    "rtl/mips_cpu/mips_cpu_pcnext.v";
    "rtl/mips_cpu/reg_file_hi_lo.v";
    "rtl/mips_cpu/reg_file.v";
    "rtl/mips_cpu/mips_cpu_signextend.v";
    "rtl/mips_cpu/harvard_to_avalon.v";
    "rtl/mips_cpu/avl_master_bc.v";
    "rtl/avl_slave_mem.v";
