/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_CHNL_STAT_MUTABLE_H__
#define __REGISTER_INCLUDES_CHNL_STAT_MUTABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>










namespace jbay {
  namespace register_classes {

class ChnlStatMutable : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum IpbRspecEnum {
    kChan0Group,
    kChan1Group,
    kChan2Group,
    kChan3Group,
    kChan4Group,
    kChan5Group,
    kChan6Group,
    kChan7Group
  };
public:
  ChnlStatMutable(
      int chipNumber, int index_pipe_addrmap, int index_ipb_prsr4_reg, IpbRspecEnum selector_ipb_rspec, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, index_ipb_prsr4_reg, selector_ipb_rspec), 4, true, write_callback, read_callback, std::string("ChnlStatMutable")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(index_ipb_prsr4_reg) + "," + boost::lexical_cast<std::string>(selector_ipb_rspec))
    {
    }
  ChnlStatMutable(
      
  )
    : RegisterBlock(0, 0, 0, true, 0, 0, "ChnlStatMutable")
    {
    }
public:





  uint16_t dprsr_credit() { return dprsr_credit_; }
  void dprsr_credit(const uint16_t &v) { dprsr_credit_=v; }





  uint8_t dprsr_barrel_credit() { return dprsr_barrel_credit_; }
  void dprsr_barrel_credit(const uint8_t &v) { dprsr_barrel_credit_=v; }





  uint8_t dprsr_port_sch_st() { return dprsr_port_sch_st_; }
  void dprsr_port_sch_st(const uint8_t &v) { dprsr_port_sch_st_=v; }





  uint8_t dprsr_port_sch_st_nxt() { return dprsr_port_sch_st_nxt_; }
  void dprsr_port_sch_st_nxt(const uint8_t &v) { dprsr_port_sch_st_nxt_=v; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (dprsr_credit_ & 0x7ff);
    *data |= ((dprsr_barrel_credit_ & 0xf) << 11);
    *data |= ((dprsr_port_sch_st_ & 0x7) << 15);
    *data |= ((dprsr_port_sch_st_nxt_ & 0x7) << 18);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    dprsr_credit_ = (data & 0x7ff);
    dprsr_barrel_credit_ = ((data >> 11) & 0xf);
    dprsr_port_sch_st_ = ((data >> 15) & 0x7);
    dprsr_port_sch_st_nxt_ = ((data >> 18) & 0x7);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    dprsr_credit_ = 0x0;
    dprsr_barrel_credit_ = 0x0;
    dprsr_port_sch_st_ = 0x0;
    dprsr_port_sch_st_nxt_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("ChnlStatMutable") + ":\n";
    r += indent_string + "  " + std::string("dprsr_credit") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(dprsr_credit_) ) + "\n";
    all_zeros &= (0 == dprsr_credit_);
    r += indent_string + "  " + std::string("dprsr_barrel_credit") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(dprsr_barrel_credit_) ) + "\n";
    all_zeros &= (0 == dprsr_barrel_credit_);
    r += indent_string + "  " + std::string("dprsr_port_sch_st") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(dprsr_port_sch_st_) ) + "\n";
    all_zeros &= (0 == dprsr_port_sch_st_);
    r += indent_string + "  " + std::string("dprsr_port_sch_st_nxt") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(dprsr_port_sch_st_nxt_) ) + "\n";
    all_zeros &= (0 == dprsr_port_sch_st_nxt_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("ChnlStatMutable") + ":\n";
    r += indent_string + "  " + std::string("dprsr_credit") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(dprsr_credit_) ) + "\n";
    all_zeros &= (0 == dprsr_credit_);
    r += indent_string + "  " + std::string("dprsr_barrel_credit") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(dprsr_barrel_credit_) ) + "\n";
    all_zeros &= (0 == dprsr_barrel_credit_);
    r += indent_string + "  " + std::string("dprsr_port_sch_st") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(dprsr_port_sch_st_) ) + "\n";
    all_zeros &= (0 == dprsr_port_sch_st_);
    r += indent_string + "  " + std::string("dprsr_port_sch_st_nxt") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(dprsr_port_sch_st_nxt_) ) + "\n";
    all_zeros &= (0 == dprsr_port_sch_st_nxt_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint16_t dprsr_credit_;
  uint8_t dprsr_barrel_credit_;
  uint8_t dprsr_port_sch_st_;
  uint8_t dprsr_port_sch_st_nxt_;
private:
  static int StartOffset(
      int index_pipe_addrmap, int index_ipb_prsr4_reg, IpbRspecEnum selector_ipb_rspec
      ) {
    int offset=0;
    offset += 0x4000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x1000000; // pipe_addrmap[]
    offset += 0xc00000; // to get to pardereg
    assert(index_ipb_prsr4_reg < 9);
    offset += index_ipb_prsr4_reg * 0x2000; // ipb_prsr4_reg[]
    switch (selector_ipb_rspec) {
      case kChan0Group:
        offset += 0x85c; // to get to chan0_group_chnl_stat
        break;
      case kChan1Group:
        offset += 0x95c; // to get to chan1_group_chnl_stat
        break;
      case kChan2Group:
        offset += 0xa5c; // to get to chan2_group_chnl_stat
        break;
      case kChan3Group:
        offset += 0xb5c; // to get to chan3_group_chnl_stat
        break;
      case kChan4Group:
        offset += 0xc5c; // to get to chan4_group_chnl_stat
        break;
      case kChan5Group:
        offset += 0xd5c; // to get to chan5_group_chnl_stat
        break;
      case kChan6Group:
        offset += 0xe5c; // to get to chan6_group_chnl_stat
        break;
      case kChan7Group:
        offset += 0xf5c; // to get to chan7_group_chnl_stat
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

};











  }; // namespace register_classes
}; // namespace jbay

#endif // __REGISTER_INCLUDES_CHNL_STAT_MUTABLE_H__
