{
	"author": ["Florentin Dartu", "Lawrence T. Pileggi"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/DartuP97",
	"doi": "10.1145/266021.266033",
	"ee": "http://doi.acm.org/10.1145/266021.266033",
	"pages": "46-51",
	"publisher": "ACM Press",
	"tag": ["worst-case"],
	"title": "Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling",
	"type": "inproceedings",
	"year": 1997
}