

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        4 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_AZLmbX
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_iNoMhN"
Running: cat _ptx_iNoMhN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_yErQqD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_yErQqD --output-file  /dev/null 2> _ptx_iNoMhNinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_iNoMhN _ptx2_yErQqD _ptx_iNoMhNinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 16:08:35 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 228256 (ipc=228.3) sim_rate=114128 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 16:08:36 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(5,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,7,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 465600 (ipc=310.4) sim_rate=155200 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 16:08:37 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,6,0) tid=(11,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(6,5,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 795232 (ipc=397.6) sim_rate=159046 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 16:08:39 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,5,0) tid=(7,9,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,1,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1040728 (ipc=346.9) sim_rate=173454 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 16:08:40 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(4,6,0) tid=(15,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,5,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1345712 (ipc=384.5) sim_rate=192244 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 16:08:41 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(15,9,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(3,3,0) tid=(15,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,6,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1612624 (ipc=403.2) sim_rate=179180 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 16:08:43 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(15,13,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,4,0) tid=(15,11,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,3,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884184 (ipc=418.7) sim_rate=188418 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 16:08:44 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2045128 (ipc=409.0) sim_rate=185920 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 16:08:45 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,0,0) tid=(2,3,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,0,0) tid=(14,3,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2259944 (ipc=410.9) sim_rate=188328 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 16:08:46 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,7,0) tid=(12,2,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(7,2,0) tid=(10,9,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,6,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2461747 (ipc=410.3) sim_rate=189365 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 16:08:47 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2603043 (ipc=400.5) sim_rate=185931 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 16:08:48 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(5,1,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2803148 (ipc=400.4) sim_rate=186876 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 16:08:49 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(6,2,0) tid=(0,11,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,6,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3095109 (ipc=412.7) sim_rate=193444 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 16:08:50 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,0,0) tid=(13,8,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,4,0) tid=(5,8,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,0,0) tid=(9,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3414458 (ipc=426.8) sim_rate=200850 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 16:08:51 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,4,0) tid=(9,5,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,0,0) tid=(2,12,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3659255 (ipc=430.5) sim_rate=192592 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 16:08:53 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(4,0,0) tid=(14,5,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(4,2,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3966543 (ipc=440.7) sim_rate=198327 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 16:08:54 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(2,3,0) tid=(9,12,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,2,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4211129 (ipc=443.3) sim_rate=200529 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 16:08:55 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,6,0) tid=(5,5,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(4,1,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4446083 (ipc=444.6) sim_rate=202094 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 16:08:56 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,2,0) tid=(5,10,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,2,0) tid=(15,4,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,2,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4689345 (ipc=446.6) sim_rate=195389 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 16:08:58 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,2,0) tid=(11,11,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(6,2,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4946854 (ipc=449.7) sim_rate=197874 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 16:08:59 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(5,0,0) tid=(8,2,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,6,0) tid=(5,1,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5164582 (ipc=449.1) sim_rate=198637 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 16:09:00 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(7,0,0) tid=(13,8,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5415857 (ipc=451.3) sim_rate=200587 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 16:09:01 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,0,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5550862 (ipc=444.1) sim_rate=198245 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 16:09:02 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,4,0) tid=(4,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,7,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5779955 (ipc=444.6) sim_rate=199308 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 16:09:03 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13273,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(13274,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13308,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(13309,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13323,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(13324,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13325,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(13326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13326,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13336,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13337,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13342,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13352,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13361,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13367,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13378,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13381,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,5,0) tid=(2,14,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 5979653 (ipc=442.9) sim_rate=192892 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 16:09:05 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,3,0) tid=(12,13,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,4,0) tid=(4,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13842,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13868,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13897,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13898,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13918,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13963,0), 2 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,4,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13978,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6241761 (ipc=445.8) sim_rate=189144 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 16:09:07 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14018,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14034,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14046,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14054,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14066,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14128,0), 3 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14169,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14238,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,5,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6483323 (ipc=447.1) sim_rate=190685 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 16:09:08 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(1,7,0) tid=(6,5,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6677793 (ipc=445.2) sim_rate=190794 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 16:09:09 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,7,0) tid=(6,6,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,7,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6890785 (ipc=444.6) sim_rate=191410 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 16:09:10 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(6,3,0) tid=(14,4,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(7,5,0) tid=(8,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15885,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15897,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15944,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15953,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15963,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7082401 (ipc=442.7) sim_rate=186378 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 16:09:12 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,7,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16076,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16097,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16136,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16209,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16227,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16283,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16301,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7237233 (ipc=438.6) sim_rate=185570 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 16:09:13 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16505,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16559,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16569,0), 2 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(6,7,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7362530 (ipc=433.1) sim_rate=184063 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 16:09:14 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(3,7,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17243,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17277,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17280,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17423,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17478,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17618,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17671,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17704,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17769,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(6,7,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17849,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7514716 (ipc=417.5) sim_rate=183285 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 16:09:15 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18248,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18268,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18387,0), 1 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(7,7,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7664361 (ipc=383.2) sim_rate=182484 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 16:09:16 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(7,7,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20856,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20859,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20905,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21030,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 1: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 21031
gpu_sim_insn = 7699119
gpu_ipc =     366.0843
gpu_tot_sim_cycle = 21031
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     366.0843
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 6220
gpu_stall_icnt2sh    = 6588
gpu_total_sim_rate=183312

========= Core RFC stats =========
	Total RFC Accesses     = 716686
	Total RFC Misses       = 438381
	Total RFC Read Misses  = 162270
	Total RFC Write Misses = 276111
	Total RFC Evictions    = 281438

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 6044
	L1I_total_cache_miss_rate = 0.0323
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 162, Miss = 59, Miss_rate = 0.364, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 142, Miss = 60, Miss_rate = 0.423, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 143, Miss = 58, Miss_rate = 0.406, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 168, Miss = 59, Miss_rate = 0.351, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 166, Miss = 56, Miss_rate = 0.337, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 168, Miss = 58, Miss_rate = 0.345, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 57, Miss_rate = 0.396, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 864
	L1D_total_cache_miss_rate = 0.3873
	L1D_total_cache_pending_hits = 1058
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 180792
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1079, 1342, 1525, 1653, 1325, 1262, 1171, 1079, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 856
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57680	W0_Idle:56269	W0_Scoreboard:88959	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6848 {8:856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2120 {8:265,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116416 {136:856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36040 {136:265,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 314 
max_icnt2mem_latency = 434 
max_icnt2sh_latency = 21030 
mrq_lat_table:65 	5 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	740 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	843 	260 	147 	45 	68 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42 	584 	229 	16 	0 	0 	0 	0 	0 	0 	167 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1632     12994         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5786      4513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5206      3079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3916      4356    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3427      5381    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4238      6589    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4004      5865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        624       531         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        460       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        427       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        511       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        554       412         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27760 n_nop=27720 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.002161
n_activity=354 dram_eff=0.1695
bk0: 18a 27639i bk1: 12a 27695i bk2: 0a 27758i bk3: 0a 27759i bk4: 0a 27759i bk5: 0a 27759i bk6: 0a 27759i bk7: 0a 27759i bk8: 0a 27759i bk9: 0a 27759i bk10: 0a 27761i bk11: 0a 27761i bk12: 0a 27761i bk13: 0a 27761i bk14: 0a 27761i bk15: 0a 27761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000972622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27760 n_nop=27726 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002017
n_activity=270 dram_eff=0.2074
bk0: 16a 27690i bk1: 12a 27692i bk2: 0a 27758i bk3: 0a 27759i bk4: 0a 27759i bk5: 0a 27759i bk6: 0a 27759i bk7: 0a 27759i bk8: 0a 27759i bk9: 0a 27760i bk10: 0a 27760i bk11: 0a 27761i bk12: 0a 27761i bk13: 0a 27761i bk14: 0a 27761i bk15: 0a 27762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000936599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27760 n_nop=27728 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.001729
n_activity=277 dram_eff=0.1733
bk0: 14a 27670i bk1: 10a 27699i bk2: 0a 27759i bk3: 0a 27759i bk4: 0a 27759i bk5: 0a 27759i bk6: 0a 27759i bk7: 0a 27759i bk8: 0a 27760i bk9: 0a 27760i bk10: 0a 27761i bk11: 0a 27761i bk12: 0a 27761i bk13: 0a 27761i bk14: 0a 27761i bk15: 0a 27761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00100865
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27760 n_nop=27732 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001729
n_activity=223 dram_eff=0.2152
bk0: 16a 27688i bk1: 8a 27731i bk2: 0a 27758i bk3: 0a 27759i bk4: 0a 27759i bk5: 0a 27759i bk6: 0a 27759i bk7: 0a 27759i bk8: 0a 27760i bk9: 0a 27760i bk10: 0a 27761i bk11: 0a 27761i bk12: 0a 27761i bk13: 0a 27761i bk14: 0a 27761i bk15: 0a 27761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000288184
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27760 n_nop=27732 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001729
n_activity=228 dram_eff=0.2105
bk0: 16a 27688i bk1: 8a 27729i bk2: 0a 27758i bk3: 0a 27759i bk4: 0a 27759i bk5: 0a 27759i bk6: 0a 27759i bk7: 0a 27759i bk8: 0a 27760i bk9: 0a 27760i bk10: 0a 27761i bk11: 0a 27761i bk12: 0a 27761i bk13: 0a 27761i bk14: 0a 27761i bk15: 0a 27761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0004683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27760 n_nop=27734 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.001585
n_activity=213 dram_eff=0.2066
bk0: 14a 27692i bk1: 8a 27731i bk2: 0a 27758i bk3: 0a 27759i bk4: 0a 27759i bk5: 0a 27759i bk6: 0a 27759i bk7: 0a 27759i bk8: 0a 27759i bk9: 0a 27761i bk10: 0a 27761i bk11: 0a 27761i bk12: 0a 27761i bk13: 0a 27761i bk14: 0a 27761i bk15: 0a 27761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000504323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 173, Miss = 9, Miss_rate = 0.052, Pending_hits = 24, Reservation_fails = 729
L2_cache_bank[1]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 404
L2_cache_bank[2]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 470
L2_cache_bank[3]: Access = 106, Miss = 6, Miss_rate = 0.057, Pending_hits = 18, Reservation_fails = 315
L2_cache_bank[4]: Access = 121, Miss = 7, Miss_rate = 0.058, Pending_hits = 21, Reservation_fails = 643
L2_cache_bank[5]: Access = 94, Miss = 5, Miss_rate = 0.053, Pending_hits = 14, Reservation_fails = 293
L2_cache_bank[6]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 401
L2_cache_bank[7]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 397
L2_cache_bank[8]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 326
L2_cache_bank[10]: Access = 115, Miss = 7, Miss_rate = 0.061, Pending_hits = 19, Reservation_fails = 478
L2_cache_bank[11]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 402
L2_total_cache_accesses = 1375
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 197
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1706
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5889
icnt_total_pkts_simt_to_mem=1724
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9869
	minimum = 6
	maximum = 204
Network latency average = 13.8011
	minimum = 6
	maximum = 204
Slowest packet = 612
Flit latency average = 12.4118
	minimum = 6
	maximum = 204
Slowest flit = 1002
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00484294
	minimum = 0.00366126 (at node 22)
	maximum = 0.00822595 (at node 15)
Accepted packet rate average = 0.00484294
	minimum = 0.00366126 (at node 22)
	maximum = 0.00822595 (at node 15)
Injected flit rate average = 0.013407
	minimum = 0.00518283 (at node 13)
	maximum = 0.0332367 (at node 15)
Accepted flit rate average= 0.013407
	minimum = 0.00484998 (at node 22)
	maximum = 0.0195426 (at node 3)
Injected packet length average = 2.76836
Accepted packet length average = 2.76836
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 183312 (inst/sec)
gpgpu_simulation_rate = 500 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21031)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21031)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21031)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21031)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,1,0) tid=(14,10,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,5,0) tid=(14,10,0)
GPGPU-Sim uArch: cycles simulated: 21531  inst.: 7902511 (ipc=406.8) sim_rate=179602 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 16:09:18 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(5,2,0) tid=(14,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,1,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 22031  inst.: 8157567 (ipc=458.4) sim_rate=181279 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 16:09:19 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,2,0) tid=(14,5,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(6,1,0) tid=(6,10,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,7,0) tid=(2,12,0)
GPGPU-Sim uArch: cycles simulated: 22531  inst.: 8505579 (ipc=537.6) sim_rate=180969 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 16:09:21 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(6,0,0) tid=(10,4,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,2,0) tid=(10,14,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 23031  inst.: 8899579 (ipc=600.2) sim_rate=185407 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 16:09:22 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,3,0) tid=(6,13,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(3,2,0) tid=(6,8,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(5,2,0) tid=(9,7,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 23531  inst.: 9259107 (ipc=624.0) sim_rate=185182 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 16:09:24 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,1,0) tid=(13,13,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 24031  inst.: 9532926 (ipc=611.3) sim_rate=186920 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 16:09:25 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,2,0) tid=(13,12,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,1,0) tid=(11,15,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,5,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 24531  inst.: 9858256 (ipc=616.9) sim_rate=186004 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 16:09:27 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,3,0) tid=(14,11,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(3,1,0) tid=(4,3,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(2,4,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 25031  inst.: 10170559 (ipc=617.9) sim_rate=188343 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 16:09:28 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(4,3,0) tid=(14,11,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,3,0) tid=(5,10,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(5,0,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 25531  inst.: 10493995 (ipc=621.1) sim_rate=187392 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 16:09:30 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(4,3,0) tid=(10,9,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1,4,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 26031  inst.: 10712492 (ipc=602.7) sim_rate=187938 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 16:09:31 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(7,1,0) tid=(9,7,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(7,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 26531  inst.: 11003532 (ipc=600.8) sim_rate=186500 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 16:09:33 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,1,0) tid=(11,15,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(6,0,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 27031  inst.: 11232640 (ipc=588.9) sim_rate=187210 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 16:09:34 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(2,3,0) tid=(10,7,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(2,2,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 27531  inst.: 11471757 (ipc=580.4) sim_rate=188061 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 16:09:35 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(3,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(0,0,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 28031  inst.: 11697375 (ipc=571.2) sim_rate=185672 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 16:09:37 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,2,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 28531  inst.: 11932703 (ipc=564.5) sim_rate=186448 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 16:09:38 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(6,2,0) tid=(6,11,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,3,0) tid=(7,10,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(2,2,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 29031  inst.: 12200561 (ipc=562.7) sim_rate=187700 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 16:09:39 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,0,0) tid=(13,12,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,4,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8364,21031), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8365,21031)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8374,21031), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8375,21031)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8390,21031), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8391,21031)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8430,21031), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8431,21031)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,7,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8460,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8472,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8482,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8498,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8498,21031), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29531  inst.: 12470709 (ipc=561.4) sim_rate=186129 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 16:09:41 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8518,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8645,21031), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,5,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8686,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8701,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8714,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8747,21031), 3 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,4,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 30031  inst.: 12727517 (ipc=558.7) sim_rate=187169 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 16:09:42 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(4,6,0) tid=(11,13,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(7,3,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 30531  inst.: 12975246 (ipc=555.4) sim_rate=185360 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 16:09:44 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,2,0) tid=(8,2,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(0,5,0) tid=(10,9,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9968,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9976,21031), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 31031  inst.: 13208478 (ipc=550.9) sim_rate=186034 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 16:09:45 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10001,21031), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10035,21031), 2 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,5,0) tid=(8,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10073,21031), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10077,21031), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10188,21031), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10208,21031), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(4,4,0) tid=(14,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10331,21031), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10384,21031), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10400,21031), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10438,21031), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10443,21031), 3 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,6,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 31531  inst.: 13425029 (ipc=545.3) sim_rate=183904 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 16:09:47 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10542,21031), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,7,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10740,21031), 3 CTAs running
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 32031  inst.: 13683189 (ipc=544.0) sim_rate=184907 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 16:09:48 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,4,0) tid=(14,1,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(7,6,0) tid=(9,8,0)
GPGPU-Sim uArch: cycles simulated: 32531  inst.: 13938854 (ipc=542.6) sim_rate=183405 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 16:09:50 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,5,0) tid=(9,5,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(2,6,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 33031  inst.: 14168824 (ipc=539.1) sim_rate=184010 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 16:09:51 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(3,4,0) tid=(8,14,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(6,6,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 33531  inst.: 14386103 (ipc=535.0) sim_rate=184437 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 16:09:52 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(5,7,0) tid=(8,3,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,6,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12902,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12983,21031), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34031  inst.: 14575949 (ipc=529.0) sim_rate=184505 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 16:09:53 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,5,0) tid=(6,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13049,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13101,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13109,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13273,21031), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(7,7,0) tid=(2,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13341,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13369,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13392,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13399,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13415,21031), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34531  inst.: 14749841 (ipc=522.3) sim_rate=182096 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 16:09:55 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13515,21031), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13563,21031), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(6,6,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13644,21031), 2 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(6,5,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13960,21031), 2 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(7,7,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 35531  inst.: 15049670 (ipc=506.9) sim_rate=183532 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 16:09:56 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14935,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14937,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36031  inst.: 15158015 (ipc=497.3) sim_rate=182626 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 16:09:57 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15014,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15061,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15067,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(0,6,0) tid=(6,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15165,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15234,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15312,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15405,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15436,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36531  inst.: 15228842 (ipc=485.8) sim_rate=181295 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 16:09:58 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15509,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15787,21031), 1 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,7,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15979,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16356,21031), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16498,21031), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37531  inst.: 15308097 (ipc=461.2) sim_rate=180095 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 16:09:59 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,7,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 39031  inst.: 15397858 (ipc=427.7) sim_rate=179044 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 16:10:00 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18146,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18171,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18190,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18211,21031), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18212
gpu_sim_insn = 7699119
gpu_ipc =     422.7498
gpu_tot_sim_cycle = 39243
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     392.3818
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 6221
gpu_stall_icnt2sh    = 6743
gpu_total_sim_rate=179049

========= Core RFC stats =========
	Total RFC Accesses     = 1430633
	Total RFC Misses       = 875487
	Total RFC Read Misses  = 324994
	Total RFC Write Misses = 550493
	Total RFC Evictions    = 562057

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6947
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304, Miss = 73, Miss_rate = 0.240, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[1]: Access = 306, Miss = 76, Miss_rate = 0.248, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[2]: Access = 310, Miss = 73, Miss_rate = 0.235, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[3]: Access = 314, Miss = 77, Miss_rate = 0.245, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[4]: Access = 308, Miss = 74, Miss_rate = 0.240, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[5]: Access = 312, Miss = 76, Miss_rate = 0.244, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[6]: Access = 288, Miss = 73, Miss_rate = 0.253, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[7]: Access = 284, Miss = 72, Miss_rate = 0.254, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[8]: Access = 300, Miss = 75, Miss_rate = 0.250, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[9]: Access = 292, Miss = 74, Miss_rate = 0.253, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 74, Miss_rate = 0.257, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[11]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[12]: Access = 300, Miss = 72, Miss_rate = 0.240, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 71, Miss_rate = 0.254, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[14]: Access = 284, Miss = 70, Miss_rate = 0.246, Pending_hits = 79, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1105
	L1D_total_cache_miss_rate = 0.2476
	L1D_total_cache_pending_hits = 1145
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366725
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6947
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1579, 2013, 2287, 2478, 2150, 2024, 1842, 1658, 1158, 1338, 1518, 1644, 1644, 1518, 1338, 1158, 1158, 1338, 1518, 1644, 1644, 1518, 1338, 1158, 1158, 1338, 1518, 1644, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1088
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101357	W0_Idle:72751	W0_Scoreboard:159124	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8704 {8:1088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2824 {8:353,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147968 {136:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48008 {136:353,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 265 
max_icnt2mem_latency = 434 
max_icnt2sh_latency = 39242 
mrq_lat_table:65 	5 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	795 	740 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1329 	330 	150 	45 	68 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	169 	685 	233 	16 	0 	0 	0 	0 	0 	0 	167 	192 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1632     12994         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6883      5313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6441      3850    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4687      5327    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4053      6603    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4847      7797    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4735      7078    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        624       531         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        460       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        427       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        511       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        554       412         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51799 n_nop=51759 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.001158
n_activity=354 dram_eff=0.1695
bk0: 18a 51678i bk1: 12a 51734i bk2: 0a 51797i bk3: 0a 51798i bk4: 0a 51798i bk5: 0a 51798i bk6: 0a 51798i bk7: 0a 51798i bk8: 0a 51798i bk9: 0a 51798i bk10: 0a 51800i bk11: 0a 51800i bk12: 0a 51800i bk13: 0a 51800i bk14: 0a 51800i bk15: 0a 51800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000521246
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51799 n_nop=51765 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001081
n_activity=270 dram_eff=0.2074
bk0: 16a 51729i bk1: 12a 51731i bk2: 0a 51797i bk3: 0a 51798i bk4: 0a 51798i bk5: 0a 51798i bk6: 0a 51798i bk7: 0a 51798i bk8: 0a 51798i bk9: 0a 51799i bk10: 0a 51799i bk11: 0a 51800i bk12: 0a 51800i bk13: 0a 51800i bk14: 0a 51800i bk15: 0a 51801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00050194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51799 n_nop=51767 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0009267
n_activity=277 dram_eff=0.1733
bk0: 14a 51709i bk1: 10a 51738i bk2: 0a 51798i bk3: 0a 51798i bk4: 0a 51798i bk5: 0a 51798i bk6: 0a 51798i bk7: 0a 51798i bk8: 0a 51799i bk9: 0a 51799i bk10: 0a 51800i bk11: 0a 51800i bk12: 0a 51800i bk13: 0a 51800i bk14: 0a 51800i bk15: 0a 51800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000540551
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51799 n_nop=51771 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009267
n_activity=223 dram_eff=0.2152
bk0: 16a 51727i bk1: 8a 51770i bk2: 0a 51797i bk3: 0a 51798i bk4: 0a 51798i bk5: 0a 51798i bk6: 0a 51798i bk7: 0a 51798i bk8: 0a 51799i bk9: 0a 51799i bk10: 0a 51800i bk11: 0a 51800i bk12: 0a 51800i bk13: 0a 51800i bk14: 0a 51800i bk15: 0a 51800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000154443
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51799 n_nop=51771 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009267
n_activity=228 dram_eff=0.2105
bk0: 16a 51727i bk1: 8a 51768i bk2: 0a 51797i bk3: 0a 51798i bk4: 0a 51798i bk5: 0a 51798i bk6: 0a 51798i bk7: 0a 51798i bk8: 0a 51799i bk9: 0a 51799i bk10: 0a 51800i bk11: 0a 51800i bk12: 0a 51800i bk13: 0a 51800i bk14: 0a 51800i bk15: 0a 51800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00025097
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51799 n_nop=51773 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0008494
n_activity=213 dram_eff=0.2066
bk0: 14a 51731i bk1: 8a 51770i bk2: 0a 51797i bk3: 0a 51798i bk4: 0a 51798i bk5: 0a 51798i bk6: 0a 51798i bk7: 0a 51798i bk8: 0a 51798i bk9: 0a 51800i bk10: 0a 51800i bk11: 0a 51800i bk12: 0a 51800i bk13: 0a 51800i bk14: 0a 51800i bk15: 0a 51800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000270275

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259, Miss = 9, Miss_rate = 0.035, Pending_hits = 24, Reservation_fails = 729
L2_cache_bank[1]: Access = 155, Miss = 6, Miss_rate = 0.039, Pending_hits = 18, Reservation_fails = 404
L2_cache_bank[2]: Access = 221, Miss = 8, Miss_rate = 0.036, Pending_hits = 21, Reservation_fails = 470
L2_cache_bank[3]: Access = 138, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 315
L2_cache_bank[4]: Access = 176, Miss = 7, Miss_rate = 0.040, Pending_hits = 21, Reservation_fails = 643
L2_cache_bank[5]: Access = 146, Miss = 5, Miss_rate = 0.034, Pending_hits = 14, Reservation_fails = 293
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 23, Reservation_fails = 401
L2_cache_bank[7]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 397
L2_cache_bank[8]: Access = 186, Miss = 8, Miss_rate = 0.043, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 326
L2_cache_bank[10]: Access = 150, Miss = 7, Miss_rate = 0.047, Pending_hits = 19, Reservation_fails = 478
L2_cache_bank[11]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 402
L2_total_cache_accesses = 1934
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0393
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 285
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1706
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7728
icnt_total_pkts_simt_to_mem=2632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.57066
	minimum = 6
	maximum = 35
Network latency average = 8.86404
	minimum = 6
	maximum = 34
Slowest packet = 2755
Flit latency average = 7.85584
	minimum = 6
	maximum = 34
Slowest flit = 7618
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00227363
	minimum = 0.00175708 (at node 13)
	maximum = 0.00472216 (at node 15)
Accepted packet rate average = 0.00227363
	minimum = 0.00175708 (at node 13)
	maximum = 0.00472216 (at node 15)
Injected flit rate average = 0.00558647
	minimum = 0.00285526 (at node 0)
	maximum = 0.0161432 (at node 15)
Accepted flit rate average= 0.00558647
	minimum = 0.0030749 (at node 21)
	maximum = 0.00785197 (at node 8)
Injected packet length average = 2.45707
Accepted packet length average = 2.45707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 179049 (inst/sec)
gpgpu_simulation_rate = 456 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39243)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39243)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39243)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39243)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(4,0,0) tid=(13,15,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(6,0,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 39743  inst.: 15601022 (ipc=405.6) sim_rate=179322 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 16:10:01 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(4,2,0) tid=(13,9,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(2,3,0) tid=(9,4,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(7,2,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 40243  inst.: 15852758 (ipc=454.5) sim_rate=180144 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 16:10:02 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(4,1,0) tid=(1,12,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,2,0) tid=(13,11,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(7,4,0) tid=(1,8,0)
GPGPU-Sim uArch: cycles simulated: 40743  inst.: 16211170 (ipc=542.0) sim_rate=180124 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 16:10:04 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(4,1,0) tid=(13,4,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(2,7,0) tid=(1,13,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(5,3,0) tid=(5,11,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,1,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 41243  inst.: 16602478 (ipc=602.1) sim_rate=180461 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 16:10:06 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(7,0,0) tid=(2,10,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,3,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 41743  inst.: 16960339 (ipc=624.8) sim_rate=180429 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 16:10:08 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 42243  inst.: 17233028 (ipc=611.6) sim_rate=181400 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 16:10:09 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,0,0) tid=(0,15,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1,1,0) tid=(2,12,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(2,1,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 42743  inst.: 17551665 (ipc=615.3) sim_rate=180945 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 16:10:11 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(6,3,0) tid=(6,11,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(4,2,0) tid=(4,12,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 43243  inst.: 17870881 (ipc=618.2) sim_rate=182355 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 16:10:12 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(7,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(3,2,0) tid=(4,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 43743  inst.: 18187597 (ipc=619.9) sim_rate=181875 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 16:10:14 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1,3,0) tid=(2,3,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 44243  inst.: 18408348 (ipc=602.0) sim_rate=182260 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 16:10:15 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(2,1,0) tid=(10,2,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(5,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1,0,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 44743  inst.: 18706821 (ipc=601.6) sim_rate=181619 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 16:10:17 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(6,1,0) tid=(10,5,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(3,6,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 45243  inst.: 18937102 (ipc=589.8) sim_rate=180353 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 16:10:19 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(7,1,0) tid=(7,13,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(6,2,0) tid=(13,2,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(6,0,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 45743  inst.: 19172927 (ipc=580.7) sim_rate=180876 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 16:10:20 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(5,3,0) tid=(9,10,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,0,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 46243  inst.: 19401296 (ipc=571.9) sim_rate=181320 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 16:10:21 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,7,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 46743  inst.: 19630697 (ipc=564.3) sim_rate=180098 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 16:10:23 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,6,0) tid=(5,5,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(4,5,0) tid=(3,15,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1,6,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 47243  inst.: 19899104 (ipc=562.6) sim_rate=180900 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 16:10:24 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8228,39243), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8229,39243)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(2,7,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8281,39243), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8282,39243)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8292,39243), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8293,39243)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8311,39243), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8312,39243)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8389,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8418,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8427,39243), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(7,5,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8459,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8468,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8481,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8484,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8493,39243), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47743  inst.: 20158236 (ipc=560.0) sim_rate=179984 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 16:10:26 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8541,39243), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(2,5,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8702,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8775,39243), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,4,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 48243  inst.: 20421786 (ipc=558.2) sim_rate=180723 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 16:10:27 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(5,5,0) tid=(4,5,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(5,5,0) tid=(3,11,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(7,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 48743  inst.: 20659639 (ipc=553.8) sim_rate=179649 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 16:10:29 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(4,5,0) tid=(10,3,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9949,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9978,39243), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49243  inst.: 20909224 (ipc=551.1) sim_rate=180251 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 16:10:30 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,3,0) tid=(6,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10018,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10028,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10057,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10058,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10094,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10106,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10169,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10203,39243), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(2,5,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10246,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10301,39243), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10324,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10332,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10379,39243), 3 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1,6,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 49743  inst.: 21128212 (ipc=545.7) sim_rate=179052 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 16:10:32 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,6,0) tid=(13,9,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(4,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 50243  inst.: 21389975 (ipc=544.7) sim_rate=179747 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 16:10:33 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(2,7,0) tid=(13,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,6,0) tid=(13,6,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1,5,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 50743  inst.: 21642246 (ipc=543.0) sim_rate=178861 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 16:10:35 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,5,0) tid=(6,12,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(3,6,0) tid=(2,14,0)
GPGPU-Sim uArch: cycles simulated: 51243  inst.: 21874625 (ipc=539.7) sim_rate=179300 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 16:10:36 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(7,3,0) tid=(8,14,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(6,5,0) tid=(10,6,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(7,5,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 51743  inst.: 22081674 (ipc=534.7) sim_rate=179525 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 16:10:37 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(6,3,0) tid=(8,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12893,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12931,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12949,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12973,39243), 1 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(5,5,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 52243  inst.: 22276897 (ipc=529.1) sim_rate=178215 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 16:10:39 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13026,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13030,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13208,39243), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1,6,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13294,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13345,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13377,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13412,39243), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52743  inst.: 22443697 (ipc=521.9) sim_rate=178124 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 16:10:40 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13518,39243), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(6,5,0) tid=(4,10,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13604,39243), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 53243  inst.: 22597801 (ipc=514.3) sim_rate=177935 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 16:10:41 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14060,39243), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14111,39243), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(0,7,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 53743  inst.: 22748490 (ipc=506.9) sim_rate=177722 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 16:10:42 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(6,6,0) tid=(9,15,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(4,7,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14980,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14998,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54243  inst.: 22862527 (ipc=497.6) sim_rate=177228 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 16:10:43 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15023,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15107,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15124,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15137,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15216,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15402,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15419,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15470,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15485,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54743  inst.: 22933337 (ipc=486.1) sim_rate=176410 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 16:10:44 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15745,39243), 1 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(7,5,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15811,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16278,39243), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16405,39243), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55743  inst.: 23011368 (ipc=461.4) sim_rate=175659 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 16:10:45 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,7,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18094,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18132,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18141,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18266,39243), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18267
gpu_sim_insn = 7699119
gpu_ipc =     421.4769
gpu_tot_sim_cycle = 57510
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     401.6233
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 6222
gpu_stall_icnt2sh    = 6971
gpu_total_sim_rate=176315

========= Core RFC stats =========
	Total RFC Accesses     = 2144637
	Total RFC Misses       = 1312486
	Total RFC Read Misses  = 487493
	Total RFC Write Misses = 824993
	Total RFC Evictions    = 842733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7876
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 446, Miss = 87, Miss_rate = 0.195, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[1]: Access = 446, Miss = 92, Miss_rate = 0.206, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[2]: Access = 456, Miss = 90, Miss_rate = 0.197, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[3]: Access = 458, Miss = 92, Miss_rate = 0.201, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[4]: Access = 454, Miss = 93, Miss_rate = 0.205, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[5]: Access = 450, Miss = 92, Miss_rate = 0.204, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[6]: Access = 450, Miss = 92, Miss_rate = 0.204, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 450, Miss = 90, Miss_rate = 0.200, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[8]: Access = 442, Miss = 91, Miss_rate = 0.206, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[9]: Access = 454, Miss = 92, Miss_rate = 0.203, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[10]: Access = 431, Miss = 90, Miss_rate = 0.209, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[11]: Access = 462, Miss = 91, Miss_rate = 0.197, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[12]: Access = 442, Miss = 86, Miss_rate = 0.195, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[13]: Access = 424, Miss = 84, Miss_rate = 0.198, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[14]: Access = 428, Miss = 85, Miss_rate = 0.199, Pending_hits = 83, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1347
	L1D_total_cache_miss_rate = 0.2013
	L1D_total_cache_pending_hits = 1205
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 552632
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2079, 2513, 2787, 3303, 2975, 2786, 2513, 2237, 1737, 2007, 2277, 2466, 2466, 2277, 2007, 1737, 1737, 2007, 2277, 2466, 2466, 2277, 2007, 1737, 1737, 2007, 2277, 2466, 1822, 1759, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1320
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144615	W0_Idle:89017	W0_Scoreboard:230326	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10560 {8:1320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3528 {8:441,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 179520 {136:1320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 59976 {136:441,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 237 
max_icnt2mem_latency = 434 
max_icnt2sh_latency = 57509 
mrq_lat_table:65 	5 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1266 	740 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1827 	388 	153 	45 	68 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	299 	787 	233 	16 	0 	0 	0 	0 	0 	0 	167 	192 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1632     12994         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7986      6111    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7673      4621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5463      6295    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4700      7821    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5450      9014    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5478      8292    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        624       531         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        460       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        427       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        511       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        554       412         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75911 n_nop=75871 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0007904
n_activity=354 dram_eff=0.1695
bk0: 18a 75790i bk1: 12a 75846i bk2: 0a 75909i bk3: 0a 75910i bk4: 0a 75910i bk5: 0a 75910i bk6: 0a 75910i bk7: 0a 75910i bk8: 0a 75910i bk9: 0a 75910i bk10: 0a 75912i bk11: 0a 75912i bk12: 0a 75912i bk13: 0a 75912i bk14: 0a 75912i bk15: 0a 75912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00035568
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75911 n_nop=75877 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007377
n_activity=270 dram_eff=0.2074
bk0: 16a 75841i bk1: 12a 75843i bk2: 0a 75909i bk3: 0a 75910i bk4: 0a 75910i bk5: 0a 75910i bk6: 0a 75910i bk7: 0a 75910i bk8: 0a 75910i bk9: 0a 75911i bk10: 0a 75911i bk11: 0a 75912i bk12: 0a 75912i bk13: 0a 75912i bk14: 0a 75912i bk15: 0a 75913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000342506
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75911 n_nop=75879 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0006323
n_activity=277 dram_eff=0.1733
bk0: 14a 75821i bk1: 10a 75850i bk2: 0a 75910i bk3: 0a 75910i bk4: 0a 75910i bk5: 0a 75910i bk6: 0a 75910i bk7: 0a 75910i bk8: 0a 75911i bk9: 0a 75911i bk10: 0a 75912i bk11: 0a 75912i bk12: 0a 75912i bk13: 0a 75912i bk14: 0a 75912i bk15: 0a 75912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000368853
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75911 n_nop=75883 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006323
n_activity=223 dram_eff=0.2152
bk0: 16a 75839i bk1: 8a 75882i bk2: 0a 75909i bk3: 0a 75910i bk4: 0a 75910i bk5: 0a 75910i bk6: 0a 75910i bk7: 0a 75910i bk8: 0a 75911i bk9: 0a 75911i bk10: 0a 75912i bk11: 0a 75912i bk12: 0a 75912i bk13: 0a 75912i bk14: 0a 75912i bk15: 0a 75912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000105387
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75911 n_nop=75883 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006323
n_activity=228 dram_eff=0.2105
bk0: 16a 75839i bk1: 8a 75880i bk2: 0a 75909i bk3: 0a 75910i bk4: 0a 75910i bk5: 0a 75910i bk6: 0a 75910i bk7: 0a 75910i bk8: 0a 75911i bk9: 0a 75911i bk10: 0a 75912i bk11: 0a 75912i bk12: 0a 75912i bk13: 0a 75912i bk14: 0a 75912i bk15: 0a 75912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000171253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75911 n_nop=75885 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0005796
n_activity=213 dram_eff=0.2066
bk0: 14a 75843i bk1: 8a 75882i bk2: 0a 75909i bk3: 0a 75910i bk4: 0a 75910i bk5: 0a 75910i bk6: 0a 75910i bk7: 0a 75910i bk8: 0a 75910i bk9: 0a 75912i bk10: 0a 75912i bk11: 0a 75912i bk12: 0a 75912i bk13: 0a 75912i bk14: 0a 75912i bk15: 0a 75912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000184427

========= L2 cache stats =========
L2_cache_bank[0]: Access = 345, Miss = 9, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 729
L2_cache_bank[1]: Access = 204, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 404
L2_cache_bank[2]: Access = 287, Miss = 8, Miss_rate = 0.028, Pending_hits = 21, Reservation_fails = 470
L2_cache_bank[3]: Access = 170, Miss = 6, Miss_rate = 0.035, Pending_hits = 18, Reservation_fails = 315
L2_cache_bank[4]: Access = 230, Miss = 7, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 643
L2_cache_bank[5]: Access = 198, Miss = 5, Miss_rate = 0.025, Pending_hits = 14, Reservation_fails = 293
L2_cache_bank[6]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 401
L2_cache_bank[7]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 397
L2_cache_bank[8]: Access = 235, Miss = 8, Miss_rate = 0.034, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 326
L2_cache_bank[10]: Access = 186, Miss = 7, Miss_rate = 0.038, Pending_hits = 19, Reservation_fails = 478
L2_cache_bank[11]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 402
L2_total_cache_accesses = 2493
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0305
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 373
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1706
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9567
icnt_total_pkts_simt_to_mem=3540
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.53757
	minimum = 6
	maximum = 34
Network latency average = 8.80322
	minimum = 6
	maximum = 34
Slowest packet = 3876
Flit latency average = 7.77357
	minimum = 6
	maximum = 34
Slowest flit = 10368
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00226679
	minimum = 0.00175179 (at node 18)
	maximum = 0.00470794 (at node 15)
Accepted packet rate average = 0.00226679
	minimum = 0.00175179 (at node 18)
	maximum = 0.00470794 (at node 15)
Injected flit rate average = 0.00556965
	minimum = 0.00295615 (at node 8)
	maximum = 0.0160946 (at node 15)
Accepted flit rate average= 0.00556965
	minimum = 0.00306564 (at node 21)
	maximum = 0.00853999 (at node 6)
Injected packet length average = 2.45707
Accepted packet length average = 2.45707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 176315 (inst/sec)
gpgpu_simulation_rate = 439 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57510)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57510)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57510)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57510)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(4,0,0) tid=(12,6,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(5,1,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 58010  inst.: 23300077 (ipc=405.4) sim_rate=175188 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 16:10:47 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(4,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 58510  inst.: 23553381 (ipc=456.0) sim_rate=175771 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 16:10:48 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2,4,0) tid=(4,3,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(5,5,0) tid=(8,1,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(3,3,0) tid=(12,14,0)
GPGPU-Sim uArch: cycles simulated: 59010  inst.: 23907733 (ipc=540.3) sim_rate=177094 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 16:10:49 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(6,3,0) tid=(4,3,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2,0,0) tid=(8,1,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(4,1,0) tid=(12,6,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 59510  inst.: 24298641 (ipc=600.6) sim_rate=177362 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 16:10:51 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(6,2,0) tid=(0,4,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(7,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(7,0,0) tid=(3,15,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(5,3,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 60010  inst.: 24658115 (ipc=624.3) sim_rate=177396 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 16:10:53 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(5,1,0) tid=(2,2,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(5,1,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 60510  inst.: 24936671 (ipc=613.1) sim_rate=178119 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 16:10:54 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(6,2,0) tid=(7,11,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(1,3,0) tid=(7,10,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,4,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 61010  inst.: 25259261 (ipc=617.7) sim_rate=177882 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 16:10:56 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(1,1,0) tid=(2,13,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 61510  inst.: 25571695 (ipc=618.6) sim_rate=178823 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 16:10:57 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(3,4,0) tid=(11,4,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(1,0,0) tid=(8,1,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(4,2,0) tid=(13,9,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(5,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 62010  inst.: 25893000 (ipc=621.3) sim_rate=178572 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 16:10:59 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(7,3,0) tid=(6,2,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(5,3,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 62510  inst.: 26105923 (ipc=601.7) sim_rate=178807 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 16:11:00 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,2,0) tid=(1,2,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2,2,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 63010  inst.: 26402610 (ipc=601.0) sim_rate=178396 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 16:11:02 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(7,1,0) tid=(8,10,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(3,3,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 63510  inst.: 26633423 (ipc=589.3) sim_rate=178747 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 16:11:03 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(3,1,0) tid=(7,11,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(3,4,0) tid=(9,11,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(6,5,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 64010  inst.: 26865207 (ipc=579.7) sim_rate=179101 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 16:11:04 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(4,2,0) tid=(6,1,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(5,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 64510  inst.: 27094710 (ipc=571.1) sim_rate=179435 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 16:11:05 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(7,0,0) tid=(5,10,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(6,1,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 65010  inst.: 27320965 (ipc=563.1) sim_rate=178568 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 16:11:07 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(1,2,0) tid=(6,10,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(5,5,0) tid=(10,10,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(3,5,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 65510  inst.: 27597855 (ipc=562.6) sim_rate=179206 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 16:11:08 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(2,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,3,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8275,57510), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8276,57510)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8300,57510), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8301,57510)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8318,57510), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8319,57510)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(4,2,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8395,57510), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8396,57510)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8474,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8483,57510), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 66010  inst.: 27872720 (ipc=561.8) sim_rate=178671 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 16:11:10 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8512,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8517,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8539,57510), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(3,5,0) tid=(2,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8585,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8606,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8643,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8691,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8692,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8710,57510), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,2,0) tid=(6,9,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(2,3,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 66510  inst.: 28120022 (ipc=558.1) sim_rate=179108 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 16:11:11 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(0,6,0) tid=(8,11,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,5,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 67010  inst.: 28365737 (ipc=554.6) sim_rate=179529 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 16:11:12 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(5,2,0) tid=(11,8,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(5,6,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9963,57510), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 67510  inst.: 28611174 (ipc=551.4) sim_rate=178819 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 16:11:14 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10039,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10091,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10100,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10114,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10177,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10182,57510), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(1,4,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10218,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10245,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10257,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10269,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10299,57510), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10426,57510), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(1,6,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10473,57510), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 68010  inst.: 28826531 (ipc=545.6) sim_rate=179046 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 16:11:15 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10574,57510), 2 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(4,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(7,3,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 68510  inst.: 29085842 (ipc=544.4) sim_rate=179542 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 16:11:16 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(7,6,0) tid=(11,7,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 69010  inst.: 29346928 (ipc=543.4) sim_rate=178944 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 16:11:18 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(6,4,0) tid=(6,14,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,6,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 69510  inst.: 29566133 (ipc=539.1) sim_rate=179188 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 16:11:19 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(6,7,0) tid=(14,9,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(2,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 70010  inst.: 29787282 (ipc=535.2) sim_rate=179441 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 16:11:20 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(4,6,0) tid=(12,4,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(4,5,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12993,57510), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70510  inst.: 29979216 (ipc=529.4) sim_rate=179516 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 16:11:21 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13005,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13035,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13069,57510), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(3,6,0) tid=(10,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13256,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13261,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13299,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13345,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13360,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13361,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13383,57510), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 71010  inst.: 30146534 (ipc=522.2) sim_rate=178381 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 16:11:23 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(5,5,0) tid=(1,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13571,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13632,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13684,57510), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13719,57510), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 71510  inst.: 30296563 (ipc=514.2) sim_rate=178215 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 16:11:24 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(5,7,0) tid=(12,1,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,5,0) tid=(10,9,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(7,5,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14926,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14944,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14950,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72510  inst.: 30552838 (ipc=497.0) sim_rate=177632 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 16:11:26 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15009,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15098,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15101,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15150,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15180,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15335,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15472,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15485,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,5,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16109,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16368,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16395,57510), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16452,57510), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 74010  inst.: 30707711 (ipc=461.2) sim_rate=177501 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 16:11:27 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(6,7,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18121,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18145,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18252,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18269,57510), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 11.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18270
gpu_sim_insn = 7699119
gpu_ipc =     421.4077
gpu_tot_sim_cycle = 75780
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     406.3932
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 6223
gpu_stall_icnt2sh    = 7144
gpu_total_sim_rate=178014

========= Core RFC stats =========
	Total RFC Accesses     = 2858534
	Total RFC Misses       = 1749452
	Total RFC Read Misses  = 650117
	Total RFC Write Misses = 1099335
	Total RFC Evictions    = 1123302

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8772
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 590, Miss = 104, Miss_rate = 0.176, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[1]: Access = 588, Miss = 107, Miss_rate = 0.182, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[2]: Access = 616, Miss = 107, Miss_rate = 0.174, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[3]: Access = 604, Miss = 108, Miss_rate = 0.179, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[4]: Access = 598, Miss = 108, Miss_rate = 0.181, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[5]: Access = 596, Miss = 107, Miss_rate = 0.180, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[6]: Access = 588, Miss = 105, Miss_rate = 0.179, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 590, Miss = 105, Miss_rate = 0.178, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[8]: Access = 584, Miss = 105, Miss_rate = 0.180, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[9]: Access = 596, Miss = 107, Miss_rate = 0.180, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[10]: Access = 597, Miss = 107, Miss_rate = 0.179, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[11]: Access = 627, Miss = 108, Miss_rate = 0.172, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[12]: Access = 612, Miss = 105, Miss_rate = 0.172, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[13]: Access = 566, Miss = 100, Miss_rate = 0.177, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[14]: Access = 572, Miss = 100, Miss_rate = 0.175, Pending_hits = 89, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1583
	L1D_total_cache_miss_rate = 0.1774
	L1D_total_cache_pending_hits = 1302
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1549
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738572
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8772
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2579, 3013, 3287, 4125, 3797, 3545, 3182, 2816, 2316, 2676, 3036, 3288, 3288, 3036, 2676, 2316, 2316, 2676, 3036, 3288, 3288, 3036, 2676, 2316, 2316, 2676, 3036, 3288, 2644, 2518, 2000, 2000, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1549
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188249	W0_Idle:105809	W0_Scoreboard:299512	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12392 {8:1549,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4232 {8:529,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 210664 {136:1549,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 71944 {136:529,}

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 220 
max_icnt2mem_latency = 434 
max_icnt2sh_latency = 75779 
mrq_lat_table:65 	5 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1734 	740 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2314 	454 	156 	45 	68 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	426 	889 	233 	16 	0 	0 	0 	0 	0 	0 	167 	192 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1632     12994         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9064      6904    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8912      5396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6209      7262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5335      9048    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6049     10220    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6230      9511    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        624       531         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        460       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        427       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        511       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        554       412         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100027 n_nop=99987 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0005998
n_activity=354 dram_eff=0.1695
bk0: 18a 99906i bk1: 12a 99962i bk2: 0a 100025i bk3: 0a 100026i bk4: 0a 100026i bk5: 0a 100026i bk6: 0a 100026i bk7: 0a 100026i bk8: 0a 100026i bk9: 0a 100026i bk10: 0a 100028i bk11: 0a 100028i bk12: 0a 100028i bk13: 0a 100028i bk14: 0a 100028i bk15: 0a 100028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000269927
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100027 n_nop=99993 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005598
n_activity=270 dram_eff=0.2074
bk0: 16a 99957i bk1: 12a 99959i bk2: 0a 100025i bk3: 0a 100026i bk4: 0a 100026i bk5: 0a 100026i bk6: 0a 100026i bk7: 0a 100026i bk8: 0a 100026i bk9: 0a 100027i bk10: 0a 100027i bk11: 0a 100028i bk12: 0a 100028i bk13: 0a 100028i bk14: 0a 100028i bk15: 0a 100029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00025993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100027 n_nop=99995 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0004799
n_activity=277 dram_eff=0.1733
bk0: 14a 99937i bk1: 10a 99966i bk2: 0a 100026i bk3: 0a 100026i bk4: 0a 100026i bk5: 0a 100026i bk6: 0a 100026i bk7: 0a 100026i bk8: 0a 100027i bk9: 0a 100027i bk10: 0a 100028i bk11: 0a 100028i bk12: 0a 100028i bk13: 0a 100028i bk14: 0a 100028i bk15: 0a 100028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000279924
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100027 n_nop=99999 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004799
n_activity=223 dram_eff=0.2152
bk0: 16a 99955i bk1: 8a 99998i bk2: 0a 100025i bk3: 0a 100026i bk4: 0a 100026i bk5: 0a 100026i bk6: 0a 100026i bk7: 0a 100026i bk8: 0a 100027i bk9: 0a 100027i bk10: 0a 100028i bk11: 0a 100028i bk12: 0a 100028i bk13: 0a 100028i bk14: 0a 100028i bk15: 0a 100028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.99784e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100027 n_nop=99999 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004799
n_activity=228 dram_eff=0.2105
bk0: 16a 99955i bk1: 8a 99996i bk2: 0a 100025i bk3: 0a 100026i bk4: 0a 100026i bk5: 0a 100026i bk6: 0a 100026i bk7: 0a 100026i bk8: 0a 100027i bk9: 0a 100027i bk10: 0a 100028i bk11: 0a 100028i bk12: 0a 100028i bk13: 0a 100028i bk14: 0a 100028i bk15: 0a 100028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100027 n_nop=100001 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004399
n_activity=213 dram_eff=0.2066
bk0: 14a 99959i bk1: 8a 99998i bk2: 0a 100025i bk3: 0a 100026i bk4: 0a 100026i bk5: 0a 100026i bk6: 0a 100026i bk7: 0a 100026i bk8: 0a 100026i bk9: 0a 100028i bk10: 0a 100028i bk11: 0a 100028i bk12: 0a 100028i bk13: 0a 100028i bk14: 0a 100028i bk15: 0a 100028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000139962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 431, Miss = 9, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 729
L2_cache_bank[1]: Access = 252, Miss = 6, Miss_rate = 0.024, Pending_hits = 18, Reservation_fails = 404
L2_cache_bank[2]: Access = 352, Miss = 8, Miss_rate = 0.023, Pending_hits = 21, Reservation_fails = 470
L2_cache_bank[3]: Access = 202, Miss = 6, Miss_rate = 0.030, Pending_hits = 18, Reservation_fails = 315
L2_cache_bank[4]: Access = 284, Miss = 7, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 643
L2_cache_bank[5]: Access = 251, Miss = 5, Miss_rate = 0.020, Pending_hits = 14, Reservation_fails = 293
L2_cache_bank[6]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 23, Reservation_fails = 401
L2_cache_bank[7]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 397
L2_cache_bank[8]: Access = 283, Miss = 8, Miss_rate = 0.028, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 10, Reservation_fails = 326
L2_cache_bank[10]: Access = 221, Miss = 7, Miss_rate = 0.032, Pending_hits = 19, Reservation_fails = 478
L2_cache_bank[11]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 402
L2_total_cache_accesses = 3049
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0249
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 461
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1706
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11391
icnt_total_pkts_simt_to_mem=4445
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.46583
	minimum = 6
	maximum = 34
Network latency average = 8.80755
	minimum = 6
	maximum = 34
Slowest packet = 4990
Flit latency average = 7.71162
	minimum = 6
	maximum = 34
Slowest flit = 13111
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225425
	minimum = 0.00175151 (at node 6)
	maximum = 0.00470717 (at node 15)
Accepted packet rate average = 0.00225425
	minimum = 0.00175151 (at node 6)
	maximum = 0.00470717 (at node 15)
Injected flit rate average = 0.00553224
	minimum = 0.00290093 (at node 9)
	maximum = 0.016092 (at node 15)
Accepted flit rate average= 0.00553224
	minimum = 0.00306513 (at node 21)
	maximum = 0.00810071 (at node 2)
Injected packet length average = 2.45414
Accepted packet length average = 2.45414
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 178014 (inst/sec)
gpgpu_simulation_rate = 438 (cycle/sec)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75780)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75780)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75780)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75780)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(4,6,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 76280  inst.: 30999292 (ipc=405.6) sim_rate=178156 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 16:11:28 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(5,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(1,0,0) tid=(11,15,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(2,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 76780  inst.: 31251296 (ipc=454.8) sim_rate=177564 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 16:11:30 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(4,3,0) tid=(15,14,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(4,4,0) tid=(15,8,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(5,4,0) tid=(3,13,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(2,1,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 77280  inst.: 31609124 (ipc=541.8) sim_rate=178582 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 16:11:31 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(2,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(6,0,0) tid=(7,13,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(0,3,0) tid=(15,13,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 77780  inst.: 31999380 (ipc=601.5) sim_rate=178767 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 16:11:33 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(3,0,0) tid=(2,15,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(4,0,0) tid=(8,12,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(0,2,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 78280  inst.: 32357441 (ipc=624.4) sim_rate=179763 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 16:11:34 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(4,5,0) tid=(9,15,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(7,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(2,1,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 78780  inst.: 32630335 (ipc=611.3) sim_rate=179287 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 16:11:36 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,3,0) tid=(11,13,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(6,2,0) tid=(4,10,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,4,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 79280  inst.: 32951023 (ipc=615.6) sim_rate=180060 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 16:11:37 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(2,0,0) tid=(6,7,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(1,5,0) tid=(12,9,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(2,1,0) tid=(14,2,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 79780  inst.: 33268363 (ipc=618.0) sim_rate=179828 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 16:11:39 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(7,1,0) tid=(5,8,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 80280  inst.: 33590966 (ipc=621.0) sim_rate=180596 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 16:11:40 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(2,4,0) tid=(8,12,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(4,4,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 80780  inst.: 33807702 (ipc=602.2) sim_rate=179828 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 16:11:42 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(6,3,0) tid=(5,12,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(2,2,0) tid=(6,13,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(2,2,0) tid=(14,15,0)
GPGPU-Sim uArch: cycles simulated: 81280  inst.: 34101005 (ipc=600.8) sim_rate=180428 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 16:11:43 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(5,1,0) tid=(4,8,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(4,1,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 81780  inst.: 34333504 (ipc=589.5) sim_rate=179756 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 16:11:45 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(5,1,0) tid=(8,7,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(0,6,0) tid=(14,11,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(4,2,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 82280  inst.: 34567333 (ipc=580.1) sim_rate=180038 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 16:11:46 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(3,1,0) tid=(10,12,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(1,6,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 82780  inst.: 34790168 (ipc=570.5) sim_rate=180259 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 16:11:47 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(4,6,0) tid=(3,9,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,0,0) tid=(7,11,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(1,4,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 83280  inst.: 35022712 (ipc=563.5) sim_rate=180529 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 16:11:48 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(7,1,0) tid=(8,7,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(2,2,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 83780  inst.: 35290032 (ipc=561.7) sim_rate=180051 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 16:11:50 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(7,0,0) tid=(0,15,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(5,5,0) tid=(2,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8241,75780), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8242,75780)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8272,75780), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8273,75780)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8299,75780), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8300,75780)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(3,4,0) tid=(10,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8449,75780), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8450,75780)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8464,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8479,75780), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84280  inst.: 35562268 (ipc=560.7) sim_rate=179607 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 16:11:52 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8517,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8534,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8534,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8563,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8563,75780), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(4,5,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8610,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8612,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8620,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8748,75780), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(0,7,0) tid=(12,1,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(4,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 84780  inst.: 35817219 (ipc=557.9) sim_rate=179986 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 16:11:53 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(2,3,0) tid=(4,6,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(5,4,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 85280  inst.: 36068959 (ipc=555.0) sim_rate=179447 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 16:11:55 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(4,3,0) tid=(9,8,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(5,3,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 85780  inst.: 36308479 (ipc=551.2) sim_rate=178859 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 16:11:57 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10015,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10034,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10049,75780), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10074,75780), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10090,75780), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(3,3,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10175,75780), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10196,75780), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10214,75780), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10288,75780), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10305,75780), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10312,75780), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10356,75780), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(3,5,0) tid=(4,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10418,75780), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 86280  inst.: 36527922 (ipc=545.9) sim_rate=179058 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 16:11:58 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10506,75780), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10528,75780), 3 CTAs running
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,4,0) tid=(5,1,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(3,7,0) tid=(8,1,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(2,7,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 86780  inst.: 36782446 (ipc=544.2) sim_rate=179426 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 16:11:59 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(7,7,0) tid=(4,8,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(1,7,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 87280  inst.: 37048335 (ipc=543.6) sim_rate=178977 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 16:12:01 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(3,6,0) tid=(6,4,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 87780  inst.: 37267730 (ipc=539.3) sim_rate=179171 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 16:12:02 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,7,0) tid=(4,11,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(3,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 88280  inst.: 37483609 (ipc=535.0) sim_rate=179347 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 16:12:03 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(5,4,0) tid=(6,9,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(3,7,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 88780  inst.: 37678385 (ipc=529.4) sim_rate=178570 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 16:12:05 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13022,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13026,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13057,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13065,75780), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(4,6,0) tid=(5,14,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13294,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13300,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13306,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13313,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13335,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13360,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13385,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13427,75780), 2 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(1,7,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13469,75780), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13484,75780), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 89280  inst.: 37848091 (ipc=522.3) sim_rate=178528 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 16:12:06 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13676,75780), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 89780  inst.: 38001381 (ipc=514.6) sim_rate=178410 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 16:12:07 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(7,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(6,5,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 90280  inst.: 38147626 (ipc=507.0) sim_rate=178259 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 16:12:08 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(6,7,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14948,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14999,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 90780  inst.: 38262396 (ipc=497.7) sim_rate=177964 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 16:12:09 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15015,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15029,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15034,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15090,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15157,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15172,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15426,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(1,6,0) tid=(9,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15432,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15451,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91280  inst.: 38323919 (ipc=485.6) sim_rate=177425 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 16:12:10 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16138,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16421,75780), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16486,75780), 1 CTAs running
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(7,7,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16503,75780), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 92780  inst.: 38446460 (ipc=450.0) sim_rate=177172 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 16:12:11 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18064,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18070,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18103,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18192,75780), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 4.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18193
gpu_sim_insn = 7699119
gpu_ipc =     423.1913
gpu_tot_sim_cycle = 93973
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     409.6453
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 6224
gpu_stall_icnt2sh    = 7393
gpu_total_sim_rate=177399

========= Core RFC stats =========
	Total RFC Accesses     = 3572560
	Total RFC Misses       = 2186462
	Total RFC Read Misses  = 812645
	Total RFC Write Misses = 1373817
	Total RFC Evictions    = 1404000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9669
	L1I_total_cache_miss_rate = 0.0104
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 730, Miss = 120, Miss_rate = 0.164, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[1]: Access = 730, Miss = 123, Miss_rate = 0.168, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[2]: Access = 758, Miss = 123, Miss_rate = 0.162, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[3]: Access = 770, Miss = 126, Miss_rate = 0.164, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[4]: Access = 765, Miss = 124, Miss_rate = 0.162, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[5]: Access = 762, Miss = 123, Miss_rate = 0.161, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[6]: Access = 730, Miss = 119, Miss_rate = 0.163, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[7]: Access = 756, Miss = 120, Miss_rate = 0.159, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[8]: Access = 728, Miss = 120, Miss_rate = 0.165, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[9]: Access = 738, Miss = 121, Miss_rate = 0.164, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[10]: Access = 737, Miss = 124, Miss_rate = 0.168, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[11]: Access = 773, Miss = 125, Miss_rate = 0.162, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[12]: Access = 756, Miss = 122, Miss_rate = 0.161, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[13]: Access = 712, Miss = 119, Miss_rate = 0.167, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[14]: Access = 710, Miss = 116, Miss_rate = 0.163, Pending_hits = 90, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1825
	L1D_total_cache_miss_rate = 0.1636
	L1D_total_cache_pending_hits = 1371
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924511
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3079, 3682, 4046, 4947, 4619, 4304, 3851, 3395, 2895, 3345, 3795, 4110, 4110, 3795, 3345, 2895, 2895, 3345, 3795, 4110, 4110, 3795, 3345, 2895, 2895, 3346, 3796, 4111, 3144, 3018, 2500, 2500, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1784
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:231671	W0_Idle:122523	W0_Scoreboard:368478	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14272 {8:1784,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 4920 {8:615,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 242624 {136:1784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 83640 {136:615,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 209 
max_icnt2mem_latency = 434 
max_icnt2sh_latency = 93972 
mrq_lat_table:65 	5 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2208 	740 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2813 	512 	159 	45 	68 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	545 	1005 	233 	16 	0 	0 	0 	0 	0 	0 	167 	192 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1632     12994         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10167      7703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10177      6168    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7003      8226    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5990     10266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6651     11425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6980     10730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        624       531         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        460       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        427       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        511       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        554       412         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124041 n_nop=124001 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004837
n_activity=354 dram_eff=0.1695
bk0: 18a 123920i bk1: 12a 123976i bk2: 0a 124039i bk3: 0a 124040i bk4: 0a 124040i bk5: 0a 124040i bk6: 0a 124040i bk7: 0a 124040i bk8: 0a 124040i bk9: 0a 124040i bk10: 0a 124042i bk11: 0a 124042i bk12: 0a 124042i bk13: 0a 124042i bk14: 0a 124042i bk15: 0a 124042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00021767
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124041 n_nop=124007 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004515
n_activity=270 dram_eff=0.2074
bk0: 16a 123971i bk1: 12a 123973i bk2: 0a 124039i bk3: 0a 124040i bk4: 0a 124040i bk5: 0a 124040i bk6: 0a 124040i bk7: 0a 124040i bk8: 0a 124040i bk9: 0a 124041i bk10: 0a 124041i bk11: 0a 124042i bk12: 0a 124042i bk13: 0a 124042i bk14: 0a 124042i bk15: 0a 124043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000209608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124041 n_nop=124009 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.000387
n_activity=277 dram_eff=0.1733
bk0: 14a 123951i bk1: 10a 123980i bk2: 0a 124040i bk3: 0a 124040i bk4: 0a 124040i bk5: 0a 124040i bk6: 0a 124040i bk7: 0a 124040i bk8: 0a 124041i bk9: 0a 124041i bk10: 0a 124042i bk11: 0a 124042i bk12: 0a 124042i bk13: 0a 124042i bk14: 0a 124042i bk15: 0a 124042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000225732
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124041 n_nop=124013 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.000387
n_activity=223 dram_eff=0.2152
bk0: 16a 123969i bk1: 8a 124012i bk2: 0a 124039i bk3: 0a 124040i bk4: 0a 124040i bk5: 0a 124040i bk6: 0a 124040i bk7: 0a 124040i bk8: 0a 124041i bk9: 0a 124041i bk10: 0a 124042i bk11: 0a 124042i bk12: 0a 124042i bk13: 0a 124042i bk14: 0a 124042i bk15: 0a 124042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.44948e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124041 n_nop=124013 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.000387
n_activity=228 dram_eff=0.2105
bk0: 16a 123969i bk1: 8a 124010i bk2: 0a 124039i bk3: 0a 124040i bk4: 0a 124040i bk5: 0a 124040i bk6: 0a 124040i bk7: 0a 124040i bk8: 0a 124041i bk9: 0a 124041i bk10: 0a 124042i bk11: 0a 124042i bk12: 0a 124042i bk13: 0a 124042i bk14: 0a 124042i bk15: 0a 124042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124041 n_nop=124015 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0003547
n_activity=213 dram_eff=0.2066
bk0: 14a 123973i bk1: 8a 124012i bk2: 0a 124039i bk3: 0a 124040i bk4: 0a 124040i bk5: 0a 124040i bk6: 0a 124040i bk7: 0a 124040i bk8: 0a 124040i bk9: 0a 124042i bk10: 0a 124042i bk11: 0a 124042i bk12: 0a 124042i bk13: 0a 124042i bk14: 0a 124042i bk15: 0a 124042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000112866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 9, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 729
L2_cache_bank[1]: Access = 300, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 404
L2_cache_bank[2]: Access = 420, Miss = 8, Miss_rate = 0.019, Pending_hits = 21, Reservation_fails = 470
L2_cache_bank[3]: Access = 234, Miss = 6, Miss_rate = 0.026, Pending_hits = 18, Reservation_fails = 315
L2_cache_bank[4]: Access = 340, Miss = 7, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 643
L2_cache_bank[5]: Access = 303, Miss = 5, Miss_rate = 0.017, Pending_hits = 14, Reservation_fails = 293
L2_cache_bank[6]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 23, Reservation_fails = 401
L2_cache_bank[7]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 397
L2_cache_bank[8]: Access = 331, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 326
L2_cache_bank[10]: Access = 257, Miss = 7, Miss_rate = 0.027, Pending_hits = 19, Reservation_fails = 478
L2_cache_bank[11]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 402
L2_total_cache_accesses = 3609
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0211
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 547
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1706
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13235
icnt_total_pkts_simt_to_mem=5354
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.61607
	minimum = 6
	maximum = 34
Network latency average = 8.84286
	minimum = 6
	maximum = 34
Slowest packet = 6100
Flit latency average = 7.85579
	minimum = 6
	maximum = 34
Slowest flit = 15838
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00228008
	minimum = 0.00175892 (at node 18)
	maximum = 0.00467213 (at node 15)
Accepted packet rate average = 0.00228008
	minimum = 0.00175892 (at node 18)
	maximum = 0.00467213 (at node 15)
Injected flit rate average = 0.00560452
	minimum = 0.00296817 (at node 2)
	maximum = 0.0158852 (at node 15)
Accepted flit rate average= 0.00560452
	minimum = 0.00307811 (at node 21)
	maximum = 0.00758534 (at node 3)
Injected packet length average = 2.45804
Accepted packet length average = 2.45804
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 37 sec (217 sec)
gpgpu_simulation_rate = 177399 (inst/sec)
gpgpu_simulation_rate = 433 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93973)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93973)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93973)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93973)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,1,0) tid=(10,8,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(4,1,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 94473  inst.: 38698923 (ipc=406.7) sim_rate=177517 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 16:12:12 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(3,6,0) tid=(10,14,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(7,2,0) tid=(10,12,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(4,2,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 94973  inst.: 38952755 (ipc=457.2) sim_rate=177057 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 16:12:14 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(5,2,0) tid=(14,0,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(6,3,0) tid=(10,13,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(4,3,0) tid=(10,7,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(3,0,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 95473  inst.: 39307115 (ipc=541.0) sim_rate=177860 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 16:12:15 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(3,0,0) tid=(14,5,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(3,0,0) tid=(6,3,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(7,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(7,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 95973  inst.: 39694139 (ipc=599.3) sim_rate=178000 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 16:12:17 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(1,0,0) tid=(11,12,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(2,1,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 96473  inst.: 40054249 (ipc=623.5) sim_rate=178018 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 16:12:19 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(5,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(1,2,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 96973  inst.: 40330937 (ipc=611.8) sim_rate=178455 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 16:12:20 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(6,1,0) tid=(2,11,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(3,1,0) tid=(9,9,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(5,1,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 97473  inst.: 40652293 (ipc=616.2) sim_rate=178299 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 16:12:22 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(2,0,0) tid=(8,8,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(7,4,0) tid=(4,13,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,3,0) tid=(8,5,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(2,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 97973  inst.: 40964329 (ipc=617.2) sim_rate=178883 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 16:12:23 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(3,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(3,5,0) tid=(11,6,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(1,4,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 98473  inst.: 41286908 (ipc=620.3) sim_rate=178731 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 16:12:25 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(3,4,0) tid=(1,11,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,0,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 98973  inst.: 41508199 (ipc=602.5) sim_rate=178914 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 16:12:26 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(1,2,0) tid=(11,10,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(6,2,0) tid=(6,2,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(0,0,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 99473  inst.: 41794460 (ipc=599.8) sim_rate=178608 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 16:12:28 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(1,1,0) tid=(9,1,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(5,4,0) tid=(9,11,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(7,3,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 99973  inst.: 42021381 (ipc=587.6) sim_rate=178814 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 16:12:29 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(7,1,0) tid=(7,11,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(5,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 100473  inst.: 42267446 (ipc=580.3) sim_rate=179099 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 16:12:30 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(4,6,0) tid=(8,4,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(4,6,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 100973  inst.: 42489676 (ipc=570.6) sim_rate=179281 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 16:12:31 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(3,3,0) tid=(5,0,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(5,0,0) tid=(6,2,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(3,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 101473  inst.: 42721570 (ipc=563.5) sim_rate=179502 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 16:12:32 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(3,7,0) tid=(3,8,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(6,6,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 101973  inst.: 42978634 (ipc=560.4) sim_rate=179077 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 16:12:34 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(2,5,0) tid=(15,8,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,0,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8275,93973), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8276,93973)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8290,93973), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8291,93973)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8323,93973), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8324,93973)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8324,93973), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8325,93973)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(2,7,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8389,93973), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8400,93973), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8403,93973), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8498,93973), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 102473  inst.: 43259339 (ipc=560.4) sim_rate=179499 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 16:12:35 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8522,93973), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8550,93973), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8562,93973), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8638,93973), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8657,93973), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8717,93973), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8784,93973), 3 CTAs running
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,3,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 102973  inst.: 43506085 (ipc=556.7) sim_rate=179037 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 16:12:37 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(0,7,0) tid=(13,6,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(0,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 103473  inst.: 43759368 (ipc=554.1) sim_rate=179341 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 16:12:38 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,4,0) tid=(8,4,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(2,5,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9866,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9868,93973), 3 CTAs running
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(7,3,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9951,93973), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 103973  inst.: 43998782 (ipc=550.3) sim_rate=178856 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 16:12:40 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10036,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10056,93973), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10085,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10110,93973), 3 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(3,4,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10194,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10292,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10327,93973), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(2,7,0) tid=(4,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10362,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10383,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10441,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10462,93973), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104473  inst.: 44222713 (ipc=545.4) sim_rate=179039 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 16:12:41 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10526,93973), 2 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(2,4,0) tid=(4,3,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(2,6,0) tid=(2,7,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(4,7,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 104973  inst.: 44480440 (ipc=544.1) sim_rate=179356 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 16:12:42 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(5,7,0) tid=(5,14,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(2,6,0) tid=(13,8,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,6,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 105473  inst.: 44740320 (ipc=543.0) sim_rate=178961 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 16:12:44 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(1,7,0) tid=(1,0,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(5,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 105973  inst.: 44961740 (ipc=538.8) sim_rate=179130 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 16:12:45 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,6,0) tid=(10,0,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(6,4,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 106473  inst.: 45177594 (ipc=534.6) sim_rate=179276 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 16:12:46 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(0,5,0) tid=(6,14,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12990,93973), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 106973  inst.: 45376344 (ipc=529.3) sim_rate=179353 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 16:12:47 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13009,93973), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13057,93973), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(6,5,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13103,93973), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13239,93973), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13295,93973), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13328,93973), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13364,93973), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13371,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13372,93973), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(7,3,0) tid=(0,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13411,93973), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13411,93973), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 107473  inst.: 45550585 (ipc=522.6) sim_rate=179333 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 16:12:48 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13544,93973), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13617,93973), 2 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(6,6,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13829,93973), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 107973  inst.: 45689953 (ipc=513.9) sim_rate=179176 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 16:12:49 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(4,6,0) tid=(2,13,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(3,6,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 108473  inst.: 45845520 (ipc=506.9) sim_rate=179084 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 16:12:50 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(3,6,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14975,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14999,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 108973  inst.: 45951847 (ipc=497.1) sim_rate=178800 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 16:12:51 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15005,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15025,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15030,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15038,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15076,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15128,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15431,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15484,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15499,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109473  inst.: 46019482 (ipc=485.4) sim_rate=178370 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 16:12:52 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16088,93973), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(6,7,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16303,93973), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16470,93973), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16539,93973), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 111473  inst.: 46176658 (ipc=438.9) sim_rate=178288 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 16:12:53 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,7,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18106,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18123,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18190,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18307,93973), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 7.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18308
gpu_sim_insn = 7699119
gpu_ipc =     420.5331
gpu_tot_sim_cycle = 112281
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     411.4206
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 6225
gpu_stall_icnt2sh    = 7526
gpu_total_sim_rate=178357

========= Core RFC stats =========
	Total RFC Accesses     = 4286605
	Total RFC Misses       = 2623476
	Total RFC Read Misses  = 975122
	Total RFC Write Misses = 1648354
	Total RFC Evictions    = 1684717

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10607
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 874, Miss = 134, Miss_rate = 0.153, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 876, Miss = 139, Miss_rate = 0.159, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 896, Miss = 137, Miss_rate = 0.153, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[3]: Access = 910, Miss = 143, Miss_rate = 0.157, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[4]: Access = 907, Miss = 141, Miss_rate = 0.155, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 904, Miss = 139, Miss_rate = 0.154, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[6]: Access = 896, Miss = 138, Miss_rate = 0.154, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[7]: Access = 919, Miss = 138, Miss_rate = 0.150, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[8]: Access = 898, Miss = 137, Miss_rate = 0.153, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[9]: Access = 880, Miss = 137, Miss_rate = 0.156, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[10]: Access = 903, Miss = 139, Miss_rate = 0.154, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[11]: Access = 917, Miss = 142, Miss_rate = 0.155, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[12]: Access = 898, Miss = 138, Miss_rate = 0.154, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[13]: Access = 852, Miss = 135, Miss_rate = 0.158, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[14]: Access = 856, Miss = 132, Miss_rate = 0.154, Pending_hits = 95, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2069
	L1D_total_cache_miss_rate = 0.1546
	L1D_total_cache_pending_hits = 1463
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2021
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110409
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3579, 4352, 4806, 5770, 5442, 5064, 4521, 3974, 3474, 4016, 4558, 4937, 4937, 4558, 4016, 3474, 3474, 4016, 4558, 4938, 4938, 4558, 4016, 3474, 3474, 4017, 4558, 4936, 3969, 3780, 3000, 3000, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2021
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:275519	W0_Idle:139339	W0_Scoreboard:437384	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16168 {8:2021,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5680 {8:710,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 274856 {136:2021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 96560 {136:710,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 200 
max_icnt2mem_latency = 434 
max_icnt2sh_latency = 112280 
mrq_lat_table:65 	5 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2684 	740 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3332 	561 	162 	45 	68 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	696 	1091 	233 	16 	0 	0 	0 	0 	0 	0 	167 	192 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	123 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1632     12994         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11234      8500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11448      6937    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7845      9190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6630     11479    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7247     12618    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7703     11943    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        624       531         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        460       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        427       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        511       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        554       412         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148207 n_nop=148167 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004048
n_activity=354 dram_eff=0.1695
bk0: 18a 148086i bk1: 12a 148142i bk2: 0a 148205i bk3: 0a 148206i bk4: 0a 148206i bk5: 0a 148206i bk6: 0a 148206i bk7: 0a 148206i bk8: 0a 148206i bk9: 0a 148206i bk10: 0a 148208i bk11: 0a 148208i bk12: 0a 148208i bk13: 0a 148208i bk14: 0a 148208i bk15: 0a 148208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000182178
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148207 n_nop=148173 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003778
n_activity=270 dram_eff=0.2074
bk0: 16a 148137i bk1: 12a 148139i bk2: 0a 148205i bk3: 0a 148206i bk4: 0a 148206i bk5: 0a 148206i bk6: 0a 148206i bk7: 0a 148206i bk8: 0a 148206i bk9: 0a 148207i bk10: 0a 148207i bk11: 0a 148208i bk12: 0a 148208i bk13: 0a 148208i bk14: 0a 148208i bk15: 0a 148209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00017543
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148207 n_nop=148175 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003239
n_activity=277 dram_eff=0.1733
bk0: 14a 148117i bk1: 10a 148146i bk2: 0a 148206i bk3: 0a 148206i bk4: 0a 148206i bk5: 0a 148206i bk6: 0a 148206i bk7: 0a 148206i bk8: 0a 148207i bk9: 0a 148207i bk10: 0a 148208i bk11: 0a 148208i bk12: 0a 148208i bk13: 0a 148208i bk14: 0a 148208i bk15: 0a 148208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000188925
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148207 n_nop=148179 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003239
n_activity=223 dram_eff=0.2152
bk0: 16a 148135i bk1: 8a 148178i bk2: 0a 148205i bk3: 0a 148206i bk4: 0a 148206i bk5: 0a 148206i bk6: 0a 148206i bk7: 0a 148206i bk8: 0a 148207i bk9: 0a 148207i bk10: 0a 148208i bk11: 0a 148208i bk12: 0a 148208i bk13: 0a 148208i bk14: 0a 148208i bk15: 0a 148208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.39786e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148207 n_nop=148179 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003239
n_activity=228 dram_eff=0.2105
bk0: 16a 148135i bk1: 8a 148176i bk2: 0a 148205i bk3: 0a 148206i bk4: 0a 148206i bk5: 0a 148206i bk6: 0a 148206i bk7: 0a 148206i bk8: 0a 148207i bk9: 0a 148207i bk10: 0a 148208i bk11: 0a 148208i bk12: 0a 148208i bk13: 0a 148208i bk14: 0a 148208i bk15: 0a 148208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.77152e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148207 n_nop=148181 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002969
n_activity=213 dram_eff=0.2066
bk0: 14a 148139i bk1: 8a 148178i bk2: 0a 148205i bk3: 0a 148206i bk4: 0a 148206i bk5: 0a 148206i bk6: 0a 148206i bk7: 0a 148206i bk8: 0a 148206i bk9: 0a 148208i bk10: 0a 148208i bk11: 0a 148208i bk12: 0a 148208i bk13: 0a 148208i bk14: 0a 148208i bk15: 0a 148208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.44625e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 604, Miss = 9, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 729
L2_cache_bank[1]: Access = 348, Miss = 6, Miss_rate = 0.017, Pending_hits = 18, Reservation_fails = 404
L2_cache_bank[2]: Access = 488, Miss = 8, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 470
L2_cache_bank[3]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 18, Reservation_fails = 315
L2_cache_bank[4]: Access = 401, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 643
L2_cache_bank[5]: Access = 359, Miss = 5, Miss_rate = 0.014, Pending_hits = 14, Reservation_fails = 293
L2_cache_bank[6]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 401
L2_cache_bank[7]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 397
L2_cache_bank[8]: Access = 379, Miss = 8, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 10, Reservation_fails = 326
L2_cache_bank[10]: Access = 292, Miss = 7, Miss_rate = 0.024, Pending_hits = 19, Reservation_fails = 478
L2_cache_bank[11]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 402
L2_total_cache_accesses = 4180
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0182
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 642
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1706
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15134
icnt_total_pkts_simt_to_mem=6274
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.10158
	minimum = 6
	maximum = 34
Network latency average = 8.52014
	minimum = 6
	maximum = 34
Slowest packet = 7225
Flit latency average = 7.2962
	minimum = 6
	maximum = 34
Slowest flit = 18596
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00231026
	minimum = 0.00174787 (at node 18)
	maximum = 0.00480664 (at node 15)
Accepted packet rate average = 0.00231026
	minimum = 0.00174787 (at node 18)
	maximum = 0.00480664 (at node 15)
Injected flit rate average = 0.00570283
	minimum = 0.00294953 (at node 0)
	maximum = 0.0166048 (at node 15)
Accepted flit rate average= 0.00570283
	minimum = 0.00305877 (at node 21)
	maximum = 0.00857549 (at node 7)
Injected packet length average = 2.46848
Accepted packet length average = 2.46848
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 19 sec (259 sec)
gpgpu_simulation_rate = 178357 (inst/sec)
gpgpu_simulation_rate = 433 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112281)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112281)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112281)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112281)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,5,0) tid=(9,5,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(4,0,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 112781  inst.: 46398042 (ipc=406.7) sim_rate=178454 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 16:12:54 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(4,1,0) tid=(9,7,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(3,1,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 113281  inst.: 46643042 (ipc=448.3) sim_rate=178708 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 16:12:55 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(4,1,0) tid=(13,11,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(5,5,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 113781  inst.: 46963942 (ipc=512.8) sim_rate=178570 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 16:12:57 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(2,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(3,1,0) tid=(1,14,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(3,1,0) tid=(13,10,0)
GPGPU-Sim uArch: cycles simulated: 114281  inst.: 47337518 (ipc=571.4) sim_rate=178632 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 16:12:59 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(6,2,0) tid=(9,7,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(0,3,0) tid=(13,10,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(0,1,0) tid=(14,6,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(2,0,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 114781  inst.: 47699503 (ipc=601.9) sim_rate=179321 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 16:13:00 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(6,0,0) tid=(12,12,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(5,1,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 115281  inst.: 48002667 (ipc=602.7) sim_rate=179114 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 16:13:02 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,4,0) tid=(3,1,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(6,4,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 115781  inst.: 48324451 (ipc=608.5) sim_rate=179644 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 16:13:03 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,7,0) tid=(5,2,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,3,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 116281  inst.: 48612003 (ipc=604.3) sim_rate=179380 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 16:13:05 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(4,5,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4114,112281), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(4115,112281)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4145,112281), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(4146,112281)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(3,4,0) tid=(13,14,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4192,112281), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(4193,112281)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4326,112281), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(4327,112281)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(5,4,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4369,112281), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 116781  inst.: 48927914 (ipc=607.4) sim_rate=179882 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 16:13:06 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(0,0,0) tid=(10,2,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(2,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(5,2,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 117281  inst.: 49184335 (ipc=597.9) sim_rate=179504 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 16:13:08 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5189,112281), 2 CTAs running
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(1,1,0) tid=(2,12,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(4,3,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5451,112281), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5464,112281), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117781  inst.: 49502968 (ipc=601.5) sim_rate=180010 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 16:13:09 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(3,4,0) tid=(8,2,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(3,6,0) tid=(13,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5826,112281), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(2,5,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5891,112281), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5914,112281), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5917,112281), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118281  inst.: 49776026 (ipc=596.9) sim_rate=179696 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 16:13:11 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6282,112281), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(3,6,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6381,112281), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6432,112281), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6452,112281), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6475,112281), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 118781  inst.: 50091172 (ipc=599.5) sim_rate=180184 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 16:13:12 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6503,112281), 3 CTAs running
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(3,2,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6522,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6524,112281), 3 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(6,5,0) tid=(4,8,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(6,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 119281  inst.: 50381176 (ipc=598.1) sim_rate=179932 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 16:13:14 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7021,112281), 2 CTAs running
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7047,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7108,112281), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7182,112281), 3 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,4,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7247,112281), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7345,112281), 1 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 119781  inst.: 50667881 (ipc=596.4) sim_rate=180312 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 16:13:15 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7507,112281), 1 CTAs running
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(4,7,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7619,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7657,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7685,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7743,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7747,112281), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,5,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7766,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7774,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7797,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7835,112281), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7877,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7895,112281), 2 CTAs running
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(4,7,0) tid=(8,13,0)
GPGPU-Sim uArch: cycles simulated: 120281  inst.: 50909232 (ipc=589.3) sim_rate=179891 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 16:13:17 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8049,112281), 1 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(0,5,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8165,112281), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8184,112281), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8201,112281), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8224,112281), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8228,112281), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8288,112281), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(7,6,0) tid=(9,14,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8397,112281), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8452,112281), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 120781  inst.: 51150668 (ipc=583.1) sim_rate=180107 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 16:13:18 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8516,112281), 1 CTAs running
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(6,5,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8597,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8753,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(7,7,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8953,112281), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121281  inst.: 51345016 (ipc=572.3) sim_rate=180157 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 16:13:19 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,7,0) tid=(6,14,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9306,112281), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9363,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(0,6,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9404,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9452,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9477,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9482,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 121781  inst.: 51500364 (ipc=558.5) sim_rate=180071 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 16:13:20 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9520,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9599,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9602,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9652,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9725,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10045,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10381,112281), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 13.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10382
gpu_sim_insn = 5361506
gpu_ipc =     516.4232
gpu_tot_sim_cycle = 122663
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     420.3078
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 6226
gpu_stall_icnt2sh    = 7650
gpu_total_sim_rate=180266

========= Core RFC stats =========
	Total RFC Accesses     = 4709259
	Total RFC Misses       = 2885387
	Total RFC Read Misses  = 1073833
	Total RFC Write Misses = 1811554
	Total RFC Evictions    = 1852213

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11481
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 874, Miss = 134, Miss_rate = 0.153, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 918, Miss = 146, Miss_rate = 0.159, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 976, Miss = 151, Miss_rate = 0.155, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 995, Miss = 158, Miss_rate = 0.159, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[4]: Access = 991, Miss = 158, Miss_rate = 0.159, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 973, Miss = 155, Miss_rate = 0.159, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[6]: Access = 920, Miss = 144, Miss_rate = 0.157, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[7]: Access = 919, Miss = 138, Miss_rate = 0.150, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[8]: Access = 926, Miss = 144, Miss_rate = 0.156, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[9]: Access = 955, Miss = 153, Miss_rate = 0.160, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[10]: Access = 988, Miss = 157, Miss_rate = 0.159, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[11]: Access = 997, Miss = 157, Miss_rate = 0.157, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[12]: Access = 972, Miss = 154, Miss_rate = 0.158, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[13]: Access = 896, Miss = 144, Miss_rate = 0.161, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[14]: Access = 864, Miss = 134, Miss_rate = 0.155, Pending_hits = 95, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2227
	L1D_total_cache_miss_rate = 0.1572
	L1D_total_cache_pending_hits = 1466
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223700
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11481
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4303, 5076, 5530, 6509, 6181, 5803, 5260, 4713, 3851, 4393, 4935, 5314, 5314, 4935, 4393, 3851, 3851, 4393, 4920, 5300, 5300, 4920, 4378, 3836, 3836, 4379, 4920, 5298, 4331, 4142, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2169
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304261	W0_Idle:150019	W0_Scoreboard:467889	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17352 {8:2169,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6288 {8:786,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294984 {136:2169,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 106896 {136:786,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 196 
max_icnt2mem_latency = 434 
max_icnt2sh_latency = 120116 
mrq_lat_table:65 	5 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2958 	740 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3586 	648 	171 	45 	68 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	782 	1150 	236 	16 	0 	0 	0 	0 	0 	0 	167 	192 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	130 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1632     12994         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11838      8969    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12192      7380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8303      9759    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7047     12225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7584     13340    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8152     12704    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        624       531         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        460       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        427       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        511       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        554       412         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161870 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003706
n_activity=354 dram_eff=0.1695
bk0: 18a 161789i bk1: 12a 161845i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161909i bk9: 0a 161909i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000166759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161876 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003459
n_activity=270 dram_eff=0.2074
bk0: 16a 161840i bk1: 12a 161842i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161909i bk9: 0a 161910i bk10: 0a 161910i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161878 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=277 dram_eff=0.1733
bk0: 14a 161820i bk1: 10a 161849i bk2: 0a 161909i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161910i bk9: 0a 161910i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172936
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161882 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=223 dram_eff=0.2152
bk0: 16a 161838i bk1: 8a 161881i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161910i bk9: 0a 161910i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.94102e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161882 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=228 dram_eff=0.2105
bk0: 16a 161838i bk1: 8a 161879i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161910i bk9: 0a 161910i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.02915e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161884 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002718
n_activity=213 dram_eff=0.2066
bk0: 14a 161842i bk1: 8a 161881i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161909i bk9: 0a 161911i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.64678e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 658, Miss = 9, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 729
L2_cache_bank[1]: Access = 381, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 404
L2_cache_bank[2]: Access = 528, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 470
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 18, Reservation_fails = 315
L2_cache_bank[4]: Access = 437, Miss = 7, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 643
L2_cache_bank[5]: Access = 393, Miss = 5, Miss_rate = 0.013, Pending_hits = 14, Reservation_fails = 293
L2_cache_bank[6]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 401
L2_cache_bank[7]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 397
L2_cache_bank[8]: Access = 412, Miss = 8, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 326
L2_cache_bank[10]: Access = 313, Miss = 7, Miss_rate = 0.022, Pending_hits = 19, Reservation_fails = 478
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 402
L2_total_cache_accesses = 4530
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 718
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1706
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16380
icnt_total_pkts_simt_to_mem=6900
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5971
	minimum = 6
	maximum = 41
Network latency average = 9.55143
	minimum = 6
	maximum = 37
Slowest packet = 8370
Flit latency average = 8.27511
	minimum = 6
	maximum = 34
Slowest flit = 21418
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0024972
	minimum = 0.000288962 (at node 0)
	maximum = 0.00520131 (at node 15)
Accepted packet rate average = 0.0024972
	minimum = 0.000288962 (at node 0)
	maximum = 0.00520131 (at node 15)
Injected flit rate average = 0.00667823
	minimum = 0.000288962 (at node 0)
	maximum = 0.0190715 (at node 15)
Accepted flit rate average= 0.00667823
	minimum = 0.00144481 (at node 0)
	maximum = 0.0120401 (at node 10)
Injected packet length average = 2.67429
Accepted packet length average = 2.67429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 46 sec (286 sec)
gpgpu_simulation_rate = 180266 (inst/sec)
gpgpu_simulation_rate = 428 (cycle/sec)
timer: 741334818596
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 122663
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     420.3078
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 6226
gpu_stall_icnt2sh    = 7650
gpu_total_sim_rate=180266

========= Core RFC stats =========
	Total RFC Accesses     = 4709259
	Total RFC Misses       = 2885387
	Total RFC Read Misses  = 1073833
	Total RFC Write Misses = 1811554
	Total RFC Evictions    = 1852213

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11481
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 874, Miss = 134, Miss_rate = 0.153, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 918, Miss = 146, Miss_rate = 0.159, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 976, Miss = 151, Miss_rate = 0.155, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 995, Miss = 158, Miss_rate = 0.159, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[4]: Access = 991, Miss = 158, Miss_rate = 0.159, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 973, Miss = 155, Miss_rate = 0.159, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[6]: Access = 920, Miss = 144, Miss_rate = 0.157, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[7]: Access = 919, Miss = 138, Miss_rate = 0.150, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[8]: Access = 926, Miss = 144, Miss_rate = 0.156, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[9]: Access = 955, Miss = 153, Miss_rate = 0.160, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[10]: Access = 988, Miss = 157, Miss_rate = 0.159, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[11]: Access = 997, Miss = 157, Miss_rate = 0.157, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[12]: Access = 972, Miss = 154, Miss_rate = 0.158, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[13]: Access = 896, Miss = 144, Miss_rate = 0.161, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[14]: Access = 864, Miss = 134, Miss_rate = 0.155, Pending_hits = 95, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2227
	L1D_total_cache_miss_rate = 0.1572
	L1D_total_cache_pending_hits = 1466
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223700
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11481
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4303, 5076, 5530, 6509, 6181, 5803, 5260, 4713, 3851, 4393, 4935, 5314, 5314, 4935, 4393, 3851, 3851, 4393, 4920, 5300, 5300, 4920, 4378, 3836, 3836, 4379, 4920, 5298, 4331, 4142, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2169
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304261	W0_Idle:150019	W0_Scoreboard:467889	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17352 {8:2169,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6288 {8:786,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294984 {136:2169,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 106896 {136:786,}
total_error=0.000000667
avg_error=0.000000001

PASSED
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 196 
max_icnt2mem_latency = 434 
max_icnt2sh_latency = 120116 
mrq_lat_table:65 	5 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2958 	740 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3586 	648 	171 	45 	68 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	782 	1150 	236 	16 	0 	0 	0 	0 	0 	0 	167 	192 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	130 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1632     12994         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11838      8969    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12192      7380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8303      9759    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7047     12225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7584     13340    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8152     12704    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        624       531         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        460       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        427       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        511       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        554       412         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161870 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003706
n_activity=354 dram_eff=0.1695
bk0: 18a 161789i bk1: 12a 161845i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161909i bk9: 0a 161909i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000166759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161876 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003459
n_activity=270 dram_eff=0.2074
bk0: 16a 161840i bk1: 12a 161842i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161909i bk9: 0a 161910i bk10: 0a 161910i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161878 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=277 dram_eff=0.1733
bk0: 14a 161820i bk1: 10a 161849i bk2: 0a 161909i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161910i bk9: 0a 161910i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172936
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161882 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=223 dram_eff=0.2152
bk0: 16a 161838i bk1: 8a 161881i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161910i bk9: 0a 161910i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.94102e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161882 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=228 dram_eff=0.2105
bk0: 16a 161838i bk1: 8a 161879i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161910i bk9: 0a 161910i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.02915e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161910 n_nop=161884 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002718
n_activity=213 dram_eff=0.2066
bk0: 14a 161842i bk1: 8a 161881i bk2: 0a 161908i bk3: 0a 161909i bk4: 0a 161909i bk5: 0a 161909i bk6: 0a 161909i bk7: 0a 161909i bk8: 0a 161909i bk9: 0a 161911i bk10: 0a 161911i bk11: 0a 161911i bk12: 0a 161911i bk13: 0a 161911i bk14: 0a 161911i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.64678e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 658, Miss = 9, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 729
L2_cache_bank[1]: Access = 381, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 404
L2_cache_bank[2]: Access = 528, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 470
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 18, Reservation_fails = 315
L2_cache_bank[4]: Access = 437, Miss = 7, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 643
L2_cache_bank[5]: Access = 393, Miss = 5, Miss_rate = 0.013, Pending_hits = 14, Reservation_fails = 293
L2_cache_bank[6]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 401
L2_cache_bank[7]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 397
L2_cache_bank[8]: Access = 412, Miss = 8, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 493
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 326
L2_cache_bank[10]: Access = 313, Miss = 7, Miss_rate = 0.022, Pending_hits = 19, Reservation_fails = 478
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 402
L2_total_cache_accesses = 4530
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 718
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1706
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16380
icnt_total_pkts_simt_to_mem=6900
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
