// Seed: 2925108791
`define pp_8 0
`default_nettype `pp_8 `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  inout id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  timeunit 1ps;
  assign id_7 = 1'd0;
  type_12(
      1, id_7
  );
  assign id_5 = id_3;
  assign id_5 = id_3;
  logic id_8;
  logic id_9;
  always @(negedge id_9) begin
    id_5 = 1;
  end
  logic id_10;
  logic id_11;
  assign id_11 = 1;
  always @(posedge 1);
endmodule
