--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Mustang_FSM.twx Mustang_FSM.ncd -o Mustang_FSM.twr
Mustang_FSM.pcf -ucf Mustang.ucf

Design file:              Mustang_FSM.ncd
Physical constraint file: Mustang_FSM.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk100MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Hazard      |    1.358(R)|    0.012(R)|Clk100MHz_BUFGP   |   0.000|
Lturn       |    1.443(R)|   -0.057(R)|Clk100MHz_BUFGP   |   0.000|
Rst         |    0.606(R)|    0.788(R)|Clk100MHz_BUFGP   |   0.000|
Rturn       |    1.558(R)|   -0.148(R)|Clk100MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk100MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Llights<0>  |    8.889(R)|Clk100MHz_BUFGP   |   0.000|
Llights<1>  |    8.628(R)|Clk100MHz_BUFGP   |   0.000|
Llights<2>  |    9.599(R)|Clk100MHz_BUFGP   |   0.000|
Rlights<0>  |    8.836(R)|Clk100MHz_BUFGP   |   0.000|
Rlights<1>  |    9.174(R)|Clk100MHz_BUFGP   |   0.000|
Rlights<2>  |    7.834(R)|Clk100MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100MHz      |    4.641|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 23 18:45:06 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 121 MB



