***************
*** 564,582 ****
  		.ctrlbit	= (1 << 5),
  	}, {
  		.name		= "spi",
- 		.devname	= "s3c64xx-spi.0",
  		.parent		= &clk_div_d1_bus.clk,
  		.enable		= s5pc100_d1_4_ctrl,
  		.ctrlbit	= (1 << 6),
  	}, {
  		.name		= "spi",
- 		.devname	= "s3c64xx-spi.1",
  		.parent		= &clk_div_d1_bus.clk,
  		.enable		= s5pc100_d1_4_ctrl,
  		.ctrlbit	= (1 << 7),
  	}, {
  		.name		= "spi",
- 		.devname	= "s3c64xx-spi.2",
  		.parent		= &clk_div_d1_bus.clk,
  		.enable		= s5pc100_d1_4_ctrl,
  		.ctrlbit	= (1 << 8),
--- 564,582 ----
  		.ctrlbit	= (1 << 5),
  	}, {
  		.name		= "spi",
+ 		.devname	= "s5pc100-spi.0",
  		.parent		= &clk_div_d1_bus.clk,
  		.enable		= s5pc100_d1_4_ctrl,
  		.ctrlbit	= (1 << 6),
  	}, {
  		.name		= "spi",
+ 		.devname	= "s5pc100-spi.1",
  		.parent		= &clk_div_d1_bus.clk,
  		.enable		= s5pc100_d1_4_ctrl,
  		.ctrlbit	= (1 << 7),
  	}, {
  		.name		= "spi",
+ 		.devname	= "s5pc100-spi.2",
  		.parent		= &clk_div_d1_bus.clk,
  		.enable		= s5pc100_d1_4_ctrl,
  		.ctrlbit	= (1 << 8),
***************
*** 702,708 ****
  
  static struct clk clk_48m_spi0 = {
  	.name		= "spi_48m",
- 	.devname	= "s3c64xx-spi.0",
  	.parent		= &clk_mout_48m.clk,
  	.enable		= s5pc100_sclk0_ctrl,
  	.ctrlbit	= (1 << 7),
--- 702,708 ----
  
  static struct clk clk_48m_spi0 = {
  	.name		= "spi_48m",
+ 	.devname	= "s5pc100-spi.0",
  	.parent		= &clk_mout_48m.clk,
  	.enable		= s5pc100_sclk0_ctrl,
  	.ctrlbit	= (1 << 7),
***************
*** 710,716 ****
  
  static struct clk clk_48m_spi1 = {
  	.name		= "spi_48m",
- 	.devname	= "s3c64xx-spi.1",
  	.parent		= &clk_mout_48m.clk,
  	.enable		= s5pc100_sclk0_ctrl,
  	.ctrlbit	= (1 << 8),
--- 710,716 ----
  
  static struct clk clk_48m_spi1 = {
  	.name		= "spi_48m",
+ 	.devname	= "s5pc100-spi.1",
  	.parent		= &clk_mout_48m.clk,
  	.enable		= s5pc100_sclk0_ctrl,
  	.ctrlbit	= (1 << 8),
***************
*** 718,724 ****
  
  static struct clk clk_48m_spi2 = {
  	.name		= "spi_48m",
- 	.devname	= "s3c64xx-spi.2",
  	.parent		= &clk_mout_48m.clk,
  	.enable		= s5pc100_sclk0_ctrl,
  	.ctrlbit	= (1 << 9),
--- 718,724 ----
  
  static struct clk clk_48m_spi2 = {
  	.name		= "spi_48m",
+ 	.devname	= "s5pc100-spi.2",
  	.parent		= &clk_mout_48m.clk,
  	.enable		= s5pc100_sclk0_ctrl,
  	.ctrlbit	= (1 << 9),
***************
*** 1085,1091 ****
  static struct clksrc_clk clk_sclk_spi0 = {
  	.clk	= {
  		.name		= "sclk_spi",
- 		.devname	= "s3c64xx-spi.0",
  		.ctrlbit	= (1 << 4),
  		.enable		= s5pc100_sclk0_ctrl,
  	},
--- 1085,1091 ----
  static struct clksrc_clk clk_sclk_spi0 = {
  	.clk	= {
  		.name		= "sclk_spi",
+ 		.devname	= "s5pc100-spi.0",
  		.ctrlbit	= (1 << 4),
  		.enable		= s5pc100_sclk0_ctrl,
  	},
***************
*** 1097,1103 ****
  static struct clksrc_clk clk_sclk_spi1 = {
  	.clk	= {
  		.name		= "sclk_spi",
- 		.devname	= "s3c64xx-spi.1",
  		.ctrlbit	= (1 << 5),
  		.enable		= s5pc100_sclk0_ctrl,
  	},
--- 1097,1103 ----
  static struct clksrc_clk clk_sclk_spi1 = {
  	.clk	= {
  		.name		= "sclk_spi",
+ 		.devname	= "s5pc100-spi.1",
  		.ctrlbit	= (1 << 5),
  		.enable		= s5pc100_sclk0_ctrl,
  	},
***************
*** 1109,1115 ****
  static struct clksrc_clk clk_sclk_spi2 = {
  	.clk	= {
  		.name		= "sclk_spi",
- 		.devname	= "s3c64xx-spi.2",
  		.ctrlbit	= (1 << 6),
  		.enable		= s5pc100_sclk0_ctrl,
  	},
--- 1109,1115 ----
  static struct clksrc_clk clk_sclk_spi2 = {
  	.clk	= {
  		.name		= "sclk_spi",
+ 		.devname	= "s5pc100-spi.2",
  		.ctrlbit	= (1 << 6),
  		.enable		= s5pc100_sclk0_ctrl,
  	},
***************
*** 1315,1326 ****
  	CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk),
  	CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk),
  	CLKDEV_INIT(NULL, "spi_busclk0", &clk_p),
- 	CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_48m_spi0),
- 	CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &clk_sclk_spi0.clk),
- 	CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_48m_spi1),
- 	CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk2", &clk_sclk_spi1.clk),
- 	CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk1", &clk_48m_spi2),
- 	CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk2", &clk_sclk_spi2.clk),
  };
  
  void __init s5pc100_register_clocks(void)
--- 1315,1326 ----
  	CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk),
  	CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk),
  	CLKDEV_INIT(NULL, "spi_busclk0", &clk_p),
+ 	CLKDEV_INIT("s5pc100-spi.0", "spi_busclk1", &clk_48m_spi0),
+ 	CLKDEV_INIT("s5pc100-spi.0", "spi_busclk2", &clk_sclk_spi0.clk),
+ 	CLKDEV_INIT("s5pc100-spi.1", "spi_busclk1", &clk_48m_spi1),
+ 	CLKDEV_INIT("s5pc100-spi.1", "spi_busclk2", &clk_sclk_spi1.clk),
+ 	CLKDEV_INIT("s5pc100-spi.2", "spi_busclk1", &clk_48m_spi2),
+ 	CLKDEV_INIT("s5pc100-spi.2", "spi_busclk2", &clk_sclk_spi2.clk),
  };
  
  void __init s5pc100_register_clocks(void)
