

================================================================
== Vivado HLS Report for 'minver_minver_hwa'
================================================================
* Date:           Fri Apr  7 10:31:34 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+---------+-----------+-----------+-----------+---------+----------+
        |                 |    Latency    | Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+---------+-----------+-----------+-----------+---------+----------+
        |- Loop 1         |    2|      500|          1|          -|          -| 2 ~ 500 |    no    |
        |- Loop 2         |    ?|        ?|          ?|          -|          -|        ?|    no    |
        | + Loop 2.1      |    ?|        ?|          5|          -|          -|        ?|    no    |
        | + Loop 2.2      |    6|     1500|          3|          -|          -| 2 ~ 500 |    no    |
        | + Loop 2.3      |   68|    17000|         34|          -|          -| 2 ~ 500 |    no    |
        | + Loop 2.4      |    4|  3768000|  2 ~ 7536 |          -|          -| 2 ~ 500 |    no    |
        |  ++ Loop 2.4.1  |    4|     7500|   2 ~ 15  |          -|          -| 2 ~ 500 |    no    |
        |- Loop 3         |    ?|        ?|          ?|          -|          -| 2 ~ 500 |    no    |
        | + Loop 3.1      |    ?|        ?| 11 ~ 1505 |          -|          -|        ?|    no    |
        |  ++ Loop 3.1.1  |    6|     1500|          3|          -|          -| 2 ~ 500 |    no    |
        +-----------------+-----+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    951|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|    4167|   4424|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1145|
|Register         |        -|      -|    1270|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     14|    5437|   6520|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      5|       4|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |minver_minver_hwacud_U1  |minver_minver_hwacud  |        0|      3|   509|   817|
    |minver_minver_hwadEe_U2  |minver_minver_hwadEe  |        0|     11|   317|   204|
    |minver_minver_hwaeOg_U3  |minver_minver_hwaeOg  |        0|      0|  3211|  3270|
    |minver_minver_hwafYi_U4  |minver_minver_hwafYi  |        0|      0|   130|   133|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     14|  4167|  4424|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |work_U  |minver_minver_hwabkb  |        1|  0|   0|   500|    9|     1|         4500|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                      |        1|  0|   0|   500|    9|     1|         4500|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_511_p2          |     +    |      0|  0|   9|           9|           1|
    |i_6_fu_807_p2          |     +    |      0|  0|  32|           1|          32|
    |i_7_fu_1158_p2         |     +    |      0|  0|   9|           9|           1|
    |i_8_fu_980_p2          |     +    |      0|  0|   9|           9|           1|
    |i_9_fu_1009_p2         |     +    |      0|  0|   9|           9|           1|
    |j_3_fu_941_p2          |     +    |      0|  0|   9|           9|           1|
    |j_4_fu_1238_p2         |     +    |      0|  0|   9|           9|           1|
    |j_5_fu_1104_p2         |     +    |      0|  0|   9|           9|           1|
    |k_fu_536_p2            |     +    |      0|  0|   9|           9|           1|
    |tmp_42_fu_608_p2       |     +    |      0|  0|   2|           5|           5|
    |tmp_61_fu_640_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_67_fu_1206_p2      |     +    |      0|  0|   2|           5|           5|
    |tmp_68_fu_951_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_69_fu_961_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_70_fu_990_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_73_fu_1043_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_74_fu_1120_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_75_fu_1130_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_26_fu_575_p2       |     -    |      0|  0|   5|           5|           5|
    |tmp_35_fu_602_p2       |     -    |      0|  0|   2|           5|           5|
    |tmp_60_fu_634_p2       |     -    |      0|  0|   5|           5|           5|
    |tmp_66_fu_1200_p2      |     -    |      0|  0|   2|           5|           5|
    |tmp_72_fu_1037_p2      |     -    |      0|  0|   5|           5|           5|
    |or_cond7_fu_496_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_490_p2         |    and   |      0|  0|   1|           1|           1|
    |tmp_13_fu_479_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_31_fu_686_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_38_fu_781_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_40_fu_787_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_45_fu_854_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_52_fu_917_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_54_fu_922_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_59_fu_1089_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_1153_p2   |   icmp   |      0|  0|  11|          32|          32|
    |exitcond2_fu_1099_p2   |   icmp   |      0|  0|  11|          32|          32|
    |exitcond3_fu_1004_p2   |   icmp   |      0|  0|  11|          32|          32|
    |exitcond4_fu_975_p2    |   icmp   |      0|  0|  11|          32|          32|
    |exitcond5_fu_936_p2    |   icmp   |      0|  0|  11|          32|          32|
    |exitcond6_fu_506_p2    |   icmp   |      0|  0|  11|          32|          32|
    |exitcond_fu_1233_p2    |   icmp   |      0|  0|  11|          32|          32|
    |icmp_fu_432_p2         |   icmp   |      0|  0|  11|          31|           1|
    |notlhs1_fu_461_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs2_fu_668_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs3_fu_745_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs4_fu_763_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs5_fu_836_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs6_fu_899_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs8_fu_1071_p2     |   icmp   |      0|  0|   4|          11|           2|
    |notrhs1_fu_467_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs2_fu_674_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs3_fu_751_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs4_fu_769_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs5_fu_842_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs6_fu_905_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs8_fu_1077_p2     |   icmp   |      0|  0|  18|          52|           1|
    |notrhs_fu_438_p2       |   icmp   |      0|  0|  11|          32|           9|
    |tmp_10_fu_1173_p2      |   icmp   |      0|  0|   3|           9|           9|
    |tmp_16_fu_1015_p2      |   icmp   |      0|  0|   3|           9|           9|
    |tmp_21_fu_1110_p2      |   icmp   |      0|  0|   3|           9|           9|
    |tmp_3_fu_531_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_fu_581_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_928_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_29_fu_680_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_36_fu_757_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_37_fu_775_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_43_fu_848_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_50_fu_911_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_57_fu_1083_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_473_p2        |    or    |      0|  0|   1|           1|           1|
    |api_fu_870_p3          |  select  |      0|  0|  64|           1|          64|
    |r_2_fu_792_p3          |  select  |      0|  0|  32|           1|          32|
    |w_4_fu_702_p3          |  select  |      0|  0|  64|           1|          64|
    |wmax_1_fu_800_p3       |  select  |      0|  0|  64|           1|          64|
    |f_neg_i1_fu_860_p2     |    xor   |      0|  0|  83|          64|          65|
    |f_neg_i_fu_692_p2      |    xor   |      0|  0|  83|          64|          65|
    |tmp_17_fu_484_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp_19_neg_fu_1140_p2  |    xor   |      0|  0|  83|          64|          65|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 951|        1208|         926|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  360|        142|    1|        142|
    |grp_fu_373_p0         |   64|          4|   64|        256|
    |grp_fu_378_opcode     |    5|          5|    5|         25|
    |grp_fu_378_p0         |   64|          6|   64|        384|
    |grp_fu_378_p1         |   64|          4|   64|        256|
    |i_2_reg_292           |    9|          2|    9|         18|
    |i_3_reg_303           |    9|          2|    9|         18|
    |i_4_reg_325           |    9|          2|    9|         18|
    |i_5_reg_247           |    9|          2|    9|         18|
    |i_reg_235             |    9|          2|    9|         18|
    |j_1_reg_314           |    9|          2|    9|         18|
    |j_2_reg_337           |    9|          2|    9|         18|
    |j_reg_281             |    9|          2|    9|         18|
    |minver_a_Addr_A_orig  |   64|          9|   32|        288|
    |minver_a_Addr_B_orig  |   64|          9|   32|        288|
    |minver_a_Din_A        |   64|          3|   64|        192|
    |minver_a_Din_B        |   64|          6|   64|        384|
    |minver_a_WEN_A        |    8|          2|    8|         16|
    |minver_a_WEN_B        |    8|          2|    8|         16|
    |p_0_reg_348           |    7|          2|    7|         14|
    |r_1_reg_259           |   32|          2|   32|         64|
    |r_fu_84               |   32|          2|   32|         64|
    |reg_395               |    9|          2|    9|         18|
    |reg_415               |   64|          2|   64|        128|
    |wmax_reg_269          |   64|          2|   64|        128|
    |work_address0         |    9|          6|    9|         54|
    |work_address1         |    9|          5|    9|         45|
    |work_d0               |    9|          3|    9|         27|
    |work_d1               |    9|          3|    9|         27|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 1145|        237|  722|       2960|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |  141|   0|  141|          0|
    |api_reg_1379               |   64|   0|   64|          0|
    |i_2_reg_292                |    9|   0|    9|          0|
    |i_3_reg_303                |    9|   0|    9|          0|
    |i_4_reg_325                |    9|   0|    9|          0|
    |i_5_cast_reg_1295          |    9|   0|   32|         23|
    |i_5_reg_247                |    9|   0|    9|          0|
    |i_7_reg_1519               |    9|   0|    9|          0|
    |i_8_reg_1426               |    9|   0|    9|          0|
    |i_9_reg_1440               |    9|   0|    9|          0|
    |i_reg_235                  |    9|   0|    9|          0|
    |j_1_reg_314                |    9|   0|    9|          0|
    |j_2_reg_337                |    9|   0|    9|          0|
    |j_3_reg_1407               |    9|   0|    9|          0|
    |j_4_reg_1557               |    9|   0|    9|          0|
    |j_5_reg_1471               |    9|   0|    9|          0|
    |j_reg_281                  |    9|   0|    9|          0|
    |k_reg_1304                 |    9|   0|    9|          0|
    |minver_a_addr_10_reg_1485  |    4|   0|    4|          0|
    |minver_a_addr_2_reg_1538   |    4|   0|    4|          0|
    |minver_a_addr_3_reg_1549   |    2|   0|    4|          2|
    |minver_a_addr_4_reg_1412   |    4|   0|    4|          0|
    |minver_a_addr_5_reg_1418   |    4|   0|    4|          0|
    |minver_a_addr_6_reg_1431   |    4|   0|    4|          0|
    |minver_a_addr_7_reg_1328   |    2|   0|    4|          2|
    |minver_a_addr_8_reg_1454   |    4|   0|    4|          0|
    |p_0_reg_348                |    7|   0|   12|          5|
    |r_1_reg_259                |   32|   0|   32|          0|
    |r_fu_84                    |   32|   0|   32|          0|
    |r_load_reg_1341            |   32|   0|   32|          0|
    |reg_388                    |   64|   0|   64|          0|
    |reg_395                    |    9|   0|    9|          0|
    |reg_402                    |   64|   0|   64|          0|
    |reg_410                    |   64|   0|   64|          0|
    |reg_415                    |   64|   0|   64|          0|
    |tmp_12_reg_1254            |    1|   0|    1|          0|
    |tmp_16_reg_1445            |    1|   0|    1|          0|
    |tmp_18_reg_1314            |    5|   0|    5|          0|
    |tmp_19_neg_reg_1491        |   64|   0|   64|          0|
    |tmp_20_reg_1511            |   64|   0|   64|          0|
    |tmp_21_reg_1476            |    1|   0|    1|          0|
    |tmp_23_reg_1496            |   64|   0|   64|          0|
    |tmp_24_reg_1501            |   64|   0|   64|          0|
    |tmp_26_reg_1321            |    5|   0|    5|          0|
    |tmp_39_reg_1364            |    1|   0|    1|          0|
    |tmp_4_reg_1309             |    9|   0|   64|         55|
    |tmp_59_reg_1464            |    1|   0|    1|          0|
    |tmp_60_reg_1347            |    5|   0|    5|          0|
    |tmp_64_reg_1524            |    5|   0|    5|          0|
    |tmp_72_reg_1449            |    5|   0|    5|          0|
    |tmp_8_reg_1272             |    1|   0|    1|          0|
    |tmp_9_reg_1388             |    1|   0|    1|          0|
    |w_3_to_int_reg_1459        |   64|   0|   64|          0|
    |w_4_reg_1357               |   64|   0|   64|          0|
    |wmax_reg_269               |   64|   0|   64|          0|
    |work_addr_1_reg_1529       |    9|   0|    9|          0|
    |work_addr_2_reg_1392       |    9|   0|    9|          0|
    |work_addr_3_reg_1398       |    9|   0|    9|          0|
    |work_addr_4_reg_1543       |    9|   0|    9|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 1270|   0| 1357|         87|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_start         |  in |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_done          | out |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_idle          | out |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_ready         | out |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_return        | out |   32| ap_ctrl_hs | minver_minver_hwa | return value |
|minver_a_Addr_A  | out |   32|    bram    |      minver_a     |     array    |
|minver_a_EN_A    | out |    1|    bram    |      minver_a     |     array    |
|minver_a_WEN_A   | out |    8|    bram    |      minver_a     |     array    |
|minver_a_Din_A   | out |   64|    bram    |      minver_a     |     array    |
|minver_a_Dout_A  |  in |   64|    bram    |      minver_a     |     array    |
|minver_a_Clk_A   | out |    1|    bram    |      minver_a     |     array    |
|minver_a_Rst_A   | out |    1|    bram    |      minver_a     |     array    |
|minver_a_Addr_B  | out |   32|    bram    |      minver_a     |     array    |
|minver_a_EN_B    | out |    1|    bram    |      minver_a     |     array    |
|minver_a_WEN_B   | out |    8|    bram    |      minver_a     |     array    |
|minver_a_Din_B   | out |   64|    bram    |      minver_a     |     array    |
|minver_a_Dout_B  |  in |   64|    bram    |      minver_a     |     array    |
|minver_a_Clk_B   | out |    1|    bram    |      minver_a     |     array    |
|minver_a_Rst_B   | out |    1|    bram    |      minver_a     |     array    |
|side             |  in |   32|   ap_none  |        side       |    scalar    |
|eps              |  in |   64|   ap_none  |        eps        |    scalar    |
+-----------------+-----+-----+------------+-------------------+--------------+

