{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631146040171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631146040173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 08 21:07:19 2021 " "Processing started: Wed Sep 08 21:07:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631146040173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631146040173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vahid6i -c vahid6i " "Command: quartus_map --read_settings_files=on --write_settings_files=off vahid6i -c vahid6i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631146040173 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631146041160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042440 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/constants.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regf-arch " "Found design unit 1: regf-arch" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042487 ""} { "Info" "ISGN_ENTITY_NAME" "1 regf " "Found entity 1: regf" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxf-arch " "Found design unit 1: muxf-arch" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042505 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxf " "Found entity 1: muxf" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memd-arch " "Found design unit 1: memd-arch" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042523 ""} { "Info" "ISGN_ENTITY_NAME" "1 memd " "Found entity 1: memd" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po.vhd 2 1 " "Found 2 design units, including 1 entities, in source file po.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 po-arch " "Found design unit 1: po-arch" {  } { { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042530 ""} { "Info" "ISGN_ENTITY_NAME" "1 po " "Found entity 1: po" {  } { { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po_memd_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file po_memd_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 po_memd_tb-arch " "Found design unit 1: po_memd_tb-arch" {  } { { "po_memd_tb.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po_memd_tb.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042538 ""} { "Info" "ISGN_ENTITY_NAME" "1 po_memd_tb " "Found entity 1: po_memd_tb" {  } { { "po_memd_tb.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po_memd_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-arc_bc " "Found design unit 1: bc-arc_bc" {  } { { "bc.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/bc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042546 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/bc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-arc_ir " "Found design unit 1: ir-arc_ir" {  } { { "ir.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/ir.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/ir.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arc_pc " "Found design unit 1: pc-arc_pc" {  } { { "pc.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042572 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I-arc_I " "Found design unit 1: I-arc_I" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042593 ""} { "Info" "ISGN_ENTITY_NAME" "1 I " "Found entity 1: I" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-arch " "Found design unit 1: uc-arch" {  } { { "uc.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/uc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042612 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/uc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc_I-arch " "Found design unit 1: uc_I-arch" {  } { { "uc_I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/uc_I.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042621 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc_I " "Found entity 1: uc_I" {  } { { "uc_I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/uc_I.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vahid6i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vahid6i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vahid6i-arch " "Found design unit 1: vahid6i-arch" {  } { { "vahid6i.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042638 ""} { "Info" "ISGN_ENTITY_NAME" "1 vahid6i " "Found entity 1: vahid6i" {  } { { "vahid6i.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-arch " "Found design unit 1: div_freq-arch" {  } { { "div_freq.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/div_freq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042654 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/div_freq.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vahid6i_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vahid6i_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vahid6i_div-arch " "Found design unit 1: vahid6i_div-arch" {  } { { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042675 ""} { "Info" "ISGN_ENTITY_NAME" "1 vahid6i_div " "Found entity 1: vahid6i_div" {  } { { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146042675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146042675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vahid6i_div " "Elaborating entity \"vahid6i_div\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631146043159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uc uc:uc_0 A:arch " "Elaborating entity \"uc\" using architecture \"A:arch\" for hierarchy \"uc:uc_0\"" {  } { { "vahid6i_div.vhd" "uc_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 117 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bc uc:uc_0\|bc:bc_0 A:arc_bc " "Elaborating entity \"bc\" using architecture \"A:arc_bc\" for hierarchy \"uc:uc_0\|bc:bc_0\"" {  } { { "uc.vhd" "bc_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/uc.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pc uc:uc_0\|pc:pc_0 A:arc_pc " "Elaborating entity \"pc\" using architecture \"A:arc_pc\" for hierarchy \"uc:uc_0\|pc:pc_0\"" {  } { { "uc.vhd" "pc_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/uc.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ir uc:uc_0\|ir:ir_0 A:arc_ir " "Elaborating entity \"ir\" using architecture \"A:arc_ir\" for hierarchy \"uc:uc_0\|ir:ir_0\"" {  } { { "uc.vhd" "ir_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/uc.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "I I:I_0 A:arc_i " "Elaborating entity \"I\" using architecture \"A:arc_i\" for hierarchy \"I:I_0\"" {  } { { "vahid6i_div.vhd" "I_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043305 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I I.vhd(42) " "VHDL Process Statement warning at I.vhd(42): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631146043335 "|vahid6i_div|I:I_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "I_data I.vhd(39) " "VHDL Process Statement warning at I.vhd(39): inferring latch(es) for signal or variable \"I_data\", which holds its previous value in one or more paths through the process" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1631146043336 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[0\] I.vhd(39) " "Inferred latch for \"I_data\[0\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043336 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[1\] I.vhd(39) " "Inferred latch for \"I_data\[1\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043336 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[2\] I.vhd(39) " "Inferred latch for \"I_data\[2\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043336 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[3\] I.vhd(39) " "Inferred latch for \"I_data\[3\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043337 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[4\] I.vhd(39) " "Inferred latch for \"I_data\[4\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043337 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[5\] I.vhd(39) " "Inferred latch for \"I_data\[5\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043337 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[6\] I.vhd(39) " "Inferred latch for \"I_data\[6\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043337 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[7\] I.vhd(39) " "Inferred latch for \"I_data\[7\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043337 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[8\] I.vhd(39) " "Inferred latch for \"I_data\[8\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043338 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[9\] I.vhd(39) " "Inferred latch for \"I_data\[9\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043339 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[10\] I.vhd(39) " "Inferred latch for \"I_data\[10\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043339 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[11\] I.vhd(39) " "Inferred latch for \"I_data\[11\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043339 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[12\] I.vhd(39) " "Inferred latch for \"I_data\[12\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043339 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[13\] I.vhd(39) " "Inferred latch for \"I_data\[13\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043339 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[14\] I.vhd(39) " "Inferred latch for \"I_data\[14\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043339 "|vahid6i_div|I:I_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_data\[15\] I.vhd(39) " "Inferred latch for \"I_data\[15\]\" at I.vhd(39)" {  } { { "I.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043340 "|vahid6i_div|I:I_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "po po:po_0 A:arch " "Elaborating entity \"po\" using architecture \"A:arch\" for hierarchy \"po:po_0\"" {  } { { "vahid6i_div.vhd" "po_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "muxf po:po_0\|muxf:muxf_0 A:arch " "Elaborating entity \"muxf\" using architecture \"A:arch\" for hierarchy \"po:po_0\|muxf:muxf_0\"" {  } { { "po.vhd" "muxf_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "regf po:po_0\|regf:regf_0 A:arch " "Elaborating entity \"regf\" using architecture \"A:arch\" for hierarchy \"po:po_0\|regf:regf_0\"" {  } { { "po.vhd" "regf_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043380 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf regf.vhd(26) " "VHDL Process Statement warning at regf.vhd(26): signal \"rf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631146043389 "|vahid6i|po:po_0|regf:regf_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf regf.vhd(31) " "VHDL Process Statement warning at regf.vhd(31): signal \"rf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631146043389 "|vahid6i|po:po_0|regf:regf_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rq_data regf.vhd(21) " "VHDL Process Statement warning at regf.vhd(21): inferring latch(es) for signal or variable \"Rq_data\", which holds its previous value in one or more paths through the process" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1631146043389 "|vahid6i|po:po_0|regf:regf_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rp_data regf.vhd(21) " "VHDL Process Statement warning at regf.vhd(21): inferring latch(es) for signal or variable \"Rp_data\", which holds its previous value in one or more paths through the process" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1631146043389 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[0\] regf.vhd(21) " "Inferred latch for \"Rp_data\[0\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043390 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[1\] regf.vhd(21) " "Inferred latch for \"Rp_data\[1\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043390 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[2\] regf.vhd(21) " "Inferred latch for \"Rp_data\[2\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043390 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[3\] regf.vhd(21) " "Inferred latch for \"Rp_data\[3\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043390 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[4\] regf.vhd(21) " "Inferred latch for \"Rp_data\[4\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043390 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[5\] regf.vhd(21) " "Inferred latch for \"Rp_data\[5\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043391 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[6\] regf.vhd(21) " "Inferred latch for \"Rp_data\[6\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043391 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[7\] regf.vhd(21) " "Inferred latch for \"Rp_data\[7\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043392 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[8\] regf.vhd(21) " "Inferred latch for \"Rp_data\[8\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043392 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[9\] regf.vhd(21) " "Inferred latch for \"Rp_data\[9\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043392 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[10\] regf.vhd(21) " "Inferred latch for \"Rp_data\[10\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043392 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[11\] regf.vhd(21) " "Inferred latch for \"Rp_data\[11\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043392 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[12\] regf.vhd(21) " "Inferred latch for \"Rp_data\[12\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043393 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[13\] regf.vhd(21) " "Inferred latch for \"Rp_data\[13\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043393 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[14\] regf.vhd(21) " "Inferred latch for \"Rp_data\[14\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043393 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rp_data\[15\] regf.vhd(21) " "Inferred latch for \"Rp_data\[15\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043393 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[0\] regf.vhd(21) " "Inferred latch for \"Rq_data\[0\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043393 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[1\] regf.vhd(21) " "Inferred latch for \"Rq_data\[1\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043393 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[2\] regf.vhd(21) " "Inferred latch for \"Rq_data\[2\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043394 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[3\] regf.vhd(21) " "Inferred latch for \"Rq_data\[3\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043394 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[4\] regf.vhd(21) " "Inferred latch for \"Rq_data\[4\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043394 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[5\] regf.vhd(21) " "Inferred latch for \"Rq_data\[5\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043394 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[6\] regf.vhd(21) " "Inferred latch for \"Rq_data\[6\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043394 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[7\] regf.vhd(21) " "Inferred latch for \"Rq_data\[7\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043394 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[8\] regf.vhd(21) " "Inferred latch for \"Rq_data\[8\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043394 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[9\] regf.vhd(21) " "Inferred latch for \"Rq_data\[9\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043395 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[10\] regf.vhd(21) " "Inferred latch for \"Rq_data\[10\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043395 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[11\] regf.vhd(21) " "Inferred latch for \"Rq_data\[11\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043395 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[12\] regf.vhd(21) " "Inferred latch for \"Rq_data\[12\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043395 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[13\] regf.vhd(21) " "Inferred latch for \"Rq_data\[13\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043395 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[14\] regf.vhd(21) " "Inferred latch for \"Rq_data\[14\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043395 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rq_data\[15\] regf.vhd(21) " "Inferred latch for \"Rq_data\[15\]\" at regf.vhd(21)" {  } { { "regf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/regf.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043396 "|vahid6i|po:po_0|regf:regf_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu po:po_0\|alu:alu_0 A:arch " "Elaborating entity \"alu\" using architecture \"A:arch\" for hierarchy \"po:po_0\|alu:alu_0\"" {  } { { "po.vhd" "alu_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memd memd:memd_0 A:arch " "Elaborating entity \"memd\" using architecture \"A:arch\" for hierarchy \"memd:memd_0\"" {  } { { "vahid6i_div.vhd" "memd_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043422 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D_R_data memd.vhd(44) " "VHDL Process Statement warning at memd.vhd(44): inferring latch(es) for signal or variable \"D_R_data\", which holds its previous value in one or more paths through the process" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1631146043437 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[0\] memd.vhd(44) " "Inferred latch for \"D_R_data\[0\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043437 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[1\] memd.vhd(44) " "Inferred latch for \"D_R_data\[1\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043437 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[2\] memd.vhd(44) " "Inferred latch for \"D_R_data\[2\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043437 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[3\] memd.vhd(44) " "Inferred latch for \"D_R_data\[3\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043437 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[4\] memd.vhd(44) " "Inferred latch for \"D_R_data\[4\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043438 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[5\] memd.vhd(44) " "Inferred latch for \"D_R_data\[5\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043438 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[6\] memd.vhd(44) " "Inferred latch for \"D_R_data\[6\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043438 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[7\] memd.vhd(44) " "Inferred latch for \"D_R_data\[7\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043438 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[8\] memd.vhd(44) " "Inferred latch for \"D_R_data\[8\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043438 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[9\] memd.vhd(44) " "Inferred latch for \"D_R_data\[9\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043438 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[10\] memd.vhd(44) " "Inferred latch for \"D_R_data\[10\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043439 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[11\] memd.vhd(44) " "Inferred latch for \"D_R_data\[11\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043439 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[12\] memd.vhd(44) " "Inferred latch for \"D_R_data\[12\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043439 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[13\] memd.vhd(44) " "Inferred latch for \"D_R_data\[13\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043439 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[14\] memd.vhd(44) " "Inferred latch for \"D_R_data\[14\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043439 "|vahid6i_div|memd:memd_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R_data\[15\] memd.vhd(44) " "Inferred latch for \"D_R_data\[15\]\" at memd.vhd(44)" {  } { { "memd.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/memd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631146043439 "|vahid6i_div|memd:memd_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_freq div_freq:div_freq_0 A:arch " "Elaborating entity \"div_freq\" using architecture \"A:arch\" for hierarchy \"div_freq:div_freq_0\"" {  } { { "vahid6i_div.vhd" "div_freq_0" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 121 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146043443 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[0\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[0\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[1\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[1\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[2\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[2\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[3\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[3\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[4\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[4\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[5\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[5\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[6\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[6\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[7\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[7\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[8\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[8\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[9\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[9\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[10\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[10\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[11\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[11\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[12\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[12\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[13\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[13\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[14\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[14\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|alu:alu_0\|ans\[15\] " "Converted tri-state buffer \"po:po_0\|alu:alu_0\|ans\[15\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[0\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[0\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[1\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[1\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[2\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[2\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[3\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[3\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[4\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[4\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[5\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[5\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[6\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[6\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[7\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[7\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[8\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[8\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[9\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[9\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[10\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[10\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[11\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[11\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[12\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[12\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[13\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[13\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[14\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[14\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "po:po_0\|muxf:muxf_0\|W_data\[15\] " "Converted tri-state buffer \"po:po_0\|muxf:muxf_0\|W_data\[15\]\" feeding internal logic into a wire" {  } { { "muxf.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/muxf.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1631146044420 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1631146044420 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "po:po_0\|regf:regf_0\|rf_rtl_0 " "Inferred RAM node \"po:po_0\|regf:regf_0\|rf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1631146044688 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "po:po_0\|regf:regf_0\|rf_rtl_1 " "Inferred RAM node \"po:po_0\|regf:regf_0\|rf_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1631146044691 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "11 32 0 1 1 " "11 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 31 " "Addresses ranging from 21 to 31 are not initialized" {  } { { "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/vahid6i.ram0_memd_392d12.hdl.mif" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/vahid6i.ram0_memd_392d12.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1631146044695 ""}  } { { "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/vahid6i.ram0_memd_392d12.hdl.mif" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/vahid6i.ram0_memd_392d12.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1631146044695 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memd:memd_0\|D_rtl_0 " "Inferred RAM node \"memd:memd_0\|D_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1631146044696 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "I:I_0\|I " "RAM logic \"I:I_0\|I\" is uninferred due to inappropriate RAM size" {  } { { "I.vhd" "I" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/I.vhd" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1631146044697 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1631146044697 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "po:po_0\|regf:regf_0\|rf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"po:po_0\|regf:regf_0\|rf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 21 " "Parameter NUMWORDS_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 21 " "Parameter NUMWORDS_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "po:po_0\|regf:regf_0\|rf_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"po:po_0\|regf:regf_0\|rf_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 21 " "Parameter NUMWORDS_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 21 " "Parameter NUMWORDS_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memd:memd_0\|D_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memd:memd_0\|D_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 21 " "Parameter NUMWORDS_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 21 " "Parameter NUMWORDS_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vahid6i.ram0_memd_392d12.hdl.mif " "Parameter INIT_FILE set to db/vahid6i.ram0_memd_392d12.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1631146045231 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1631146045231 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1631146045231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0 " "Elaborated megafunction instantiation \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146045471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0 " "Instantiated megafunction \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 21 " "Parameter \"NUMWORDS_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 21 " "Parameter \"NUMWORDS_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045472 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1631146045472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146045700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146045700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1 " "Elaborated megafunction instantiation \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1 " "Instantiated megafunction \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 21 " "Parameter \"NUMWORDS_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 21 " "Parameter \"NUMWORDS_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045791 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1631146045791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memd:memd_0\|altsyncram:D_rtl_0 " "Elaborated megafunction instantiation \"memd:memd_0\|altsyncram:D_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146045863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memd:memd_0\|altsyncram:D_rtl_0 " "Instantiated megafunction \"memd:memd_0\|altsyncram:D_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 21 " "Parameter \"NUMWORDS_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 21 " "Parameter \"NUMWORDS_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vahid6i.ram0_memd_392d12.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vahid6i.ram0_memd_392d12.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631146045864 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1631146045864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5th1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5th1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5th1 " "Found entity 1: altsyncram_5th1" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631146046106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631146046106 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a0 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a1 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a2 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a3 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a4 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a5 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a6 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a7 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a8 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a9 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a10 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a11 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a12 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a13 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a14 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a15 " "Synthesized away node \"memd:memd_0\|altsyncram:D_rtl_0\|altsyncram_5th1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_5th1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_5th1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 120 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|memd:memd_0|altsyncram:D_rtl_0|altsyncram_5th1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a0 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a1 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a2 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a3 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a4 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a5 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a6 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a7 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a8 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a9 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a10 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a11 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a12 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a13 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a14 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a15 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a0 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a1 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a2 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a3 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a4 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a5 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a6 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a7 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a8 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a9 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a10 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a11 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a12 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a13 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a14 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a15 " "Synthesized away node \"po:po_0\|regf:regf_0\|altsyncram:rf_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/db/altsyncram_trd1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "po.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/po.vhd" 63 0 0 } } { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146046770 "|vahid6i_div|po:po_0|regf:regf_0|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1631146046770 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1631146046770 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631146047276 "|vahid6i_div|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "vahid6i_div.vhd" "" { Text "C:/Users/hdg19/OneDrive/Área de Trabalho/7P/Laboratório de Microprocessadores e Microcontroladores/Projetos/1 - Microprocessador (Vahid)/ProjetoFinal - I Unidade/vahid6i_div.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631146047276 "|vahid6i_div|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1631146047276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1631146047654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "129 " "129 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1631146048074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631146048657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631146048657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631146048845 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631146048845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631146048845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631146048845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631146049010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 08 21:07:29 2021 " "Processing ended: Wed Sep 08 21:07:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631146049010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631146049010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631146049010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631146049010 ""}
