# ASIC Hello World - OpenLane & Sky130

Complete end-to-end ASIC implementation project demonstrating the full RTL-to-GDSII flow using OpenLane and SkyWater 130nm PDK.

## ğŸ¯ Project Overview

**Design**: 8-bit Up/Down Counter with Reset and Enable  
**Target PDK**: SkyWater Sky130  
**Flow**: OpenLane (Yosys + OpenROAD + Magic)  
**Goal**: Identify bottlenecks and demonstrate Python-based automation

---

## ğŸ“ Project Structure

```
asic_hello_world/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ counter.v              # 8-bit Up/Down Counter RTL
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ counter_tb.v           # Testbench for functional verification
â”œâ”€â”€ openlane/
â”‚   â””â”€â”€ config.json            # OpenLane configuration
â”œâ”€â”€ scripts/
â”‚   â””â”€â”€ automation_proposal.py # Python automation framework
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ config_parameters.md   # Config parameter deep dive
â”‚   â””â”€â”€ flow_guide.md          # Complete flow walkthrough
â””â”€â”€ README.md
```

---

## ğŸš€ Quick Start

### 1. Verify RTL Functionality (Pre-Synthesis)

```bash
# Install iverilog if not already installed
sudo apt-get install iverilog gtkwave

# Run simulation
cd asic_hello_world
iverilog -o counter_sim tb/counter_tb.v rtl/counter.v
vvp counter_sim

# View waveforms
gtkwave counter_tb.vcd
```

### 2. Run OpenLane Flow

```bash
# Set up environment
export OPENLANE_ROOT=/path/to/openlane
export PDK_ROOT=/path/to/skywater-pdk

# Start OpenLane Docker
cd $OPENLANE_ROOT
make mount

# Inside Docker container - Interactive mode
./flow.tcl -interactive
package require openlane 0.9
prep -design /project/openlane/counter
run_synthesis
run_floorplan
run_placement
run_cts
run_routing
run_magic
run_magic_drc
run_lvs

# OR - Automated mode
./flow.tcl -design /project/openlane/counter
```

### 3. Analyze Results

```bash
# View synthesis reports
cat runs/<run_name>/reports/synthesis/1-synthesis.AREA_0.stat.rpt

# View timing reports
cat runs/<run_name>/reports/cts/sta.rpt

# View DRC violations
cat runs/<run_name>/reports/signoff/drc.rpt

# View final GDSII
klayout runs/<run_name>/results/signoff/counter.gds
```

---

## ğŸ“Š Key Configuration Parameters

| Parameter | Value | Purpose |
|-----------|-------|---------|
| `CLOCK_PERIOD` | 10.0 ns | Target clock frequency (100 MHz) |
| `FP_CORE_UTIL` | 50% | Core area utilization |
| `PL_TARGET_DENSITY` | 0.55 | Placement density |
| `SYNTH_STRATEGY` | AREA 0 | Balanced area/timing optimization |
| `DIODE_INSERTION_STRATEGY` | 3 | Antenna violation prevention |

See [docs/config_parameters.md](docs/config_parameters.md) for detailed explanations.

---

## ğŸ” Flow Stages & Bottlenecks

| Stage | Tool | Duration | Common Failures | Fix |
|-------|------|----------|----------------|-----|
| **Synthesis** | Yosys | ~30s | Timing violations | â†‘ `CLOCK_PERIOD` |
| **Floorplan** | OpenROAD | ~10s | Die size issues | Adjust `FP_CORE_UTIL` |
| **Placement** | RePlAce/OpenDP | ~1-2m | Overflow, congestion | â†“ `PL_TARGET_DENSITY` |
| **CTS** | TritonCTS | ~30s | High skew | Adjust `CTS_TARGET_SKEW` |
| **Routing** | TritonRoute | ~2-5m | DRC violations | â†“ Density, â†‘ `GLB_RT_ADJUSTMENT` |
| **Signoff** | Magic/Netgen | ~1-2m | DRC/LVS failures | Manual layout fixes |

See [docs/flow_guide.md](docs/flow_guide.md) for complete stage-by-stage breakdown.

---

## ğŸ¤– Automation Framework

The `scripts/automation_proposal.py` demonstrates:

1. **Report Parsing**: Extract metrics from Yosys, OpenSTA, and DRC reports
2. **Bottleneck Detection**: Identify timing, area, and routing issues
3. **Parameter Tuning**: Automatically adjust `config.json` based on failures
4. **Iterative Optimization**: Re-run flow with updated parameters

### Key Components:

```python
# Parse synthesis reports
area, errors = SynthesisReportParser.parse_stat_report(report_path)

# Analyze timing
timing, errors = TimingReportParser.parse_sta_report(sta_report)

# Detect bottlenecks
suggestions = BottleneckAnalyzer.analyze_routing(result)

# Auto-tune parameters
tuner.adjust_for_routing_congestion()
```

### Usage:

```bash
python3 scripts/automation_proposal.py
```

---

## ğŸ“ˆ Manual Intervention Points

### Synthesis
- âŒ **Unmapped cells** â†’ Check RTL for unsupported constructs
- âŒ **Timing violations** â†’ Increase `CLOCK_PERIOD` or use `SYNTH_STRATEGY = DELAY 0`

### Placement
- âŒ **Overflow** â†’ Reduce `PL_TARGET_DENSITY` by 0.05-0.10
- âŒ **Congestion** â†’ Reduce `FP_CORE_UTIL` by 5-10%

### Routing
- âŒ **DRC violations** â†’ Reduce density, increase `GLB_RT_ADJUSTMENT`
- âŒ **Antenna violations** â†’ Ensure `DIODE_INSERTION_STRATEGY = 3`

### Signoff
- âŒ **LVS mismatch** â†’ Check for shorts or missing connections
- âŒ **DRC failures** â†’ Manually edit layout in Magic

---

## ğŸ› ï¸ Automation Opportunities

### High-Priority:
1. **Timing Report Parser**: Extract WNS/TNS from STA reports â†’ Auto-adjust `CLOCK_PERIOD`
2. **DRC Violation Tracker**: Parse DRC reports â†’ Suggest density reduction
3. **Congestion Analyzer**: Parse placement logs â†’ Predict routing failures

### Medium-Priority:
4. **Parameter Sweep**: Grid search over `FP_CORE_UTIL` Ã— `PL_TARGET_DENSITY`
5. **Regression Testing**: Track metrics across design iterations
6. **Visualization**: Plot area vs. timing trade-offs

### Libraries to Use:
- `pandas`: Report data analysis
- `matplotlib/seaborn`: Visualization
- `subprocess`: Flow execution
- `re`: Log parsing

---

## ğŸ“š Documentation

- **[config_parameters.md](docs/config_parameters.md)**: Deep dive into OpenLane parameters
- **[flow_guide.md](docs/flow_guide.md)**: Complete flow walkthrough with commands and artifacts

---

## ğŸ“ Learning Outcomes

After completing this project, you will understand:

1. âœ… Complete RTL-to-GDSII flow using OpenLane
2. âœ… Impact of `FP_CORE_UTIL` and `PL_TARGET_DENSITY` on routing
3. âœ… How to debug synthesis, placement, and routing failures
4. âœ… Where manual intervention is required in the flow
5. âœ… How to automate report parsing and parameter tuning with Python

---

## ğŸ“¦ Requirements

- **OpenLane**: v2.0+ (with Docker)
- **PDK**: SkyWater Sky130
- **Simulation**: iverilog, gtkwave
- **Python**: 3.8+ (for automation scripts)
- **Viewer**: KLayout (for GDSII viewing)

---

## ğŸ¤ Contributing

This is a learning project. Feel free to:
- Add more complex designs
- Improve the automation framework
- Add visualization scripts
- Document additional bottlenecks

---

## ğŸ“„ License

MIT License - Feel free to use for learning and research.

---

## ğŸ”— References

- [OpenLane Documentation](https://openlane.readthedocs.io/)
- [SkyWater PDK](https://skywater-pdk.readthedocs.io/)
- [Efabless Caravel](https://caravel-harness.readthedocs.io/)

---

**Author**: Senior ASIC Implementation Engineer  
**Date**: 2025-11-20
