Noureddine Chabini , Yvon Savaria, Methods for optimizing register placement in synchronous circuits derived using software pipelining techniques, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
Josep Carmona , Jorge Júlvez , Jordi Cortadella , Michael Kishinevsky, A Scheduling Strategy for Synchronous Elastic Designs, Fundamenta Informaticae, v.108 n.1-2, p.1-21, January 2011
Bin Xue , Sandeep K. Shukla, Analysis of Scheduled Latency Insensitive Systems with Periodic Clock Calculus, Journal of Electronic Testing: Theory and Applications, v.26 n.2, p.227-242, April     2010
Noureddine Chabini , El Mostapha Aboulhamid , Ismaïl Chabini , Yvon Savaria, Scheduling and optimal register placement for synchronous circuits derived using software pipelining techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.187-204, April 2005
Noureddine Chabini, A Heuristic for reducing dynamic power dissipation in clocked sequential designs, Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation, September 03-05, 2007, Gothenburg, Sweden
Mario R. Casu , Luca Macchiarulo, A new approach to latency insensitive design, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Mario R. Casu , Luca Macchiarulo, Floorplanning for throughput, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
