module top_module(
    output one);

    // Assigning the output to always drive logic high
    assign one = 1'b1;
    
endmodule
