

================================================================
== Vivado HLS Report for 'float_div3'
================================================================
* Date:           Wed Jul 25 16:30:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.651|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.97>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !149"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !155"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @float_div3_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [float_div3.cpp:32->float_div3.cpp:1018]   --->   Operation 7 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [float_div3.cpp:33->float_div3.cpp:1018]   --->   Operation 8 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [float_div3.cpp:34->float_div3.cpp:1018]   --->   Operation 9 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i32 %p_Val2_s to i23" [float_div3.cpp:35->float_div3.cpp:1018]   --->   Operation 10 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%xf_V_3_cast = zext i23 %new_mant_V to i24" [float_div3.cpp:1022]   --->   Operation 11 'zext' 'xf_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)" [float_div3.cpp:1023]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "%decal_subnorm_V_cast = select i1 %tmp, i3 1, i3 2" [float_div3.cpp:1023]   --->   Operation 13 'select' 'decal_subnorm_V_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%decal_subnorm_V_cast_1 = select i1 %tmp, i8 1, i8 2" [float_div3.cpp:1023]   --->   Operation 14 'select' 'decal_subnorm_V_cast_1' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.22ns)   --->   "%tmp_1 = icmp eq i8 %new_exp_V, -1" [float_div3.cpp:1025]   --->   Operation 15 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%tmp_2 = icmp ugt i8 %decal_subnorm_V_cast_1, %new_exp_V" [float_div3.cpp:1026]   --->   Operation 16 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %decal_subnorm_V_cast_1" [float_div3.cpp:1029]   --->   Operation 17 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i8 -1, i8 0" [float_div3.cpp:1001->float_div3.cpp:1043]   --->   Operation 18 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6 = or i1 %tmp_1, %tmp_2" [float_div3.cpp:1001->float_div3.cpp:1043]   --->   Operation 19 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6, i8 %p_new_exp_V_1, i8 %new_exp_V_1" [float_div3.cpp:1001->float_div3.cpp:1043]   --->   Operation 20 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge314, label %_ifconv1" [float_div3.cpp:1030]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (1.22ns)   --->   "%tmp_4 = icmp eq i8 %new_exp_V, 0" [float_div3.cpp:1031]   --->   Operation 22 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.22ns)   --->   "%tmp_5 = icmp ult i8 %decal_subnorm_V_cast_1, %new_exp_V" [float_div3.cpp:1033]   --->   Operation 23 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 25)" [float_div3.cpp:1034]   --->   Operation 24 'partselect' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.16ns)   --->   "%decal_subnorm_V_1_ca = add i3 %tmp_8, -1" [float_div3.cpp:1034]   --->   Operation 25 'add' 'decal_subnorm_V_1_ca' <Predicate = (!tmp_1)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_0201_1_cast)   --->   "%decal_subnorm_V_deca = select i1 %tmp_5, i3 %decal_subnorm_V_cast, i3 %decal_subnorm_V_1_ca" [float_div3.cpp:1033]   --->   Operation 26 'select' 'decal_subnorm_V_deca' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_0201_1_cast)   --->   "%p_0201_1 = select i1 %tmp_4, i3 0, i3 %decal_subnorm_V_deca" [float_div3.cpp:1031]   --->   Operation 27 'select' 'p_0201_1' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.65ns) (out node of the LUT)   --->   "%p_0201_1_cast = sext i3 %p_0201_1 to i8" [float_div3.cpp:1031]   --->   Operation 28 'sext' 'p_0201_1_cast' <Predicate = (!tmp_1)> <Delay = 0.65>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xf_V_2)   --->   "%tmp_3 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V)" [float_div3.cpp:1038]   --->   Operation 29 'bitconcatenate' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xf_V_2)   --->   "%xf_V = select i1 %tmp_4, i24 %xf_V_3_cast, i24 %tmp_3" [float_div3.cpp:1031]   --->   Operation 30 'select' 'xf_V' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xf_V_2)   --->   "%p_cast = zext i24 %xf_V to i32" [float_div3.cpp:1031]   --->   Operation 31 'zext' 'p_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xf_V_2)   --->   "%tmp_7 = zext i8 %p_0201_1_cast to i32" [float_div3.cpp:1039]   --->   Operation 32 'zext' 'tmp_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xf_V_2)   --->   "%r_V = shl i32 %p_cast, %tmp_7" [float_div3.cpp:1039]   --->   Operation 33 'shl' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.44ns) (out node of the LUT)   --->   "%xf_V_2 = add i32 %r_V, 1" [float_div3.cpp:1040]   --->   Operation 34 'add' 'xf_V_2' <Predicate = (!tmp_1)> <Delay = 2.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.65>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_cast = zext i32 %xf_V_2 to i65" [float_div3.cpp:1041]   --->   Operation 35 'zext' 'zext_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (6.59ns)   --->   "%mul = mul i65 %zext_cast, 5726623062" [float_div3.cpp:1041]   --->   Operation 36 'mul' 'mul' <Predicate = (!tmp_1)> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i23 @_ssdm_op_PartSelect.i23.i65.i32.i32(i65 %mul, i32 34, i32 56)" [float_div3.cpp:1041]   --->   Operation 37 'partselect' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.06ns)   --->   "br label %._crit_edge314" [float_div3.cpp:1042]   --->   Operation 38 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i23 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 39 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [float_div3.cpp:1002->float_div3.cpp:1043]   --->   Operation 40 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_s to float" [float_div3.cpp:1003->float_div3.cpp:1043]   --->   Operation 41 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret float %out" [float_div3.cpp:1044]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3             (specbitsmap   ) [ 000]
StgValue_4             (specbitsmap   ) [ 000]
StgValue_5             (spectopmodule ) [ 000]
in_read                (read          ) [ 000]
p_Val2_s               (bitcast       ) [ 000]
p_Repl2_2              (bitselect     ) [ 001]
new_exp_V              (partselect    ) [ 000]
new_mant_V             (trunc         ) [ 011]
xf_V_3_cast            (zext          ) [ 000]
tmp                    (bitselect     ) [ 000]
decal_subnorm_V_cast   (select        ) [ 000]
decal_subnorm_V_cast_1 (select        ) [ 000]
tmp_1                  (icmp          ) [ 011]
tmp_2                  (icmp          ) [ 000]
new_exp_V_1            (sub           ) [ 000]
p_new_exp_V_1          (select        ) [ 000]
tmp_6                  (or            ) [ 000]
p_Repl2_1              (select        ) [ 001]
StgValue_21            (br            ) [ 011]
tmp_4                  (icmp          ) [ 000]
tmp_5                  (icmp          ) [ 000]
tmp_8                  (partselect    ) [ 000]
decal_subnorm_V_1_ca   (add           ) [ 000]
decal_subnorm_V_deca   (select        ) [ 000]
p_0201_1               (select        ) [ 000]
p_0201_1_cast          (sext          ) [ 000]
tmp_3                  (bitconcatenate) [ 000]
xf_V                   (select        ) [ 000]
p_cast                 (zext          ) [ 000]
tmp_7                  (zext          ) [ 000]
r_V                    (shl           ) [ 000]
xf_V_2                 (add           ) [ 001]
zext_cast              (zext          ) [ 000]
mul                    (mul           ) [ 000]
new_mant_V_1           (partselect    ) [ 000]
StgValue_38            (br            ) [ 000]
p_Repl2_s              (phi           ) [ 001]
p_Result_s             (bitconcatenate) [ 000]
out                    (bitcast       ) [ 000]
StgValue_42            (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_div3_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="in_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="66" class="1005" name="p_Repl2_s_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="68" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="p_Repl2_s_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="23" slack="0"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="23" slack="1"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="p_Val2_s_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="p_Repl2_2_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="new_exp_V_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="0" index="3" bw="6" slack="0"/>
<pin id="92" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="new_mant_V_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="xf_V_3_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="23" slack="0"/>
<pin id="103" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_3_cast/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="decal_subnorm_V_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="decal_subnorm_V_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="decal_subnorm_V_cast_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="decal_subnorm_V_cast_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="new_exp_V_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_new_exp_V_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_6_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_Repl2_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_4_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_5_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_8_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="decal_subnorm_V_1_ca_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="decal_subnorm_V_1_ca/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="decal_subnorm_V_deca_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="decal_subnorm_V_deca/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_0201_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0201_1/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_0201_1_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0201_1_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="23" slack="0"/>
<pin id="221" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xf_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="23" slack="0"/>
<pin id="228" dir="0" index="2" bw="24" slack="0"/>
<pin id="229" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_7_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="r_V_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="24" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="xf_V_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_2/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mul_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="34" slack="0"/>
<pin id="259" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="new_mant_V_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="23" slack="0"/>
<pin id="264" dir="0" index="1" bw="65" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="0" index="3" bw="7" slack="0"/>
<pin id="267" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Result_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="1"/>
<pin id="276" dir="0" index="2" bw="8" slack="1"/>
<pin id="277" dir="0" index="3" bw="23" slack="0"/>
<pin id="278" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="out_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="p_Repl2_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="new_mant_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="23" slack="1"/>
<pin id="292" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_Repl2_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="xf_V_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="78"><net_src comp="60" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="75" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="100"><net_src comp="75" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="75" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="105" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="105" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="133"><net_src comp="87" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="121" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="87" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="87" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="121" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="129" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="129" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="135" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="147" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="141" pin="2"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="87" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="121" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="87" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="75" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="195"><net_src comp="181" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="175" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="113" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="191" pin="2"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="169" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="197" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="97" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="169" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="101" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="217" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="213" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="233" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="256" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="272"><net_src comp="262" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="69" pin="4"/><net_sink comp="273" pin=3"/></net>

<net id="284"><net_src comp="273" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="79" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="293"><net_src comp="97" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="298"><net_src comp="129" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="161" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="307"><net_src comp="247" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="253" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: float_div3 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_3_cast : 2
		tmp : 1
		decal_subnorm_V_cast : 2
		decal_subnorm_V_cast_1 : 2
		tmp_1 : 2
		tmp_2 : 3
		new_exp_V_1 : 3
		p_new_exp_V_1 : 3
		tmp_6 : 4
		p_Repl2_1 : 4
		StgValue_21 : 3
		tmp_4 : 2
		tmp_5 : 3
		tmp_8 : 1
		decal_subnorm_V_1_ca : 2
		decal_subnorm_V_deca : 4
		p_0201_1 : 5
		p_0201_1_cast : 6
		tmp_3 : 2
		xf_V : 3
		p_cast : 4
		tmp_7 : 7
		r_V : 8
		xf_V_2 : 9
	State 2
		mul : 1
		new_mant_V_1 : 2
		p_Repl2_s : 3
		p_Result_s : 4
		out : 5
		StgValue_42 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|    shl   |           r_V_fu_241          |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    add   |  decal_subnorm_V_1_ca_fu_191  |    0    |    0    |    12   |
|          |         xf_V_2_fu_247         |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |  decal_subnorm_V_cast_fu_113  |    0    |    0    |    3    |
|          | decal_subnorm_V_cast_1_fu_121 |    0    |    0    |    3    |
|          |      p_new_exp_V_1_fu_147     |    0    |    0    |    2    |
|  select  |        p_Repl2_1_fu_161       |    0    |    0    |    8    |
|          |  decal_subnorm_V_deca_fu_197  |    0    |    0    |    3    |
|          |        p_0201_1_fu_205        |    0    |    0    |    3    |
|          |          xf_V_fu_225          |    0    |    0    |    24   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_129         |    0    |    0    |    11   |
|   icmp   |          tmp_2_fu_135         |    0    |    0    |    11   |
|          |          tmp_4_fu_169         |    0    |    0    |    11   |
|          |          tmp_5_fu_175         |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           mul_fu_256          |    4    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |       new_exp_V_1_fu_141      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|    or    |          tmp_6_fu_155         |    0    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|   read   |       in_read_read_fu_60      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|        p_Repl2_2_fu_79        |    0    |    0    |    0    |
|          |           tmp_fu_105          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        new_exp_V_fu_87        |    0    |    0    |    0    |
|partselect|          tmp_8_fu_181         |    0    |    0    |    0    |
|          |      new_mant_V_1_fu_262      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |        new_mant_V_fu_97       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       xf_V_3_cast_fu_101      |    0    |    0    |    0    |
|   zext   |         p_cast_fu_233         |    0    |    0    |    0    |
|          |          tmp_7_fu_237         |    0    |    0    |    0    |
|          |        zext_cast_fu_253       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |      p_0201_1_cast_fu_213     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_3_fu_217         |    0    |    0    |    0    |
|          |       p_Result_s_fu_273       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |    0    |   249   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|new_mant_V_reg_290|   23   |
| p_Repl2_1_reg_299|    8   |
| p_Repl2_2_reg_285|    1   |
| p_Repl2_s_reg_66 |   23   |
|   tmp_1_reg_295  |    1   |
|  xf_V_2_reg_304  |   32   |
+------------------+--------+
|       Total      |   88   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   249  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   88   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   88   |   249  |
+-----------+--------+--------+--------+
