# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../serial_clock_control.srcs/sources_1/imports/modules/akm4396/serial_comms/serial_comms.srcs/sources_1/new/serialcontroller.v"
verilog xil_defaultlib  "../../../serial_clock_control.srcs/sources_1/imports/modules/akm4396/settingscontroller/settingscontroller.srcs/sources_1/new/akm4396.v"
verilog xil_defaultlib  "../../../serial_clock_control.srcs/sim_1/new/serial_clock_control_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
