

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fd270b6bcb47c33350775a0b586ae3ac  /home/archit/Work/1_Benchmarks/rodinia_3.0/cuda/dwt2d/dwt2d
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/archit/Work/1_Benchmarks/rodinia_3.0/cuda/dwt2d/dwt2d
Running md5sum using "md5sum /home/archit/Work/1_Benchmarks/rodinia_3.0/cuda/dwt2d/dwt2d "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/archit/Work/1_Benchmarks/rodinia_3.0/cuda/dwt2d/dwt2d > _cuobjdump_complete_output_jkNRGL"
Parsing file _cuobjdump_complete_output_jkNRGL
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: dwt.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: components.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: components.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/fdwt53.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/fdwt53.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/fdwt97.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/fdwt97.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/common.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/common.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_7.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/rdwt97.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/rdwt97.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_8.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/rdwt53.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/rdwt53.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=dwt.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=components.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20c_CopySrcToComponentIiEvPT_Phi : hostFun 0x0x404360, fat_cubin_handle = 3
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_3.elf
()









Finished parsing .elf file _cuobjdump_3.elf
Parsing .ptx file _cuobjdump_3.ptx
Finished parsing .ptx file _cuobjdump_3.ptx
Parsing .sass file _cuobjdump_3.sass
Finished parsing .sass file _cuobjdump_3.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_3.ptx _cuobjdump_3.sass _cuobjdump_3.elf _ptxplus_z0ROEP
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi" from 0x114 to 0x118 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z20c_CopySrcToComponentIfEvPT_Phi" from 0x180 to 0x194 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "constant1_Z20c_CopySrcToComponentIiEvPT_Phi" from 0x194 to 0x198 (global memory space) 4
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z20c_CopySrcToComponentIiEvPT_Phi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: reconvergence points for _Z20c_CopySrcToComponentIiEvPT_Phi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_3.ptx:49) @$p0.ne bra l0x00000070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x070 (_3.ptx:57) l0x00000070: nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20c_CopySrcToComponentIiEvPT_Phi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20c_CopySrcToComponentIiEvPT_Phi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20c_CopySrcToComponentIfEvPT_Phi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: reconvergence points for _Z20c_CopySrcToComponentIfEvPT_Phi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x108 (_3.ptx:91) @$p0.ne bra l0x00000070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_3.ptx:99) l0x00000070: nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20c_CopySrcToComponentIfEvPT_Phi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20c_CopySrcToComponentIfEvPT_Phi'.
GPGPU-Sim PTX: instruction assembly for function '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding postdominators for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: reconvergence points for _Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x210 (_3.ptx:141) @$p0.ne bra l0x00000080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260 (_3.ptx:151) l0x00000080: nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'.
GPGPU-Sim PTX: instruction assembly for function '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding postdominators for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: reconvergence points for _Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_3.ptx:196) @$p0.ne bra l0x00000080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (_3.ptx:206) l0x00000080: nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_BsAgFT"
Running: cat _ptx_BsAgFT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JAvJFX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JAvJFX --output-file  /dev/null 2> _ptx_BsAgFTinfo"
GPGPU-Sim PTX: Kernel '_Z20c_CopySrcToComponentIiEvPT_Phi' : regs=8, lmem=0, smem=256, cmem=52
GPGPU-Sim PTX: Kernel '_Z20c_CopySrcToComponentIfEvPT_Phi' : regs=8, lmem=0, smem=256, cmem=56
GPGPU-Sim PTX: Kernel '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi' : regs=11, lmem=0, smem=768, cmem=68
GPGPU-Sim PTX: Kernel '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi' : regs=11, lmem=0, smem=768, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_BsAgFT _ptx2_JAvJFX _ptx_BsAgFTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z20c_CopySrcToComponentIfEvPT_Phi : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi : hostFun 0x0x404460, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi : hostFun 0x0x404470, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=dwt_cuda/fdwt53.cu
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii : hostFun 0x0x4051f0, fat_cubin_handle = 4
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_4.elf
()





Finished parsing .elf file _cuobjdump_4.elf
Parsing .ptx file _cuobjdump_4.ptx
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
Finished parsing .ptx file _cuobjdump_4.ptx
Parsing .sass file _cuobjdump_4.sass
Finished parsing .sass file _cuobjdump_4.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_4.ptx _cuobjdump_4.sass _cuobjdump_4.elf _ptxplus_sQXKO1
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii" from 0x200 to 0x21c (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii" from 0x220 to 0x240 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii" from 0x240 to 0x260 (global memory space) 7
GPGPU-Sim PTX: allocating stack frame region for .local "l1" from 0x0 to 0x0
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5b8 (_4.ptx:74) @$p3.ne bra l0x00001d58;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5e8 (_4.ptx:81) @$p1.eq bra l0x000002d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_4.ptx:185) l0x00000410: ssy 0x000007f0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5f8 (_4.ptx:83) @$p2.eq bra l0x00000140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x638 (_4.ptx:91) l0x00000158: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x618 (_4.ptx:87) bra l0x00000158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x638 (_4.ptx:91) l0x00000158: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x720 (_4.ptx:123) @$p2.eq bra l0x00000268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_4.ptx:131) l0x00000280: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x740 (_4.ptx:127) bra l0x00000280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_4.ptx:131) l0x00000280: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7a8 (_4.ptx:142) bra l0x00000410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_4.ptx:185) l0x00000410: ssy 0x000007f0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7b8 (_4.ptx:144) @$p2.eq bra l0x00000300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_4.ptx:152) l0x00000318: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7d8 (_4.ptx:148) bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_4.ptx:152) l0x00000318: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8f8 (_4.ptx:186) @$p0.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_4.ptx:317) l0x000007f0: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x980 (_4.ptx:204) @$p1.eq bra l0x00000668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_4.ptx:317) l0x000007f0: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x990 (_4.ptx:206) @$p2.eq bra l0x000004d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (_4.ptx:214) l0x000004f0: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9b0 (_4.ptx:210) bra l0x000004f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (_4.ptx:214) l0x000004f0: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xab8 (_4.ptx:246) @$p2.eq bra l0x00000600;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (_4.ptx:254) l0x00000618: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xad8 (_4.ptx:250) bra l0x00000618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (_4.ptx:254) l0x00000618: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xb40 (_4.ptx:265) bra l0x000007f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_4.ptx:317) l0x000007f0: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb50 (_4.ptx:267) @$p2.eq bra l0x00000698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_4.ptx:275) l0x000006b0: mov.u32 $r14, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb70 (_4.ptx:271) bra l0x000006b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_4.ptx:275) l0x000006b0: mov.u32 $r14, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xc88 (_4.ptx:308) bra l0x000007f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_4.ptx:317) l0x000007f0: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xce8 (_4.ptx:320) @$p3.eq bra l0x00000a50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf50 (_4.ptx:399) l0x00000a70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xd78 (_4.ptx:338) @$p2.eq bra l0x00000938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (_4.ptx:367) l0x00000980: mul.wide.u16 $r1, $r15.lo, $r0.hi;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xe10 (_4.ptx:357) bra l0x00000980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (_4.ptx:367) l0x00000980: mul.wide.u16 $r1, $r15.lo, $r0.hi;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xf28 (_4.ptx:394) bra l0x00000a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf50 (_4.ptx:399) l0x00000a70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1520 (_4.ptx:588) @$p0.eq bra l0x000015d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab0 (_4.ptx:768) l0x000015d0: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1be8 (_4.ptx:811) @$p1.eq bra l0x00001758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c38 (_4.ptx:822) l0x00001758: nop;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1d90 (_4.ptx:869) @$p1.eq bra l0x00001908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de8 (_4.ptx:881) l0x00001908: nop;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1e10 (_4.ptx:886) @$p3.eq bra l0x000019e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec8 (_4.ptx:910) l0x000019e8: nop;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1ed8 (_4.ptx:912) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1f90 (_4.ptx:936) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1fd0 (_4.ptx:945) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2010 (_4.ptx:954) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x20c8 (_4.ptx:978) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2108 (_4.ptx:987) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2148 (_4.ptx:996) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x2228 (_4.ptx:1025) @$p2.ne bra l0x00000b08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2230 (_4.ptx:1026) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x2250 (_4.ptx:1030) @$p3.ne bra l0x00003408;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2258 (_4.ptx:1031) @$p1.eq bra l0x00001ee0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2498 (_4.ptx:1106) l0x00001fb8: ssy 0x000022b8;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2268 (_4.ptx:1033) @$p2.eq bra l0x00001db0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a8 (_4.ptx:1041) l0x00001dc8: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2288 (_4.ptx:1037) bra l0x00001dc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a8 (_4.ptx:1041) l0x00001dc8: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2338 (_4.ptx:1060) @$p2.eq bra l0x00001e80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2378 (_4.ptx:1068) l0x00001e98: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x2358 (_4.ptx:1064) bra l0x00001e98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2378 (_4.ptx:1068) l0x00001e98: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x23b8 (_4.ptx:1077) bra l0x00001fb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2498 (_4.ptx:1106) l0x00001fb8: ssy 0x000022b8;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x23c8 (_4.ptx:1079) @$p2.eq bra l0x00001f10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2408 (_4.ptx:1087) l0x00001f28: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x23e8 (_4.ptx:1083) bra l0x00001f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2408 (_4.ptx:1087) l0x00001f28: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x24a0 (_4.ptx:1107) @$p0.eq bra l0x00002288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2798 (_4.ptx:1206) l0x000022b8: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2528 (_4.ptx:1125) @$p1.eq bra l0x000021a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2758 (_4.ptx:1198) l0x00002278: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2538 (_4.ptx:1127) @$p2.eq bra l0x00002080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (_4.ptx:1135) l0x00002098: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x2558 (_4.ptx:1131) bra l0x00002098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (_4.ptx:1135) l0x00002098: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2600 (_4.ptx:1153) @$p2.eq bra l0x00002148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2640 (_4.ptx:1161) l0x00002160: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2620 (_4.ptx:1157) bra l0x00002160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2640 (_4.ptx:1161) l0x00002160: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2680 (_4.ptx:1170) bra l0x00002278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2758 (_4.ptx:1198) l0x00002278: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2690 (_4.ptx:1172) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d0 (_4.ptx:1180) l0x000021f0: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x26b0 (_4.ptx:1176) bra l0x000021f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d0 (_4.ptx:1180) l0x000021f0: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2760 (_4.ptx:1199) bra l0x000022b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2798 (_4.ptx:1206) l0x000022b8: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x27b0 (_4.ptx:1209) @$p3.eq bra l0x00002528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a28 (_4.ptx:1294) l0x00002548: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2840 (_4.ptx:1227) @$p2.eq bra l0x00002420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2948 (_4.ptx:1262) l0x00002468: and.b32 $r17, s[0x0024], constant1_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii[0x0008];
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x28f8 (_4.ptx:1252) bra l0x00002468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2948 (_4.ptx:1262) l0x00002468: and.b32 $r17, s[0x0024], constant1_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii[0x0008];
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2a00 (_4.ptx:1289) bra l0x00002548;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a28 (_4.ptx:1294) l0x00002548: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2e10 (_4.ptx:1425) @$p0.eq bra l0x00002cf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d8 (_4.ptx:1552) l0x00002cf8: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x3310 (_4.ptx:1595) @$p1.eq bra l0x00002e80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3360 (_4.ptx:1606) l0x00002e80: nop;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x34b8 (_4.ptx:1653) @$p1.eq bra l0x00003030;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3510 (_4.ptx:1665) l0x00003030: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x3538 (_4.ptx:1670) @$p3.eq bra l0x00003110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35f0 (_4.ptx:1694) l0x00003110: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x3600 (_4.ptx:1696) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x36b8 (_4.ptx:1720) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x36f8 (_4.ptx:1729) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x3738 (_4.ptx:1738) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x3778 (_4.ptx:1747) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x37b8 (_4.ptx:1756) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x37f8 (_4.ptx:1765) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x38d8 (_4.ptx:1794) @$p2.ne bra l0x000025f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e0 (_4.ptx:1795) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x38e8 (_4.ptx:1796) l0x00003408: @$p1.eq bra l0x00003568;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b18 (_4.ptx:1869) l0x00003638: ssy 0x00003938;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x38f8 (_4.ptx:1798) @$p2.eq bra l0x00003440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_4.ptx:1806) l0x00003458: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x3918 (_4.ptx:1802) bra l0x00003458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_4.ptx:1806) l0x00003458: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x39c0 (_4.ptx:1824) @$p2.eq bra l0x00003508;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a00 (_4.ptx:1832) l0x00003520: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x39e0 (_4.ptx:1828) bra l0x00003520;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a00 (_4.ptx:1832) l0x00003520: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3a40 (_4.ptx:1841) bra l0x00003638;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b18 (_4.ptx:1869) l0x00003638: ssy 0x00003938;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3a50 (_4.ptx:1843) @$p2.eq bra l0x00003598;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_4.ptx:1851) l0x000035b0: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3a70 (_4.ptx:1847) bra l0x000035b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_4.ptx:1851) l0x000035b0: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x3b20 (_4.ptx:1870) @$p0.eq bra l0x00003908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (_4.ptx:1969) l0x00003938: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3ba8 (_4.ptx:1888) @$p1.eq bra l0x00003828;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd8 (_4.ptx:1961) l0x000038f8: mov.u32 $r6, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3bb8 (_4.ptx:1890) @$p2.eq bra l0x00003700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bf8 (_4.ptx:1898) l0x00003718: mov.u32 $r11, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x3bd8 (_4.ptx:1894) bra l0x00003718;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bf8 (_4.ptx:1898) l0x00003718: mov.u32 $r11, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3c80 (_4.ptx:1916) @$p2.eq bra l0x000037c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc0 (_4.ptx:1924) l0x000037e0: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3ca0 (_4.ptx:1920) bra l0x000037e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc0 (_4.ptx:1924) l0x000037e0: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3d00 (_4.ptx:1933) bra l0x000038f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd8 (_4.ptx:1961) l0x000038f8: mov.u32 $r6, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3d10 (_4.ptx:1935) @$p2.eq bra l0x00003858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_4.ptx:1943) l0x00003870: mov.u32 $r11, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3d30 (_4.ptx:1939) bra l0x00003870;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_4.ptx:1943) l0x00003870: mov.u32 $r11, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3de0 (_4.ptx:1962) bra l0x00003938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (_4.ptx:1969) l0x00003938: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3e30 (_4.ptx:1972) @$p3.eq bra l0x00003b58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4050 (_4.ptx:2044) l0x00003b70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3ec0 (_4.ptx:1990) @$p2.eq bra l0x00003aa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fc0 (_4.ptx:2024) l0x00003ae0: shr.s32 $r15, $r5, 0x0000001f;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3f78 (_4.ptx:2015) bra l0x00003ae0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fc0 (_4.ptx:2024) l0x00003ae0: shr.s32 $r15, $r5, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x4030 (_4.ptx:2040) bra l0x00003b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4050 (_4.ptx:2044) l0x00003b70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x4438 (_4.ptx:2173) @$p0.eq bra l0x00004328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4808 (_4.ptx:2300) l0x00004328: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x4940 (_4.ptx:2343) @$p1.eq bra l0x000044b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4990 (_4.ptx:2354) l0x000044b0: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x4ae8 (_4.ptx:2401) @$p1.eq bra l0x00004660;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b40 (_4.ptx:2413) l0x00004660: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x4f50 (_4.ptx:2551) @$p2.ne bra l0x00003c20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f58 (_4.ptx:2552) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5040 (_4.ptx:2601) @$p3.ne bra l0x00001b68;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5070 (_4.ptx:2608) @$p1.eq bra l0x000002e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5388 (_4.ptx:2714) l0x00000420: ssy 0x000007e8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5080 (_4.ptx:2610) @$p2.eq bra l0x00000140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50c8 (_4.ptx:2619) l0x00000160: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x50a0 (_4.ptx:2614) bra l0x00000160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50c8 (_4.ptx:2619) l0x00000160: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x51c0 (_4.ptx:2653) @$p2.eq bra l0x00000280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5200 (_4.ptx:2661) l0x00000298: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x51e0 (_4.ptx:2657) bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5200 (_4.ptx:2661) l0x00000298: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5248 (_4.ptx:2672) bra l0x00000420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5388 (_4.ptx:2714) l0x00000420: ssy 0x000007e8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5258 (_4.ptx:2674) @$p2.eq bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5298 (_4.ptx:2682) l0x00000330: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5278 (_4.ptx:2678) bra l0x00000330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5298 (_4.ptx:2682) l0x00000330: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5390 (_4.ptx:2715) @$p0.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (_4.ptx:2843) l0x000007e8: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5418 (_4.ptx:2733) @$p1.eq bra l0x00000670;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (_4.ptx:2843) l0x000007e8: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5428 (_4.ptx:2735) @$p2.eq bra l0x000004e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5468 (_4.ptx:2743) l0x00000500: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5448 (_4.ptx:2739) bra l0x00000500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5468 (_4.ptx:2743) l0x00000500: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5548 (_4.ptx:2774) @$p2.eq bra l0x00000608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5588 (_4.ptx:2782) l0x00000620: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x5568 (_4.ptx:2778) bra l0x00000620;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5588 (_4.ptx:2782) l0x00000620: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x55d0 (_4.ptx:2793) bra l0x000007e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (_4.ptx:2843) l0x000007e8: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x55e0 (_4.ptx:2795) @$p2.eq bra l0x000006a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5620 (_4.ptx:2803) l0x000006b8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x5600 (_4.ptx:2799) bra l0x000006b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5620 (_4.ptx:2803) l0x000006b8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x5710 (_4.ptx:2835) bra l0x000007e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (_4.ptx:2843) l0x000007e8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x5768 (_4.ptx:2846) @$p3.eq bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b8 (_4.ptx:2925) l0x00000a50: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x57f8 (_4.ptx:2864) @$p2.eq bra l0x00000928;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d8 (_4.ptx:2893) l0x00000970: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5888 (_4.ptx:2883) bra l0x00000970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d8 (_4.ptx:2893) l0x00000970: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5990 (_4.ptx:2920) bra l0x00000a50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b8 (_4.ptx:2925) l0x00000a50: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x5fa8 (_4.ptx:3120) @$p0.eq bra l0x000015d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6538 (_4.ptx:3298) l0x000015d0: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x6670 (_4.ptx:3341) @$p1.eq bra l0x00001758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66c0 (_4.ptx:3352) l0x00001758: nop;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x6818 (_4.ptx:3399) @$p1.eq bra l0x00001908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6870 (_4.ptx:3411) l0x00001908: nop;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x6898 (_4.ptx:3416) @$p3.eq bra l0x00001970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68d8 (_4.ptx:3425) l0x00001970: nop;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x68e8 (_4.ptx:3427) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x6928 (_4.ptx:3436) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x6968 (_4.ptx:3445) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x69a8 (_4.ptx:3454) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x69e8 (_4.ptx:3463) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x6a28 (_4.ptx:3472) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x6a68 (_4.ptx:3481) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x6ac0 (_4.ptx:3493) @$p2.ne bra l0x00000b20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ac8 (_4.ptx:3494) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x6ae8 (_4.ptx:3498) @$p3.ne bra l0x000030d0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x6af0 (_4.ptx:3499) @$p1.eq bra l0x00001cf0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d28 (_4.ptx:3573) l0x00001dc0: ssy 0x000020c0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x6b00 (_4.ptx:3501) @$p2.eq bra l0x00001bc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (_4.ptx:3510) l0x00001be0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x6b20 (_4.ptx:3505) bra l0x00001be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (_4.ptx:3510) l0x00001be0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x6bd0 (_4.ptx:3528) @$p2.eq bra l0x00001c90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c10 (_4.ptx:3536) l0x00001ca8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x6bf0 (_4.ptx:3532) bra l0x00001ca8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c10 (_4.ptx:3536) l0x00001ca8: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x6c50 (_4.ptx:3545) bra l0x00001dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d28 (_4.ptx:3573) l0x00001dc0: ssy 0x000020c0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x6c60 (_4.ptx:3547) @$p2.eq bra l0x00001d20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ca0 (_4.ptx:3555) l0x00001d38: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x6c80 (_4.ptx:3551) bra l0x00001d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ca0 (_4.ptx:3555) l0x00001d38: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x6d30 (_4.ptx:3574) @$p0.eq bra l0x00002090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7028 (_4.ptx:3673) l0x000020c0: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x6db8 (_4.ptx:3592) @$p1.eq bra l0x00001fb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (_4.ptx:3665) l0x00002080: mov.u32 $r16, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x6dc8 (_4.ptx:3594) @$p2.eq bra l0x00001e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e08 (_4.ptx:3602) l0x00001ea0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x6de8 (_4.ptx:3598) bra l0x00001ea0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e08 (_4.ptx:3602) l0x00001ea0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x6e90 (_4.ptx:3620) @$p2.eq bra l0x00001f50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed0 (_4.ptx:3628) l0x00001f68: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x6eb0 (_4.ptx:3624) bra l0x00001f68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed0 (_4.ptx:3628) l0x00001f68: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x6f10 (_4.ptx:3637) bra l0x00002080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (_4.ptx:3665) l0x00002080: mov.u32 $r16, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x6f20 (_4.ptx:3639) @$p2.eq bra l0x00001fe0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f60 (_4.ptx:3647) l0x00001ff8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x6f40 (_4.ptx:3643) bra l0x00001ff8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f60 (_4.ptx:3647) l0x00001ff8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x6ff0 (_4.ptx:3666) bra l0x000020c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7028 (_4.ptx:3673) l0x000020c0: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x7040 (_4.ptx:3676) @$p3.eq bra l0x00002330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72b8 (_4.ptx:3761) l0x00002350: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x70d0 (_4.ptx:3694) @$p2.eq bra l0x00002228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d8 (_4.ptx:3729) l0x00002270: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x7188 (_4.ptx:3719) bra l0x00002270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d8 (_4.ptx:3729) l0x00002270: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x7290 (_4.ptx:3756) bra l0x00002350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72b8 (_4.ptx:3761) l0x00002350: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x76b8 (_4.ptx:3898) @$p0.eq bra l0x00002b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7aa0 (_4.ptx:4029) l0x00002b38: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x7bd8 (_4.ptx:4072) @$p1.eq bra l0x00002cc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c28 (_4.ptx:4083) l0x00002cc0: nop;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x7d80 (_4.ptx:4130) @$p1.eq bra l0x00002e70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dd8 (_4.ptx:4142) l0x00002e70: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x7e00 (_4.ptx:4147) @$p3.eq bra l0x00002ed8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e40 (_4.ptx:4156) l0x00002ed8: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x7e50 (_4.ptx:4158) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x7e90 (_4.ptx:4167) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x7ed0 (_4.ptx:4176) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x7f10 (_4.ptx:4185) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x7f50 (_4.ptx:4194) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x7f90 (_4.ptx:4203) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x7fd0 (_4.ptx:4212) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x8028 (_4.ptx:4224) @$p2.ne bra l0x00002438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8030 (_4.ptx:4225) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x8038 (_4.ptx:4226) l0x000030d0: @$p1.eq bra l0x00003238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_4.ptx:4300) l0x00003308: ssy 0x00003608;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x8048 (_4.ptx:4228) @$p2.eq bra l0x00003108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8090 (_4.ptx:4237) l0x00003128: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x8068 (_4.ptx:4232) bra l0x00003128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8090 (_4.ptx:4237) l0x00003128: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x8118 (_4.ptx:4255) @$p2.eq bra l0x000031d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8158 (_4.ptx:4263) l0x000031f0: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x8138 (_4.ptx:4259) bra l0x000031f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8158 (_4.ptx:4263) l0x000031f0: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x8198 (_4.ptx:4272) bra l0x00003308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_4.ptx:4300) l0x00003308: ssy 0x00003608;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x81a8 (_4.ptx:4274) @$p2.eq bra l0x00003268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81e8 (_4.ptx:4282) l0x00003280: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x81c8 (_4.ptx:4278) bra l0x00003280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81e8 (_4.ptx:4282) l0x00003280: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x8278 (_4.ptx:4301) @$p0.eq bra l0x000035d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8570 (_4.ptx:4400) l0x00003608: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x8300 (_4.ptx:4319) @$p1.eq bra l0x000034f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8530 (_4.ptx:4392) l0x000035c8: mov.u32 $r15, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x8310 (_4.ptx:4321) @$p2.eq bra l0x000033d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8350 (_4.ptx:4329) l0x000033e8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x8330 (_4.ptx:4325) bra l0x000033e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8350 (_4.ptx:4329) l0x000033e8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x83d8 (_4.ptx:4347) @$p2.eq bra l0x00003498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8418 (_4.ptx:4355) l0x000034b0: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x83f8 (_4.ptx:4351) bra l0x000034b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8418 (_4.ptx:4355) l0x000034b0: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x8458 (_4.ptx:4364) bra l0x000035c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8530 (_4.ptx:4392) l0x000035c8: mov.u32 $r15, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x8468 (_4.ptx:4366) @$p2.eq bra l0x00003528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84a8 (_4.ptx:4374) l0x00003540: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x8488 (_4.ptx:4370) bra l0x00003540;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84a8 (_4.ptx:4374) l0x00003540: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x8538 (_4.ptx:4393) bra l0x00003608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8570 (_4.ptx:4400) l0x00003608: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x8588 (_4.ptx:4403) @$p3.eq bra l0x00003820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_4.ptx:4474) l0x00003838: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x8618 (_4.ptx:4421) @$p2.eq bra l0x00003768;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8710 (_4.ptx:4454) l0x000037a8: shr.s32 $r1, $r8, 0x0000001f;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x86c8 (_4.ptx:4445) bra l0x000037a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8710 (_4.ptx:4454) l0x000037a8: shr.s32 $r1, $r8, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x8780 (_4.ptx:4470) bra l0x00003838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_4.ptx:4474) l0x00003838: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x8ba8 (_4.ptx:4611) @$p0.eq bra l0x00004028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f90 (_4.ptx:4742) l0x00004028: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x90c8 (_4.ptx:4785) @$p1.eq bra l0x000041b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9118 (_4.ptx:4796) l0x000041b0: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x9270 (_4.ptx:4843) @$p1.eq bra l0x00004360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92c8 (_4.ptx:4855) l0x00004360: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x9470 (_4.ptx:4916) @$p2.ne bra l0x00003920;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9478 (_4.ptx:4917) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x95b0 (_4.ptx:4977) @$p3.ne bra l0x00001bb8;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x95e0 (_4.ptx:4984) @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98f8 (_4.ptx:5090) l0x00000470: ssy 0x00000838;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x95f0 (_4.ptx:4986) @$p2.eq bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9638 (_4.ptx:4995) l0x000001b0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9610 (_4.ptx:4990) bra l0x000001b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9638 (_4.ptx:4995) l0x000001b0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9730 (_4.ptx:5029) @$p2.eq bra l0x000002d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9770 (_4.ptx:5037) l0x000002e8: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9750 (_4.ptx:5033) bra l0x000002e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9770 (_4.ptx:5037) l0x000002e8: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x97b8 (_4.ptx:5048) bra l0x00000470;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98f8 (_4.ptx:5090) l0x00000470: ssy 0x00000838;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x97c8 (_4.ptx:5050) @$p2.eq bra l0x00000368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9808 (_4.ptx:5058) l0x00000380: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x97e8 (_4.ptx:5054) bra l0x00000380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9808 (_4.ptx:5058) l0x00000380: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9900 (_4.ptx:5091) @$p0.eq bra l0x00000800;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cc0 (_4.ptx:5219) l0x00000838: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9988 (_4.ptx:5109) @$p1.eq bra l0x000006c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cc0 (_4.ptx:5219) l0x00000838: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9998 (_4.ptx:5111) @$p2.eq bra l0x00000538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d8 (_4.ptx:5119) l0x00000550: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x99b8 (_4.ptx:5115) bra l0x00000550;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d8 (_4.ptx:5119) l0x00000550: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9ab8 (_4.ptx:5150) @$p2.eq bra l0x00000658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9af8 (_4.ptx:5158) l0x00000670: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x9ad8 (_4.ptx:5154) bra l0x00000670;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9af8 (_4.ptx:5158) l0x00000670: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9b40 (_4.ptx:5169) bra l0x00000838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cc0 (_4.ptx:5219) l0x00000838: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9b50 (_4.ptx:5171) @$p2.eq bra l0x000006f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b90 (_4.ptx:5179) l0x00000708: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9b70 (_4.ptx:5175) bra l0x00000708;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b90 (_4.ptx:5179) l0x00000708: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x9c80 (_4.ptx:5211) bra l0x00000838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cc0 (_4.ptx:5219) l0x00000838: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x9cd8 (_4.ptx:5222) @$p3.eq bra l0x00000a80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f28 (_4.ptx:5301) l0x00000aa0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x9d68 (_4.ptx:5240) @$p2.eq bra l0x00000978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e48 (_4.ptx:5269) l0x000009c0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x9df8 (_4.ptx:5259) bra l0x000009c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e48 (_4.ptx:5269) l0x000009c0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x9f00 (_4.ptx:5296) bra l0x00000aa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f28 (_4.ptx:5301) l0x00000aa0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xa518 (_4.ptx:5496) @$p0.eq bra l0x00001620;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaaa8 (_4.ptx:5674) l0x00001620: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xabe0 (_4.ptx:5717) @$p1.eq bra l0x000017a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac30 (_4.ptx:5728) l0x000017a8: nop;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xad88 (_4.ptx:5775) @$p1.eq bra l0x00001958;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xade0 (_4.ptx:5787) l0x00001958: nop;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xae08 (_4.ptx:5792) @$p3.eq bra l0x000019c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae48 (_4.ptx:5801) l0x000019c0: nop;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xae58 (_4.ptx:5803) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xae98 (_4.ptx:5812) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xaed8 (_4.ptx:5821) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xaf18 (_4.ptx:5830) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xaf58 (_4.ptx:5839) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xaf98 (_4.ptx:5848) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xafd8 (_4.ptx:5857) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xb030 (_4.ptx:5869) @$p2.ne bra l0x00000b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb038 (_4.ptx:5870) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xb058 (_4.ptx:5874) @$p3.ne bra l0x00003120;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xb060 (_4.ptx:5875) @$p1.eq bra l0x00001d40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb298 (_4.ptx:5949) l0x00001e10: ssy 0x00002110;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xb070 (_4.ptx:5877) @$p2.eq bra l0x00001c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0b8 (_4.ptx:5886) l0x00001c30: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xb090 (_4.ptx:5881) bra l0x00001c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0b8 (_4.ptx:5886) l0x00001c30: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xb140 (_4.ptx:5904) @$p2.eq bra l0x00001ce0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb180 (_4.ptx:5912) l0x00001cf8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xb160 (_4.ptx:5908) bra l0x00001cf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb180 (_4.ptx:5912) l0x00001cf8: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0xb1c0 (_4.ptx:5921) bra l0x00001e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb298 (_4.ptx:5949) l0x00001e10: ssy 0x00002110;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0xb1d0 (_4.ptx:5923) @$p2.eq bra l0x00001d70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb210 (_4.ptx:5931) l0x00001d88: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0xb1f0 (_4.ptx:5927) bra l0x00001d88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb210 (_4.ptx:5931) l0x00001d88: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0xb2a0 (_4.ptx:5950) @$p0.eq bra l0x000020e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb598 (_4.ptx:6049) l0x00002110: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0xb328 (_4.ptx:5968) @$p1.eq bra l0x00002000;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb558 (_4.ptx:6041) l0x000020d0: mov.u32 $r15, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0xb338 (_4.ptx:5970) @$p2.eq bra l0x00001ed8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb378 (_4.ptx:5978) l0x00001ef0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0xb358 (_4.ptx:5974) bra l0x00001ef0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb378 (_4.ptx:5978) l0x00001ef0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0xb400 (_4.ptx:5996) @$p2.eq bra l0x00001fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb440 (_4.ptx:6004) l0x00001fb8: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0xb420 (_4.ptx:6000) bra l0x00001fb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb440 (_4.ptx:6004) l0x00001fb8: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0xb480 (_4.ptx:6013) bra l0x000020d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb558 (_4.ptx:6041) l0x000020d0: mov.u32 $r15, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0xb490 (_4.ptx:6015) @$p2.eq bra l0x00002030;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_4.ptx:6023) l0x00002048: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0xb4b0 (_4.ptx:6019) bra l0x00002048;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_4.ptx:6023) l0x00002048: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0xb560 (_4.ptx:6042) bra l0x00002110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb598 (_4.ptx:6049) l0x00002110: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0xb5b0 (_4.ptx:6052) @$p3.eq bra l0x00002380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb828 (_4.ptx:6137) l0x000023a0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0xb640 (_4.ptx:6070) @$p2.eq bra l0x00002278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb748 (_4.ptx:6105) l0x000022c0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0xb6f8 (_4.ptx:6095) bra l0x000022c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb748 (_4.ptx:6105) l0x000022c0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0xb800 (_4.ptx:6132) bra l0x000023a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb828 (_4.ptx:6137) l0x000023a0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0xbc28 (_4.ptx:6274) @$p0.eq bra l0x00002b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc010 (_4.ptx:6405) l0x00002b88: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0xc148 (_4.ptx:6448) @$p1.eq bra l0x00002d10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc198 (_4.ptx:6459) l0x00002d10: nop;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0xc2f0 (_4.ptx:6506) @$p1.eq bra l0x00002ec0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc348 (_4.ptx:6518) l0x00002ec0: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0xc370 (_4.ptx:6523) @$p3.eq bra l0x00002f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc3b0 (_4.ptx:6532) l0x00002f28: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0xc3c0 (_4.ptx:6534) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0xc400 (_4.ptx:6543) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0xc440 (_4.ptx:6552) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0xc480 (_4.ptx:6561) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0xc4c0 (_4.ptx:6570) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0xc500 (_4.ptx:6579) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0xc540 (_4.ptx:6588) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0xc598 (_4.ptx:6600) @$p2.ne bra l0x00002488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5a0 (_4.ptx:6601) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0xc5a8 (_4.ptx:6602) l0x00003120: @$p1.eq bra l0x00003288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7e0 (_4.ptx:6676) l0x00003358: ssy 0x00003658;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0xc5b8 (_4.ptx:6604) @$p2.eq bra l0x00003158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc600 (_4.ptx:6613) l0x00003178: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0xc5d8 (_4.ptx:6608) bra l0x00003178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc600 (_4.ptx:6613) l0x00003178: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0xc688 (_4.ptx:6631) @$p2.eq bra l0x00003228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6c8 (_4.ptx:6639) l0x00003240: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0xc6a8 (_4.ptx:6635) bra l0x00003240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6c8 (_4.ptx:6639) l0x00003240: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0xc708 (_4.ptx:6648) bra l0x00003358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7e0 (_4.ptx:6676) l0x00003358: ssy 0x00003658;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0xc718 (_4.ptx:6650) @$p2.eq bra l0x000032b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc758 (_4.ptx:6658) l0x000032d0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0xc738 (_4.ptx:6654) bra l0x000032d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc758 (_4.ptx:6658) l0x000032d0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0xc7e8 (_4.ptx:6677) @$p0.eq bra l0x00003628;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcae0 (_4.ptx:6776) l0x00003658: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0xc870 (_4.ptx:6695) @$p1.eq bra l0x00003548;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcaa0 (_4.ptx:6768) l0x00003618: mov.u32 $r14, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0xc880 (_4.ptx:6697) @$p2.eq bra l0x00003420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc8c0 (_4.ptx:6705) l0x00003438: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0xc8a0 (_4.ptx:6701) bra l0x00003438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc8c0 (_4.ptx:6705) l0x00003438: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0xc948 (_4.ptx:6723) @$p2.eq bra l0x000034e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_4.ptx:6731) l0x00003500: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0xc968 (_4.ptx:6727) bra l0x00003500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_4.ptx:6731) l0x00003500: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0xc9c8 (_4.ptx:6740) bra l0x00003618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcaa0 (_4.ptx:6768) l0x00003618: mov.u32 $r14, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0xc9d8 (_4.ptx:6742) @$p2.eq bra l0x00003578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca18 (_4.ptx:6750) l0x00003590: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0xc9f8 (_4.ptx:6746) bra l0x00003590;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca18 (_4.ptx:6750) l0x00003590: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0xcaa8 (_4.ptx:6769) bra l0x00003658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcae0 (_4.ptx:6776) l0x00003658: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0xcaf8 (_4.ptx:6779) @$p3.eq bra l0x00003870;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd10 (_4.ptx:6850) l0x00003888: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0xcb88 (_4.ptx:6797) @$p2.eq bra l0x000037b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc80 (_4.ptx:6830) l0x000037f8: shr.s32 $r2, $r7, 0x0000001f;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0xcc38 (_4.ptx:6821) bra l0x000037f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc80 (_4.ptx:6830) l0x000037f8: shr.s32 $r2, $r7, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0xccf0 (_4.ptx:6846) bra l0x00003888;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd10 (_4.ptx:6850) l0x00003888: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0xd118 (_4.ptx:6987) @$p0.eq bra l0x00004078;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd500 (_4.ptx:7118) l0x00004078: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0xd638 (_4.ptx:7161) @$p1.eq bra l0x00004200;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd688 (_4.ptx:7172) l0x00004200: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0xd7e0 (_4.ptx:7219) @$p1.eq bra l0x000043b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd838 (_4.ptx:7231) l0x000043b0: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0xd9e0 (_4.ptx:7292) @$p2.ne bra l0x00003970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9e8 (_4.ptx:7293) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2shLE7"
Running: cat _ptx_2shLE7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HU5Sud
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HU5Sud --output-file  /dev/null 2> _ptx_2shLE7info"
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' : regs=38, lmem=0, smem=3000, cmem=60
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' : regs=38, lmem=0, smem=5816, cmem=60
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' : regs=38, lmem=0, smem=8632, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2shLE7 _ptx2_HU5Sud _ptx_2shLE7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii : hostFun 0x0x4051e0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii : hostFun 0x0x4051d0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=dwt_cuda/fdwt97.cu
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii : hostFun 0x0x405c90, fat_cubin_handle = 5
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_5.elf
()





Finished parsing .elf file _cuobjdump_5.elf
Parsing .ptx file _cuobjdump_5.ptx
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
Finished parsing .ptx file _cuobjdump_5.ptx
Parsing .sass file _cuobjdump_5.sass
Finished parsing .sass file _cuobjdump_5.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_5.ptx _cuobjdump_5.sass _cuobjdump_5.elf _ptxplus_g5lEfm
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii" from 0x200 to 0x23c (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii" from 0x240 to 0x280 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii" from 0x280 to 0x2c0 (global memory space) 10
GPGPU-Sim PTX: allocating stack frame region for .local "l1" from 0x0 to 0x0
GPGPU-Sim PTX: allocating stack frame region for .local "l2" from 0x0 to 0x0
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdb58 (_5.ptx:97) @$p3.ne bra l0x000021c0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xdb98 (_5.ptx:106) @$p3.eq bra l0x00000450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0c0 (_5.ptx:276) l0x000006c8: ssy 0x00000cb8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xdba8 (_5.ptx:108) @$p2.eq bra l0x000001d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbf0 (_5.ptx:117) l0x000001f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xdbc8 (_5.ptx:112) bra l0x000001f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbf0 (_5.ptx:117) l0x000001f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xddb8 (_5.ptx:176) @$p2.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xddf8 (_5.ptx:184) l0x00000400: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xddd8 (_5.ptx:180) bra l0x00000400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xddf8 (_5.ptx:184) l0x00000400: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xde40 (_5.ptx:195) bra l0x000006c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0c0 (_5.ptx:276) l0x000006c8: ssy 0x00000cb8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xde50 (_5.ptx:197) @$p2.eq bra l0x00000480;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde90 (_5.ptx:205) l0x00000498: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xde70 (_5.ptx:201) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde90 (_5.ptx:205) l0x00000498: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xe0c8 (_5.ptx:277) @$p0.eq bra l0x00000c90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6b0 (_5.ptx:471) l0x00000cb8: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe178 (_5.ptx:299) @$p3.eq bra l0x00000a08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6b0 (_5.ptx:471) l0x00000cb8: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe188 (_5.ptx:301) @$p2.eq bra l0x000007b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1c8 (_5.ptx:309) l0x000007d0: mov.u32 $r2, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe1a8 (_5.ptx:305) bra l0x000007d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1c8 (_5.ptx:309) l0x000007d0: mov.u32 $r2, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xe370 (_5.ptx:364) @$p2.eq bra l0x000009a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3b0 (_5.ptx:372) l0x000009b8: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xe390 (_5.ptx:368) bra l0x000009b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3b0 (_5.ptx:372) l0x000009b8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xe3f8 (_5.ptx:383) bra l0x00000cb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6b0 (_5.ptx:471) l0x00000cb8: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xe408 (_5.ptx:385) @$p2.eq bra l0x00000a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe448 (_5.ptx:393) l0x00000a50: mov.u32 $r3, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xe428 (_5.ptx:389) bra l0x00000a50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe448 (_5.ptx:393) l0x00000a50: mov.u32 $r3, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe680 (_5.ptx:465) bra l0x00000cb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6b0 (_5.ptx:471) l0x00000cb8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xe758 (_5.ptx:495) @$p1.eq bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe798 (_5.ptx:504) l0x00000da0: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xe840 (_5.ptx:528) @$p1.eq bra l0x00000e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe880 (_5.ptx:537) l0x00000e88: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xe928 (_5.ptx:561) @$p1.eq bra l0x00000f70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe968 (_5.ptx:570) l0x00000f70: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xea10 (_5.ptx:594) @$p1.eq bra l0x00001058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea50 (_5.ptx:603) l0x00001058: nop;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xeb00 (_5.ptx:625) @$p2.eq bra l0x00001148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb40 (_5.ptx:633) l0x00001148: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xeb60 (_5.ptx:637) @$p3.eq bra l0x00001398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedb0 (_5.ptx:716) l0x000013b8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xebf0 (_5.ptx:655) @$p2.eq bra l0x00001290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecd0 (_5.ptx:684) l0x000012d8: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xec80 (_5.ptx:674) bra l0x000012d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecd0 (_5.ptx:684) l0x000012d8: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xed88 (_5.ptx:711) bra l0x000013b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedb0 (_5.ptx:716) l0x000013b8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf000 (_5.ptx:790) @$p0.eq bra l0x000017f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1e8 (_5.ptx:851) l0x000017f0: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xf298 (_5.ptx:876) @$p1.eq bra l0x000018e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2d8 (_5.ptx:885) l0x000018e0: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xf388 (_5.ptx:910) @$p1.eq bra l0x000019d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf3c8 (_5.ptx:919) l0x000019d0: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xf478 (_5.ptx:944) @$p1.eq bra l0x00001ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4b8 (_5.ptx:953) l0x00001ac0: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xf568 (_5.ptx:978) @$p1.eq bra l0x00001bb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5a8 (_5.ptx:987) l0x00001bb0: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xf660 (_5.ptx:1010) @$p2.eq bra l0x00001ca8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6a0 (_5.ptx:1018) l0x00001ca8: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xfba8 (_5.ptx:1183) @$p2.ne bra l0x00001450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfbb0 (_5.ptx:1184) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xfbd0 (_5.ptx:1188) @$p3.ne bra l0x00003c80;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xfbe8 (_5.ptx:1191) @$p3.eq bra l0x000023c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff48 (_5.ptx:1303) l0x00002550: ssy 0x000029a0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xfbf8 (_5.ptx:1193) @$p2.eq bra l0x00002228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc40 (_5.ptx:1202) l0x00002248: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xfc18 (_5.ptx:1197) bra l0x00002248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc40 (_5.ptx:1202) l0x00002248: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xfd38 (_5.ptx:1235) @$p2.eq bra l0x00002368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd78 (_5.ptx:1243) l0x00002380: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xfd58 (_5.ptx:1239) bra l0x00002380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd78 (_5.ptx:1243) l0x00002380: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0xfdb8 (_5.ptx:1252) bra l0x00002550;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff48 (_5.ptx:1303) l0x00002550: ssy 0x000029a0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0xfdc8 (_5.ptx:1254) @$p2.eq bra l0x000023f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe08 (_5.ptx:1262) l0x00002410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0xfde8 (_5.ptx:1258) bra l0x00002410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe08 (_5.ptx:1262) l0x00002410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0xff50 (_5.ptx:1304) @$p0.eq bra l0x00002980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10398 (_5.ptx:1445) l0x000029a0: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x10000 (_5.ptx:1326) @$p3.eq bra l0x000027e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10368 (_5.ptx:1439) l0x00002970: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x10010 (_5.ptx:1328) @$p2.eq bra l0x00002640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10050 (_5.ptx:1336) l0x00002658: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x10030 (_5.ptx:1332) bra l0x00002658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10050 (_5.ptx:1336) l0x00002658: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x10150 (_5.ptx:1370) @$p2.eq bra l0x00002780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10190 (_5.ptx:1378) l0x00002798: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x10170 (_5.ptx:1374) bra l0x00002798;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10190 (_5.ptx:1378) l0x00002798: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x101d0 (_5.ptx:1387) bra l0x00002970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10368 (_5.ptx:1439) l0x00002970: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x101e0 (_5.ptx:1389) @$p2.eq bra l0x00002810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10220 (_5.ptx:1397) l0x00002828: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x10200 (_5.ptx:1393) bra l0x00002828;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10220 (_5.ptx:1397) l0x00002828: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x10370 (_5.ptx:1440) bra l0x000029a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10398 (_5.ptx:1445) l0x000029a0: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x10440 (_5.ptx:1469) @$p1.eq bra l0x00002a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10480 (_5.ptx:1478) l0x00002a88: nop;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x10528 (_5.ptx:1502) @$p1.eq bra l0x00002b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10568 (_5.ptx:1511) l0x00002b70: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x10610 (_5.ptx:1535) @$p1.eq bra l0x00002c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10650 (_5.ptx:1544) l0x00002c58: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x106f8 (_5.ptx:1568) @$p1.eq bra l0x00002d40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10738 (_5.ptx:1577) l0x00002d40: nop;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x107e8 (_5.ptx:1599) @$p2.eq bra l0x00002e30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10828 (_5.ptx:1607) l0x00002e30: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x10848 (_5.ptx:1611) @$p3.eq bra l0x000030a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ac0 (_5.ptx:1696) l0x000030c8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x108d8 (_5.ptx:1629) @$p2.eq bra l0x00002fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109e0 (_5.ptx:1664) l0x00002fe8: shr.s32 $r5, $r7, 0x0000001f;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x10990 (_5.ptx:1654) bra l0x00002fe8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109e0 (_5.ptx:1664) l0x00002fe8: shr.s32 $r5, $r7, 0x0000001f;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x10a98 (_5.ptx:1691) bra l0x000030c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ac0 (_5.ptx:1696) l0x000030c8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x10c08 (_5.ptx:1737) @$p0.eq bra l0x00003300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cf8 (_5.ptx:1769) l0x00003300: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x10da8 (_5.ptx:1794) @$p1.eq bra l0x000033f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10de8 (_5.ptx:1803) l0x000033f0: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x10e98 (_5.ptx:1828) @$p1.eq bra l0x000034e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ed8 (_5.ptx:1837) l0x000034e0: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x10f88 (_5.ptx:1862) @$p1.eq bra l0x000035d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10fc8 (_5.ptx:1871) l0x000035d0: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x11078 (_5.ptx:1896) @$p1.eq bra l0x000036c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110b8 (_5.ptx:1905) l0x000036c0: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x11170 (_5.ptx:1928) @$p2.eq bra l0x000037b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x111b0 (_5.ptx:1936) l0x000037b8: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x11668 (_5.ptx:2095) @$p2.ne bra l0x00003170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11670 (_5.ptx:2096) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x11688 (_5.ptx:2099) @$p3.eq bra l0x00003e68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119e8 (_5.ptx:2211) l0x00003ff0: ssy 0x00004440;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x11698 (_5.ptx:2101) @$p2.eq bra l0x00003cc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x116e0 (_5.ptx:2110) l0x00003ce8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x116b8 (_5.ptx:2105) bra l0x00003ce8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x116e0 (_5.ptx:2110) l0x00003ce8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x117d8 (_5.ptx:2143) @$p2.eq bra l0x00003e08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11818 (_5.ptx:2151) l0x00003e20: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x117f8 (_5.ptx:2147) bra l0x00003e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11818 (_5.ptx:2151) l0x00003e20: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x11858 (_5.ptx:2160) bra l0x00003ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119e8 (_5.ptx:2211) l0x00003ff0: ssy 0x00004440;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x11868 (_5.ptx:2162) @$p2.eq bra l0x00003e98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118a8 (_5.ptx:2170) l0x00003eb0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x11888 (_5.ptx:2166) bra l0x00003eb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118a8 (_5.ptx:2170) l0x00003eb0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x119f0 (_5.ptx:2212) @$p0.eq bra l0x00004420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e38 (_5.ptx:2353) l0x00004440: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x11aa0 (_5.ptx:2234) @$p3.eq bra l0x00004280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e08 (_5.ptx:2347) l0x00004410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x11ab0 (_5.ptx:2236) @$p2.eq bra l0x000040e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11af0 (_5.ptx:2244) l0x000040f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x11ad0 (_5.ptx:2240) bra l0x000040f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11af0 (_5.ptx:2244) l0x000040f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x11bf0 (_5.ptx:2278) @$p2.eq bra l0x00004220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c30 (_5.ptx:2286) l0x00004238: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x11c10 (_5.ptx:2282) bra l0x00004238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c30 (_5.ptx:2286) l0x00004238: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x11c70 (_5.ptx:2295) bra l0x00004410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e08 (_5.ptx:2347) l0x00004410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x11c80 (_5.ptx:2297) @$p2.eq bra l0x000042b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11cc0 (_5.ptx:2305) l0x000042c8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x11ca0 (_5.ptx:2301) bra l0x000042c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11cc0 (_5.ptx:2305) l0x000042c8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x11e10 (_5.ptx:2348) bra l0x00004440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e38 (_5.ptx:2353) l0x00004440: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x11ee0 (_5.ptx:2377) @$p1.eq bra l0x00004528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f20 (_5.ptx:2386) l0x00004528: nop;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x11fc8 (_5.ptx:2410) @$p1.eq bra l0x00004610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12008 (_5.ptx:2419) l0x00004610: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x120b0 (_5.ptx:2443) @$p1.eq bra l0x000046f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120f0 (_5.ptx:2452) l0x000046f8: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x12198 (_5.ptx:2476) @$p1.eq bra l0x000047e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121d8 (_5.ptx:2485) l0x000047e0: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x12288 (_5.ptx:2507) @$p2.eq bra l0x000048d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x122c8 (_5.ptx:2515) l0x000048d0: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x122e8 (_5.ptx:2519) @$p3.eq bra l0x00004af0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12500 (_5.ptx:2590) l0x00004b08: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x12378 (_5.ptx:2537) @$p2.eq bra l0x00004a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12470 (_5.ptx:2570) l0x00004a78: shr.s32 $r1, $r7, 0x0000001f;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x12428 (_5.ptx:2561) bra l0x00004a78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12470 (_5.ptx:2570) l0x00004a78: shr.s32 $r1, $r7, 0x0000001f;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x124e0 (_5.ptx:2586) bra l0x00004b08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12500 (_5.ptx:2590) l0x00004b08: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x12660 (_5.ptx:2634) @$p0.eq bra l0x00004d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12750 (_5.ptx:2666) l0x00004d58: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x12800 (_5.ptx:2691) @$p1.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12840 (_5.ptx:2700) l0x00004e48: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x128f0 (_5.ptx:2725) @$p1.eq bra l0x00004f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12930 (_5.ptx:2734) l0x00004f38: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x129e0 (_5.ptx:2759) @$p1.eq bra l0x00005028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a20 (_5.ptx:2768) l0x00005028: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x12ad0 (_5.ptx:2793) @$p1.eq bra l0x00005118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b10 (_5.ptx:2802) l0x00005118: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x12bc0 (_5.ptx:2824) @$p2.eq bra l0x00005208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c00 (_5.ptx:2832) l0x00005208: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x13100 (_5.ptx:2998) @$p3.ne bra l0x00004bb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13108 (_5.ptx:2999) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13278 (_5.ptx:3065) @$p3.ne bra l0x000021c0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x132b8 (_5.ptx:3074) @$p3.eq bra l0x00000450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e0 (_5.ptx:3244) l0x000006c8: ssy 0x00000cb8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x132c8 (_5.ptx:3076) @$p2.eq bra l0x000001d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13310 (_5.ptx:3085) l0x000001f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x132e8 (_5.ptx:3080) bra l0x000001f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13310 (_5.ptx:3085) l0x000001f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x134d8 (_5.ptx:3144) @$p2.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13518 (_5.ptx:3152) l0x00000400: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x134f8 (_5.ptx:3148) bra l0x00000400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13518 (_5.ptx:3152) l0x00000400: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x13560 (_5.ptx:3163) bra l0x000006c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e0 (_5.ptx:3244) l0x000006c8: ssy 0x00000cb8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13570 (_5.ptx:3165) @$p2.eq bra l0x00000480;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135b0 (_5.ptx:3173) l0x00000498: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13590 (_5.ptx:3169) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135b0 (_5.ptx:3173) l0x00000498: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x137e8 (_5.ptx:3245) @$p0.eq bra l0x00000c90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dd0 (_5.ptx:3439) l0x00000cb8: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x13898 (_5.ptx:3267) @$p3.eq bra l0x00000a08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dd0 (_5.ptx:3439) l0x00000cb8: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x138a8 (_5.ptx:3269) @$p2.eq bra l0x000007b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138e8 (_5.ptx:3277) l0x000007d0: mov.u32 $r2, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x138c8 (_5.ptx:3273) bra l0x000007d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138e8 (_5.ptx:3277) l0x000007d0: mov.u32 $r2, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x13a90 (_5.ptx:3332) @$p2.eq bra l0x000009a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ad0 (_5.ptx:3340) l0x000009b8: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x13ab0 (_5.ptx:3336) bra l0x000009b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ad0 (_5.ptx:3340) l0x000009b8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x13b18 (_5.ptx:3351) bra l0x00000cb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dd0 (_5.ptx:3439) l0x00000cb8: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x13b28 (_5.ptx:3353) @$p2.eq bra l0x00000a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b68 (_5.ptx:3361) l0x00000a50: mov.u32 $r3, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x13b48 (_5.ptx:3357) bra l0x00000a50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b68 (_5.ptx:3361) l0x00000a50: mov.u32 $r3, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x13da0 (_5.ptx:3433) bra l0x00000cb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dd0 (_5.ptx:3439) l0x00000cb8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x13e78 (_5.ptx:3463) @$p1.eq bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13eb8 (_5.ptx:3472) l0x00000da0: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x13f60 (_5.ptx:3496) @$p1.eq bra l0x00000e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fa0 (_5.ptx:3505) l0x00000e88: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x14048 (_5.ptx:3529) @$p1.eq bra l0x00000f70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14088 (_5.ptx:3538) l0x00000f70: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x14130 (_5.ptx:3562) @$p1.eq bra l0x00001058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14170 (_5.ptx:3571) l0x00001058: nop;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x14220 (_5.ptx:3593) @$p2.eq bra l0x00001148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14260 (_5.ptx:3601) l0x00001148: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x14280 (_5.ptx:3605) @$p3.eq bra l0x00001398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144d0 (_5.ptx:3684) l0x000013b8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x14310 (_5.ptx:3623) @$p2.eq bra l0x00001290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143f0 (_5.ptx:3652) l0x000012d8: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x143a0 (_5.ptx:3642) bra l0x000012d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143f0 (_5.ptx:3652) l0x000012d8: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x144a8 (_5.ptx:3679) bra l0x000013b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144d0 (_5.ptx:3684) l0x000013b8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x14720 (_5.ptx:3758) @$p0.eq bra l0x000017f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14908 (_5.ptx:3819) l0x000017f0: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x149b8 (_5.ptx:3844) @$p1.eq bra l0x000018e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149f8 (_5.ptx:3853) l0x000018e0: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x14aa8 (_5.ptx:3878) @$p1.eq bra l0x000019d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ae8 (_5.ptx:3887) l0x000019d0: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x14b98 (_5.ptx:3912) @$p1.eq bra l0x00001ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14bd8 (_5.ptx:3921) l0x00001ac0: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x14c88 (_5.ptx:3946) @$p1.eq bra l0x00001bb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14cc8 (_5.ptx:3955) l0x00001bb0: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x14d80 (_5.ptx:3978) @$p2.eq bra l0x00001ca8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14dc0 (_5.ptx:3986) l0x00001ca8: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x152c8 (_5.ptx:4151) @$p2.ne bra l0x00001450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152d0 (_5.ptx:4152) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x152f0 (_5.ptx:4156) @$p3.ne bra l0x00003c80;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x15308 (_5.ptx:4159) @$p3.eq bra l0x000023c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15668 (_5.ptx:4271) l0x00002550: ssy 0x000029a0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x15318 (_5.ptx:4161) @$p2.eq bra l0x00002228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15360 (_5.ptx:4170) l0x00002248: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x15338 (_5.ptx:4165) bra l0x00002248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15360 (_5.ptx:4170) l0x00002248: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x15458 (_5.ptx:4203) @$p2.eq bra l0x00002368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15498 (_5.ptx:4211) l0x00002380: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x15478 (_5.ptx:4207) bra l0x00002380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15498 (_5.ptx:4211) l0x00002380: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x154d8 (_5.ptx:4220) bra l0x00002550;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15668 (_5.ptx:4271) l0x00002550: ssy 0x000029a0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x154e8 (_5.ptx:4222) @$p2.eq bra l0x000023f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15528 (_5.ptx:4230) l0x00002410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x15508 (_5.ptx:4226) bra l0x00002410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15528 (_5.ptx:4230) l0x00002410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x15670 (_5.ptx:4272) @$p0.eq bra l0x00002980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ab8 (_5.ptx:4413) l0x000029a0: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x15720 (_5.ptx:4294) @$p3.eq bra l0x000027e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a88 (_5.ptx:4407) l0x00002970: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x15730 (_5.ptx:4296) @$p2.eq bra l0x00002640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15770 (_5.ptx:4304) l0x00002658: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x15750 (_5.ptx:4300) bra l0x00002658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15770 (_5.ptx:4304) l0x00002658: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x15870 (_5.ptx:4338) @$p2.eq bra l0x00002780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158b0 (_5.ptx:4346) l0x00002798: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x15890 (_5.ptx:4342) bra l0x00002798;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158b0 (_5.ptx:4346) l0x00002798: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x158f0 (_5.ptx:4355) bra l0x00002970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a88 (_5.ptx:4407) l0x00002970: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x15900 (_5.ptx:4357) @$p2.eq bra l0x00002810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15940 (_5.ptx:4365) l0x00002828: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x15920 (_5.ptx:4361) bra l0x00002828;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15940 (_5.ptx:4365) l0x00002828: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x15a90 (_5.ptx:4408) bra l0x000029a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ab8 (_5.ptx:4413) l0x000029a0: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x15b60 (_5.ptx:4437) @$p1.eq bra l0x00002a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ba0 (_5.ptx:4446) l0x00002a88: nop;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x15c48 (_5.ptx:4470) @$p1.eq bra l0x00002b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c88 (_5.ptx:4479) l0x00002b70: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x15d30 (_5.ptx:4503) @$p1.eq bra l0x00002c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d70 (_5.ptx:4512) l0x00002c58: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x15e18 (_5.ptx:4536) @$p1.eq bra l0x00002d40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e58 (_5.ptx:4545) l0x00002d40: nop;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x15f08 (_5.ptx:4567) @$p2.eq bra l0x00002e30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f48 (_5.ptx:4575) l0x00002e30: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x15f68 (_5.ptx:4579) @$p3.eq bra l0x000030a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161e0 (_5.ptx:4664) l0x000030c8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x15ff8 (_5.ptx:4597) @$p2.eq bra l0x00002fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16100 (_5.ptx:4632) l0x00002fe8: shr.s32 $r5, $r7, 0x0000001f;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x160b0 (_5.ptx:4622) bra l0x00002fe8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16100 (_5.ptx:4632) l0x00002fe8: shr.s32 $r5, $r7, 0x0000001f;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x161b8 (_5.ptx:4659) bra l0x000030c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161e0 (_5.ptx:4664) l0x000030c8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x16328 (_5.ptx:4705) @$p0.eq bra l0x00003300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16418 (_5.ptx:4737) l0x00003300: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x164c8 (_5.ptx:4762) @$p1.eq bra l0x000033f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16508 (_5.ptx:4771) l0x000033f0: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x165b8 (_5.ptx:4796) @$p1.eq bra l0x000034e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x165f8 (_5.ptx:4805) l0x000034e0: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x166a8 (_5.ptx:4830) @$p1.eq bra l0x000035d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166e8 (_5.ptx:4839) l0x000035d0: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x16798 (_5.ptx:4864) @$p1.eq bra l0x000036c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167d8 (_5.ptx:4873) l0x000036c0: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x16890 (_5.ptx:4896) @$p2.eq bra l0x000037b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168d0 (_5.ptx:4904) l0x000037b8: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x16d88 (_5.ptx:5063) @$p2.ne bra l0x00003170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d90 (_5.ptx:5064) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x16da8 (_5.ptx:5067) @$p3.eq bra l0x00003e68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17108 (_5.ptx:5179) l0x00003ff0: ssy 0x00004440;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x16db8 (_5.ptx:5069) @$p2.eq bra l0x00003cc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e00 (_5.ptx:5078) l0x00003ce8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x16dd8 (_5.ptx:5073) bra l0x00003ce8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e00 (_5.ptx:5078) l0x00003ce8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x16ef8 (_5.ptx:5111) @$p2.eq bra l0x00003e08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f38 (_5.ptx:5119) l0x00003e20: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x16f18 (_5.ptx:5115) bra l0x00003e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f38 (_5.ptx:5119) l0x00003e20: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x16f78 (_5.ptx:5128) bra l0x00003ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17108 (_5.ptx:5179) l0x00003ff0: ssy 0x00004440;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x16f88 (_5.ptx:5130) @$p2.eq bra l0x00003e98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fc8 (_5.ptx:5138) l0x00003eb0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x16fa8 (_5.ptx:5134) bra l0x00003eb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fc8 (_5.ptx:5138) l0x00003eb0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x17110 (_5.ptx:5180) @$p0.eq bra l0x00004420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17558 (_5.ptx:5321) l0x00004440: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x171c0 (_5.ptx:5202) @$p3.eq bra l0x00004280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17528 (_5.ptx:5315) l0x00004410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x171d0 (_5.ptx:5204) @$p2.eq bra l0x000040e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17210 (_5.ptx:5212) l0x000040f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x171f0 (_5.ptx:5208) bra l0x000040f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17210 (_5.ptx:5212) l0x000040f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x17310 (_5.ptx:5246) @$p2.eq bra l0x00004220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17350 (_5.ptx:5254) l0x00004238: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x17330 (_5.ptx:5250) bra l0x00004238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17350 (_5.ptx:5254) l0x00004238: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x17390 (_5.ptx:5263) bra l0x00004410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17528 (_5.ptx:5315) l0x00004410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x173a0 (_5.ptx:5265) @$p2.eq bra l0x000042b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173e0 (_5.ptx:5273) l0x000042c8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x173c0 (_5.ptx:5269) bra l0x000042c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173e0 (_5.ptx:5273) l0x000042c8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x17530 (_5.ptx:5316) bra l0x00004440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17558 (_5.ptx:5321) l0x00004440: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x17600 (_5.ptx:5345) @$p1.eq bra l0x00004528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17640 (_5.ptx:5354) l0x00004528: nop;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x176e8 (_5.ptx:5378) @$p1.eq bra l0x00004610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17728 (_5.ptx:5387) l0x00004610: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x177d0 (_5.ptx:5411) @$p1.eq bra l0x000046f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17810 (_5.ptx:5420) l0x000046f8: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x178b8 (_5.ptx:5444) @$p1.eq bra l0x000047e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178f8 (_5.ptx:5453) l0x000047e0: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x179a8 (_5.ptx:5475) @$p2.eq bra l0x000048d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x179e8 (_5.ptx:5483) l0x000048d0: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x17a08 (_5.ptx:5487) @$p3.eq bra l0x00004af0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c20 (_5.ptx:5558) l0x00004b08: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x17a98 (_5.ptx:5505) @$p2.eq bra l0x00004a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b90 (_5.ptx:5538) l0x00004a78: shr.s32 $r1, $r7, 0x0000001f;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x17b48 (_5.ptx:5529) bra l0x00004a78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b90 (_5.ptx:5538) l0x00004a78: shr.s32 $r1, $r7, 0x0000001f;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x17c00 (_5.ptx:5554) bra l0x00004b08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c20 (_5.ptx:5558) l0x00004b08: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x17d80 (_5.ptx:5602) @$p0.eq bra l0x00004d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e70 (_5.ptx:5634) l0x00004d58: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x17f20 (_5.ptx:5659) @$p1.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f60 (_5.ptx:5668) l0x00004e48: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x18010 (_5.ptx:5693) @$p1.eq bra l0x00004f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18050 (_5.ptx:5702) l0x00004f38: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x18100 (_5.ptx:5727) @$p1.eq bra l0x00005028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18140 (_5.ptx:5736) l0x00005028: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x181f0 (_5.ptx:5761) @$p1.eq bra l0x00005118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18230 (_5.ptx:5770) l0x00005118: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x182e0 (_5.ptx:5792) @$p2.eq bra l0x00005208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18320 (_5.ptx:5800) l0x00005208: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x18820 (_5.ptx:5966) @$p3.ne bra l0x00004bb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18828 (_5.ptx:5967) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x189d8 (_5.ptx:6042) @$p3.ne bra l0x000024a8;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x18a18 (_5.ptx:6051) @$p3.eq bra l0x00000490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f40 (_5.ptx:6221) l0x00000708: ssy 0x00000cf8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18a28 (_5.ptx:6053) @$p2.eq bra l0x00000218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a70 (_5.ptx:6062) l0x00000238: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x18a48 (_5.ptx:6057) bra l0x00000238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a70 (_5.ptx:6062) l0x00000238: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x18c38 (_5.ptx:6121) @$p2.eq bra l0x00000428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c78 (_5.ptx:6129) l0x00000440: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x18c58 (_5.ptx:6125) bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c78 (_5.ptx:6129) l0x00000440: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x18cc0 (_5.ptx:6140) bra l0x00000708;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f40 (_5.ptx:6221) l0x00000708: ssy 0x00000cf8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x18cd0 (_5.ptx:6142) @$p2.eq bra l0x000004c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d10 (_5.ptx:6150) l0x000004d8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x18cf0 (_5.ptx:6146) bra l0x000004d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d10 (_5.ptx:6150) l0x000004d8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x18f48 (_5.ptx:6222) @$p0.eq bra l0x00000cd0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19530 (_5.ptx:6416) l0x00000cf8: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x18ff8 (_5.ptx:6244) @$p3.eq bra l0x00000a48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19530 (_5.ptx:6416) l0x00000cf8: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x19008 (_5.ptx:6246) @$p2.eq bra l0x000007f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19048 (_5.ptx:6254) l0x00000810: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x19028 (_5.ptx:6250) bra l0x00000810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19048 (_5.ptx:6254) l0x00000810: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x191f0 (_5.ptx:6309) @$p2.eq bra l0x000009e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19230 (_5.ptx:6317) l0x000009f8: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x19210 (_5.ptx:6313) bra l0x000009f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19230 (_5.ptx:6317) l0x000009f8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x19278 (_5.ptx:6328) bra l0x00000cf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19530 (_5.ptx:6416) l0x00000cf8: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x19288 (_5.ptx:6330) @$p2.eq bra l0x00000a78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192c8 (_5.ptx:6338) l0x00000a90: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x192a8 (_5.ptx:6334) bra l0x00000a90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192c8 (_5.ptx:6338) l0x00000a90: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x19500 (_5.ptx:6410) bra l0x00000cf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19530 (_5.ptx:6416) l0x00000cf8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x195d8 (_5.ptx:6440) @$p1.eq bra l0x00000de0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19618 (_5.ptx:6449) l0x00000de0: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x196c0 (_5.ptx:6473) @$p1.eq bra l0x00000ec8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19700 (_5.ptx:6482) l0x00000ec8: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x197a8 (_5.ptx:6506) @$p1.eq bra l0x00000fb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197e8 (_5.ptx:6515) l0x00000fb0: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x19890 (_5.ptx:6539) @$p1.eq bra l0x00001098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198d0 (_5.ptx:6548) l0x00001098: nop;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x19980 (_5.ptx:6570) @$p2.eq bra l0x00001188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199c0 (_5.ptx:6578) l0x00001188: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x199e0 (_5.ptx:6582) @$p3.eq bra l0x000013d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c30 (_5.ptx:6661) l0x000013f8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x19a70 (_5.ptx:6600) @$p2.eq bra l0x000012d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b50 (_5.ptx:6629) l0x00001318: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x19b00 (_5.ptx:6619) bra l0x00001318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b50 (_5.ptx:6629) l0x00001318: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x19c08 (_5.ptx:6656) bra l0x000013f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c30 (_5.ptx:6661) l0x000013f8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x19f10 (_5.ptx:6753) @$p0.eq bra l0x00001960;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a198 (_5.ptx:6834) l0x00001960: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1a278 (_5.ptx:6866) @$p1.eq bra l0x00001a80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a2b8 (_5.ptx:6875) l0x00001a80: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1a398 (_5.ptx:6907) @$p1.eq bra l0x00001ba0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a3d8 (_5.ptx:6916) l0x00001ba0: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1a4b8 (_5.ptx:6948) @$p1.eq bra l0x00001cc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4f8 (_5.ptx:6957) l0x00001cc0: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1a5d8 (_5.ptx:6989) @$p1.eq bra l0x00001de0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a618 (_5.ptx:6998) l0x00001de0: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1a700 (_5.ptx:7027) @$p2.eq bra l0x00001f08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a740 (_5.ptx:7035) l0x00001f08: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1acd0 (_5.ptx:7226) @$p2.ne bra l0x00001490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acd8 (_5.ptx:7227) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1acf8 (_5.ptx:7231) @$p3.ne bra l0x000041b0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1ad10 (_5.ptx:7234) @$p3.eq bra l0x000026b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b070 (_5.ptx:7346) l0x00002838: ssy 0x00002c88;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1ad20 (_5.ptx:7236) @$p2.eq bra l0x00002510;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad68 (_5.ptx:7245) l0x00002530: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1ad40 (_5.ptx:7240) bra l0x00002530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad68 (_5.ptx:7245) l0x00002530: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1ae60 (_5.ptx:7278) @$p2.eq bra l0x00002650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aea0 (_5.ptx:7286) l0x00002668: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1ae80 (_5.ptx:7282) bra l0x00002668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aea0 (_5.ptx:7286) l0x00002668: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1aee0 (_5.ptx:7295) bra l0x00002838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b070 (_5.ptx:7346) l0x00002838: ssy 0x00002c88;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1aef0 (_5.ptx:7297) @$p2.eq bra l0x000026e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af30 (_5.ptx:7305) l0x000026f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1af10 (_5.ptx:7301) bra l0x000026f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af30 (_5.ptx:7305) l0x000026f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1b078 (_5.ptx:7347) @$p0.eq bra l0x00002c68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4c0 (_5.ptx:7488) l0x00002c88: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1b128 (_5.ptx:7369) @$p3.eq bra l0x00002ac8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b490 (_5.ptx:7482) l0x00002c58: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1b138 (_5.ptx:7371) @$p2.eq bra l0x00002928;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b178 (_5.ptx:7379) l0x00002940: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1b158 (_5.ptx:7375) bra l0x00002940;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b178 (_5.ptx:7379) l0x00002940: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1b278 (_5.ptx:7413) @$p2.eq bra l0x00002a68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2b8 (_5.ptx:7421) l0x00002a80: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1b298 (_5.ptx:7417) bra l0x00002a80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2b8 (_5.ptx:7421) l0x00002a80: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1b2f8 (_5.ptx:7430) bra l0x00002c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b490 (_5.ptx:7482) l0x00002c58: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1b308 (_5.ptx:7432) @$p2.eq bra l0x00002af8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b348 (_5.ptx:7440) l0x00002b10: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1b328 (_5.ptx:7436) bra l0x00002b10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b348 (_5.ptx:7440) l0x00002b10: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1b498 (_5.ptx:7483) bra l0x00002c88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4c0 (_5.ptx:7488) l0x00002c88: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1b568 (_5.ptx:7512) @$p1.eq bra l0x00002d70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5a8 (_5.ptx:7521) l0x00002d70: nop;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1b650 (_5.ptx:7545) @$p1.eq bra l0x00002e58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b690 (_5.ptx:7554) l0x00002e58: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x1b738 (_5.ptx:7578) @$p1.eq bra l0x00002f40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b778 (_5.ptx:7587) l0x00002f40: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x1b820 (_5.ptx:7611) @$p1.eq bra l0x00003028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b860 (_5.ptx:7620) l0x00003028: nop;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x1b910 (_5.ptx:7642) @$p2.eq bra l0x00003118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b950 (_5.ptx:7650) l0x00003118: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x1b970 (_5.ptx:7654) @$p3.eq bra l0x00003390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbe8 (_5.ptx:7739) l0x000033b0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x1ba00 (_5.ptx:7672) @$p2.eq bra l0x00003288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb08 (_5.ptx:7707) l0x000032d0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x1bab8 (_5.ptx:7697) bra l0x000032d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb08 (_5.ptx:7707) l0x000032d0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x1bbc0 (_5.ptx:7734) bra l0x000033b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbe8 (_5.ptx:7739) l0x000033b0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x1bd60 (_5.ptx:7786) @$p0.eq bra l0x00003668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bea0 (_5.ptx:7828) l0x00003668: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x1bf80 (_5.ptx:7860) @$p1.eq bra l0x00003788;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bfc0 (_5.ptx:7869) l0x00003788: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x1c0a0 (_5.ptx:7901) @$p1.eq bra l0x000038a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0e0 (_5.ptx:7910) l0x000038a8: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x1c1c0 (_5.ptx:7942) @$p1.eq bra l0x000039c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c200 (_5.ptx:7951) l0x000039c8: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x1c2e0 (_5.ptx:7983) @$p1.eq bra l0x00003ae8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c320 (_5.ptx:7992) l0x00003ae8: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x1c408 (_5.ptx:8021) @$p2.eq bra l0x00003c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c448 (_5.ptx:8029) l0x00003c10: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x1c9d8 (_5.ptx:8220) @$p2.ne bra l0x00003460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9e0 (_5.ptx:8221) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x1c9f8 (_5.ptx:8224) @$p3.eq bra l0x00004398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd58 (_5.ptx:8336) l0x00004520: ssy 0x00004970;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x1ca08 (_5.ptx:8226) @$p2.eq bra l0x000041f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca50 (_5.ptx:8235) l0x00004218: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x1ca28 (_5.ptx:8230) bra l0x00004218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca50 (_5.ptx:8235) l0x00004218: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x1cb48 (_5.ptx:8268) @$p2.eq bra l0x00004338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb88 (_5.ptx:8276) l0x00004350: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x1cb68 (_5.ptx:8272) bra l0x00004350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb88 (_5.ptx:8276) l0x00004350: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x1cbc8 (_5.ptx:8285) bra l0x00004520;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd58 (_5.ptx:8336) l0x00004520: ssy 0x00004970;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x1cbd8 (_5.ptx:8287) @$p2.eq bra l0x000043c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc18 (_5.ptx:8295) l0x000043e0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x1cbf8 (_5.ptx:8291) bra l0x000043e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc18 (_5.ptx:8295) l0x000043e0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x1cd60 (_5.ptx:8337) @$p0.eq bra l0x00004950;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1a8 (_5.ptx:8478) l0x00004970: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x1ce10 (_5.ptx:8359) @$p3.eq bra l0x000047b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d178 (_5.ptx:8472) l0x00004940: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x1ce20 (_5.ptx:8361) @$p2.eq bra l0x00004610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce60 (_5.ptx:8369) l0x00004628: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x1ce40 (_5.ptx:8365) bra l0x00004628;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce60 (_5.ptx:8369) l0x00004628: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x1cf60 (_5.ptx:8403) @$p2.eq bra l0x00004750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cfa0 (_5.ptx:8411) l0x00004768: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x1cf80 (_5.ptx:8407) bra l0x00004768;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cfa0 (_5.ptx:8411) l0x00004768: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x1cfe0 (_5.ptx:8420) bra l0x00004940;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d178 (_5.ptx:8472) l0x00004940: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x1cff0 (_5.ptx:8422) @$p2.eq bra l0x000047e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d030 (_5.ptx:8430) l0x000047f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x1d010 (_5.ptx:8426) bra l0x000047f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d030 (_5.ptx:8430) l0x000047f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x1d180 (_5.ptx:8473) bra l0x00004970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1a8 (_5.ptx:8478) l0x00004970: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x1d250 (_5.ptx:8502) @$p1.eq bra l0x00004a58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d290 (_5.ptx:8511) l0x00004a58: nop;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x1d338 (_5.ptx:8535) @$p1.eq bra l0x00004b40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d378 (_5.ptx:8544) l0x00004b40: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x1d420 (_5.ptx:8568) @$p1.eq bra l0x00004c28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d460 (_5.ptx:8577) l0x00004c28: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x1d508 (_5.ptx:8601) @$p1.eq bra l0x00004d10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d548 (_5.ptx:8610) l0x00004d10: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x1d5f8 (_5.ptx:8632) @$p2.eq bra l0x00004e00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d638 (_5.ptx:8640) l0x00004e00: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x1d658 (_5.ptx:8644) @$p3.eq bra l0x00005020;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d870 (_5.ptx:8715) l0x00005038: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x1d6e8 (_5.ptx:8662) @$p2.eq bra l0x00004f68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7e0 (_5.ptx:8695) l0x00004fa8: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x1d798 (_5.ptx:8686) bra l0x00004fa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7e0 (_5.ptx:8695) l0x00004fa8: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x1d850 (_5.ptx:8711) bra l0x00005038;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d870 (_5.ptx:8715) l0x00005038: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x1d9e0 (_5.ptx:8761) @$p0.eq bra l0x000052e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db20 (_5.ptx:8803) l0x000052e8: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x1dc00 (_5.ptx:8835) @$p1.eq bra l0x00005408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc40 (_5.ptx:8844) l0x00005408: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x1dd20 (_5.ptx:8876) @$p1.eq bra l0x00005528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd60 (_5.ptx:8885) l0x00005528: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x1de40 (_5.ptx:8917) @$p1.eq bra l0x00005648;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de80 (_5.ptx:8926) l0x00005648: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x1df60 (_5.ptx:8958) @$p1.eq bra l0x00005768;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dfa0 (_5.ptx:8967) l0x00005768: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x1e080 (_5.ptx:8995) @$p2.eq bra l0x00005888;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e0c0 (_5.ptx:9003) l0x00005888: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x1e6a0 (_5.ptx:9200) @$p3.ne bra l0x000050e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e6a8 (_5.ptx:9201) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4mpgsx"
Running: cat _ptx_4mpgsx | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4Za2EI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4Za2EI --output-file  /dev/null 2> _ptx_4mpgsxinfo"
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii' : regs=34, lmem=0, smem=3760, cmem=76
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii' : regs=34, lmem=0, smem=7088, cmem=76
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii' : regs=34, lmem=0, smem=12048, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4mpgsx _ptx2_4Za2EI _ptx_4mpgsxinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii : hostFun 0x0x405c80, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii : hostFun 0x0x405c70, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=dwt_cuda/common.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 7, filename=dwt_cuda/rdwt97.cu
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii : hostFun 0x0x406450, fat_cubin_handle = 7
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_7.elf
()






Finished parsing .elf file _cuobjdump_7.elf
Parsing .ptx file _cuobjdump_7.ptx
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
Finished parsing .ptx file _cuobjdump_7.ptx
Parsing .sass file _cuobjdump_7.sass
Finished parsing .sass file _cuobjdump_7.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_7.ptx _cuobjdump_7.sass _cuobjdump_7.elf _ptxplus_LIl6qX
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii" from 0x200 to 0x244 (global memory space) 11
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii" from 0x280 to 0x2c8 (global memory space) 12
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii" from 0x300 to 0x348 (global memory space) 13
GPGPU-Sim PTX: allocating stack frame region for .local "l1" from 0x0 to 0x0
GPGPU-Sim PTX: allocating stack frame region for .local "l2" from 0x0 to 0x0
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e860 (_7.ptx:112) @$p3.ne bra l0x00002ae0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e878 (_7.ptx:115) @$p0.eq bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (_7.ptx:460) l0x00000c10: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e930 (_7.ptx:138) @$p3.eq bra l0x000006b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (_7.ptx:460) l0x00000c10: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e948 (_7.ptx:141) @$p3.eq bra l0x000002b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e988 (_7.ptx:149) l0x000002d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e968 (_7.ptx:145) bra l0x000002d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e988 (_7.ptx:149) l0x000002d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e9b8 (_7.ptx:155) @$p3.eq bra l0x000003f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb20 (_7.ptx:202) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1ea00 (_7.ptx:164) @$p3.eq bra l0x00000380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea58 (_7.ptx:175) l0x000003a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1ea30 (_7.ptx:170) bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea58 (_7.ptx:175) l0x000003a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1eaa0 (_7.ptx:186) bra l0x00000468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb20 (_7.ptx:202) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1eab8 (_7.ptx:189) @$p2.eq bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb20 (_7.ptx:202) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1eaf0 (_7.ptx:196) bra l0x00000468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb20 (_7.ptx:202) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1ed60 (_7.ptx:280) bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (_7.ptx:460) l0x00000c10: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1ed78 (_7.ptx:283) @$p3.eq bra l0x000006e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1edb8 (_7.ptx:291) l0x00000700: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1ed98 (_7.ptx:287) bra l0x00000700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1edb8 (_7.ptx:291) l0x00000700: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1ede8 (_7.ptx:297) @$p3.eq bra l0x00000820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef50 (_7.ptx:344) l0x00000898: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1ee30 (_7.ptx:306) @$p3.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee88 (_7.ptx:317) l0x000007d0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1ee60 (_7.ptx:312) bra l0x000007d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee88 (_7.ptx:317) l0x000007d0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1eed0 (_7.ptx:328) bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef50 (_7.ptx:344) l0x00000898: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1eee8 (_7.ptx:331) @$p2.eq bra l0x00000870;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef50 (_7.ptx:344) l0x00000898: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1ef20 (_7.ptx:338) bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef50 (_7.ptx:344) l0x00000898: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1f290 (_7.ptx:453) bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (_7.ptx:460) l0x00000c10: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1f2e8 (_7.ptx:464) @$p3.eq bra l0x00001058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc28 (_7.ptx:774) l0x00001570: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1f300 (_7.ptx:467) @$p3.eq bra l0x00000c70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f340 (_7.ptx:475) l0x00000c88: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1f320 (_7.ptx:471) bra l0x00000c88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f340 (_7.ptx:475) l0x00000c88: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1f370 (_7.ptx:481) @$p3.eq bra l0x00000da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4d8 (_7.ptx:528) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1f3b8 (_7.ptx:490) @$p2.eq bra l0x00000d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f410 (_7.ptx:501) l0x00000d58: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1f3e8 (_7.ptx:496) bra l0x00000d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f410 (_7.ptx:501) l0x00000d58: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1f458 (_7.ptx:512) bra l0x00000e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4d8 (_7.ptx:528) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1f470 (_7.ptx:515) @$p2.eq bra l0x00000df8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4d8 (_7.ptx:528) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1f4a8 (_7.ptx:522) bra l0x00000e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4d8 (_7.ptx:528) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1f708 (_7.ptx:603) bra l0x00001570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc28 (_7.ptx:774) l0x00001570: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1f720 (_7.ptx:606) @$p3.eq bra l0x00001090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f760 (_7.ptx:614) l0x000010a8: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1f740 (_7.ptx:610) bra l0x000010a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f760 (_7.ptx:614) l0x000010a8: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f790 (_7.ptx:620) @$p3.eq bra l0x000011c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8f8 (_7.ptx:667) l0x00001240: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f7d8 (_7.ptx:629) @$p2.eq bra l0x00001158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f830 (_7.ptx:640) l0x00001178: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f808 (_7.ptx:635) bra l0x00001178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f830 (_7.ptx:640) l0x00001178: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1f878 (_7.ptx:651) bra l0x00001240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8f8 (_7.ptx:667) l0x00001240: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1f890 (_7.ptx:654) @$p2.eq bra l0x00001218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8f8 (_7.ptx:667) l0x00001240: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1f8c8 (_7.ptx:661) bra l0x00001240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8f8 (_7.ptx:667) l0x00001240: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1fce0 (_7.ptx:797) @$p3.eq bra l0x00001668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd20 (_7.ptx:805) l0x00001668: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1fdd0 (_7.ptx:830) @$p1.eq bra l0x00001758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe10 (_7.ptx:839) l0x00001758: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1fec0 (_7.ptx:864) @$p1.eq bra l0x00001848;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff00 (_7.ptx:873) l0x00001848: nop;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1ffb0 (_7.ptx:898) @$p1.eq bra l0x00001938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fff0 (_7.ptx:907) l0x00001938: nop;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x200a0 (_7.ptx:932) @$p1.eq bra l0x00001a28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200e0 (_7.ptx:941) l0x00001a28: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x20100 (_7.ptx:945) @$p3.eq bra l0x00001aa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20178 (_7.ptx:963) l0x00001ac0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x20158 (_7.ptx:959) bra l0x00001ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20178 (_7.ptx:963) l0x00001ac0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x20448 (_7.ptx:1053) @$p0.eq bra l0x00001fd8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20690 (_7.ptx:1126) l0x00001fd8: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x20758 (_7.ptx:1151) @$p2.eq bra l0x000020e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20798 (_7.ptx:1159) l0x000020e0: nop;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x20868 (_7.ptx:1185) @$p1.eq bra l0x000021f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208b0 (_7.ptx:1194) l0x000021f8: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x20980 (_7.ptx:1220) @$p1.eq bra l0x00002310;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x209c8 (_7.ptx:1229) l0x00002310: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x20a98 (_7.ptx:1255) @$p1.eq bra l0x00002428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ae0 (_7.ptx:1264) l0x00002428: nop;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x20bb0 (_7.ptx:1290) @$p1.eq bra l0x00002540;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20bf8 (_7.ptx:1299) l0x00002540: nop;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x20cd8 (_7.ptx:1327) @$p2.ne bra l0x000025e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ce0 (_7.ptx:1328) add.u32 $ofs2, $ofs1, 0x00000090;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x20fd0 (_7.ptx:1431) @$p3.eq bra l0x00002950;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21008 (_7.ptx:1439) l0x00002950: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x21018 (_7.ptx:1441) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21128 (_7.ptx:1479) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x21050 (_7.ptx:1449) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21128 (_7.ptx:1479) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x21088 (_7.ptx:1457) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21128 (_7.ptx:1479) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x210c0 (_7.ptx:1465) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21128 (_7.ptx:1479) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x21188 (_7.ptx:1491) @$p2.ne bra l0x00001b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21190 (_7.ptx:1492) retp;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x211a8 (_7.ptx:1495) @$p3.ne bra l0x00004c78;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x211b8 (_7.ptx:1497) @$p0.eq bra l0x00003298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21978 (_7.ptx:1762) l0x000032c0: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x21270 (_7.ptx:1520) @$p3.eq bra l0x00002ef0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21978 (_7.ptx:1762) l0x000032c0: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x21288 (_7.ptx:1523) @$p3.eq bra l0x00002bf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x212c8 (_7.ptx:1531) l0x00002c10: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x212a8 (_7.ptx:1527) bra l0x00002c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x212c8 (_7.ptx:1531) l0x00002c10: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x212f8 (_7.ptx:1537) @$p3.eq bra l0x00002d30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_7.ptx:1584) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x21340 (_7.ptx:1546) @$p3.eq bra l0x00002cc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21398 (_7.ptx:1557) l0x00002ce0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x21370 (_7.ptx:1552) bra l0x00002ce0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21398 (_7.ptx:1557) l0x00002ce0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x213e0 (_7.ptx:1568) bra l0x00002da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_7.ptx:1584) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x213f8 (_7.ptx:1571) @$p2.eq bra l0x00002d80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_7.ptx:1584) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x21430 (_7.ptx:1578) bra l0x00002da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_7.ptx:1584) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x215a0 (_7.ptx:1630) bra l0x000032c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21978 (_7.ptx:1762) l0x000032c0: nop;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x215b8 (_7.ptx:1633) @$p3.eq bra l0x00002f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215f8 (_7.ptx:1641) l0x00002f40: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x215d8 (_7.ptx:1637) bra l0x00002f40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215f8 (_7.ptx:1641) l0x00002f40: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x21628 (_7.ptx:1647) @$p3.eq bra l0x00003060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21790 (_7.ptx:1694) l0x000030d8: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x21670 (_7.ptx:1656) @$p3.eq bra l0x00002ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x216c8 (_7.ptx:1667) l0x00003010: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x216a0 (_7.ptx:1662) bra l0x00003010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x216c8 (_7.ptx:1667) l0x00003010: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x21710 (_7.ptx:1678) bra l0x000030d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21790 (_7.ptx:1694) l0x000030d8: nop;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x21728 (_7.ptx:1681) @$p2.eq bra l0x000030b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21790 (_7.ptx:1694) l0x000030d8: nop;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x21760 (_7.ptx:1688) bra l0x000030d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21790 (_7.ptx:1694) l0x000030d8: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x21948 (_7.ptx:1756) bra l0x000032c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21978 (_7.ptx:1762) l0x000032c0: nop;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x21998 (_7.ptx:1766) @$p3.eq bra l0x00003608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22050 (_7.ptx:1998) l0x00003998: nop;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x219b0 (_7.ptx:1769) @$p3.eq bra l0x00003320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219f0 (_7.ptx:1777) l0x00003338: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x219d0 (_7.ptx:1773) bra l0x00003338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219f0 (_7.ptx:1777) l0x00003338: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x21a20 (_7.ptx:1783) @$p3.eq bra l0x00003450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b80 (_7.ptx:1829) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x21a60 (_7.ptx:1791) @$p2.eq bra l0x000033e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ab8 (_7.ptx:1802) l0x00003400: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x21a90 (_7.ptx:1797) bra l0x00003400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ab8 (_7.ptx:1802) l0x00003400: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x21b00 (_7.ptx:1813) bra l0x000034c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b80 (_7.ptx:1829) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x21b18 (_7.ptx:1816) @$p2.eq bra l0x000034a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b80 (_7.ptx:1829) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x21b50 (_7.ptx:1823) bra l0x000034c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b80 (_7.ptx:1829) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x21cb8 (_7.ptx:1874) bra l0x00003998;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22050 (_7.ptx:1998) l0x00003998: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x21cd0 (_7.ptx:1877) @$p3.eq bra l0x00003640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d10 (_7.ptx:1885) l0x00003658: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x21cf0 (_7.ptx:1881) bra l0x00003658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d10 (_7.ptx:1885) l0x00003658: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x21d40 (_7.ptx:1891) @$p3.eq bra l0x00003770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ea0 (_7.ptx:1937) l0x000037e8: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x21d80 (_7.ptx:1899) @$p2.eq bra l0x00003700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dd8 (_7.ptx:1910) l0x00003720: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x21db0 (_7.ptx:1905) bra l0x00003720;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dd8 (_7.ptx:1910) l0x00003720: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x21e20 (_7.ptx:1921) bra l0x000037e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ea0 (_7.ptx:1937) l0x000037e8: nop;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x21e38 (_7.ptx:1924) @$p2.eq bra l0x000037c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ea0 (_7.ptx:1937) l0x000037e8: nop;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x21e70 (_7.ptx:1931) bra l0x000037e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ea0 (_7.ptx:1937) l0x000037e8: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x22108 (_7.ptx:2021) @$p3.eq bra l0x00003a90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22148 (_7.ptx:2029) l0x00003a90: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x221f8 (_7.ptx:2054) @$p1.eq bra l0x00003b80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22238 (_7.ptx:2063) l0x00003b80: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x222e8 (_7.ptx:2088) @$p1.eq bra l0x00003c70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22328 (_7.ptx:2097) l0x00003c70: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x223d8 (_7.ptx:2122) @$p1.eq bra l0x00003d60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22418 (_7.ptx:2131) l0x00003d60: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x224c8 (_7.ptx:2156) @$p1.eq bra l0x00003e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22508 (_7.ptx:2165) l0x00003e50: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x22528 (_7.ptx:2169) @$p3.eq bra l0x00003ed0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225a0 (_7.ptx:2187) l0x00003ee8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x22580 (_7.ptx:2183) bra l0x00003ee8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225a0 (_7.ptx:2187) l0x00003ee8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x22740 (_7.ptx:2242) @$p0.eq bra l0x00004180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22838 (_7.ptx:2276) l0x00004180: nop;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x22900 (_7.ptx:2301) @$p1.eq bra l0x00004288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22940 (_7.ptx:2309) l0x00004288: nop;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x22a10 (_7.ptx:2335) @$p2.eq bra l0x000043a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a58 (_7.ptx:2344) l0x000043a0: nop;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x22b28 (_7.ptx:2370) @$p2.eq bra l0x000044b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b70 (_7.ptx:2379) l0x000044b8: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x22c40 (_7.ptx:2405) @$p2.eq bra l0x000045d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c88 (_7.ptx:2414) l0x000045d0: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x22d58 (_7.ptx:2440) @$p2.eq bra l0x000046e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22da0 (_7.ptx:2449) l0x000046e8: nop;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x22e78 (_7.ptx:2476) @$p1.ne bra l0x00004780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e80 (_7.ptx:2477) add.u32 $ofs2, $ofs1, 0x00000090;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x23170 (_7.ptx:2580) @$p3.eq bra l0x00004af0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231a8 (_7.ptx:2588) l0x00004af0: nop;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x231b8 (_7.ptx:2590) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (_7.ptx:2628) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x231f0 (_7.ptx:2598) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (_7.ptx:2628) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x23228 (_7.ptx:2606) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (_7.ptx:2628) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x23260 (_7.ptx:2614) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (_7.ptx:2628) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x23320 (_7.ptx:2639) @$p1.ne bra l0x00003fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23328 (_7.ptx:2640) retp;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x23338 (_7.ptx:2642) @$p0.eq bra l0x00005430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b18 (_7.ptx:2911) l0x00005460: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x233f8 (_7.ptx:2666) @$p3.eq bra l0x00005080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b18 (_7.ptx:2911) l0x00005460: nop;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x23410 (_7.ptx:2669) @$p3.eq bra l0x00004d80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23450 (_7.ptx:2677) l0x00004d98: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x23430 (_7.ptx:2673) bra l0x00004d98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23450 (_7.ptx:2677) l0x00004d98: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x23480 (_7.ptx:2683) @$p3.eq bra l0x00004eb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235e8 (_7.ptx:2730) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x234c8 (_7.ptx:2692) @$p3.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23520 (_7.ptx:2703) l0x00004e68: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x234f8 (_7.ptx:2698) bra l0x00004e68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23520 (_7.ptx:2703) l0x00004e68: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x23568 (_7.ptx:2714) bra l0x00004f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235e8 (_7.ptx:2730) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x23580 (_7.ptx:2717) @$p2.eq bra l0x00004f08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235e8 (_7.ptx:2730) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x235b8 (_7.ptx:2724) bra l0x00004f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235e8 (_7.ptx:2730) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x23730 (_7.ptx:2777) bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b18 (_7.ptx:2911) l0x00005460: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x23748 (_7.ptx:2780) @$p3.eq bra l0x000050b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23788 (_7.ptx:2788) l0x000050d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x23768 (_7.ptx:2784) bra l0x000050d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23788 (_7.ptx:2788) l0x000050d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x237b8 (_7.ptx:2794) @$p3.eq bra l0x000051f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (_7.ptx:2841) l0x00005268: nop;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x23800 (_7.ptx:2803) @$p3.eq bra l0x00005180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23858 (_7.ptx:2814) l0x000051a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x23830 (_7.ptx:2809) bra l0x000051a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23858 (_7.ptx:2814) l0x000051a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x238a0 (_7.ptx:2825) bra l0x00005268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (_7.ptx:2841) l0x00005268: nop;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x238b8 (_7.ptx:2828) @$p2.eq bra l0x00005240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (_7.ptx:2841) l0x00005268: nop;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x238f0 (_7.ptx:2835) bra l0x00005268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (_7.ptx:2841) l0x00005268: nop;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x23ae0 (_7.ptx:2904) bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b18 (_7.ptx:2911) l0x00005460: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x23b38 (_7.ptx:2915) @$p3.eq bra l0x000057a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241f0 (_7.ptx:3147) l0x00005b38: nop;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x23b50 (_7.ptx:2918) @$p3.eq bra l0x000054c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b90 (_7.ptx:2926) l0x000054d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x23b70 (_7.ptx:2922) bra l0x000054d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b90 (_7.ptx:2926) l0x000054d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x23bc0 (_7.ptx:2932) @$p3.eq bra l0x000055f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d20 (_7.ptx:2978) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x23c00 (_7.ptx:2940) @$p2.eq bra l0x00005580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c58 (_7.ptx:2951) l0x000055a0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x23c30 (_7.ptx:2946) bra l0x000055a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c58 (_7.ptx:2951) l0x000055a0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x23ca0 (_7.ptx:2962) bra l0x00005668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d20 (_7.ptx:2978) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x23cb8 (_7.ptx:2965) @$p2.eq bra l0x00005640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d20 (_7.ptx:2978) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x23cf0 (_7.ptx:2972) bra l0x00005668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d20 (_7.ptx:2978) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x23e58 (_7.ptx:3023) bra l0x00005b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241f0 (_7.ptx:3147) l0x00005b38: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x23e70 (_7.ptx:3026) @$p3.eq bra l0x000057e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23eb0 (_7.ptx:3034) l0x000057f8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x23e90 (_7.ptx:3030) bra l0x000057f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23eb0 (_7.ptx:3034) l0x000057f8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x23ee0 (_7.ptx:3040) @$p3.eq bra l0x00005910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24040 (_7.ptx:3086) l0x00005988: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x23f20 (_7.ptx:3048) @$p2.eq bra l0x000058a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f78 (_7.ptx:3059) l0x000058c0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x23f50 (_7.ptx:3054) bra l0x000058c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f78 (_7.ptx:3059) l0x000058c0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x23fc0 (_7.ptx:3070) bra l0x00005988;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24040 (_7.ptx:3086) l0x00005988: nop;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x23fd8 (_7.ptx:3073) @$p2.eq bra l0x00005960;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24040 (_7.ptx:3086) l0x00005988: nop;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x24010 (_7.ptx:3080) bra l0x00005988;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24040 (_7.ptx:3086) l0x00005988: nop;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x242a8 (_7.ptx:3170) @$p3.eq bra l0x00005c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x242e8 (_7.ptx:3178) l0x00005c30: nop;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x24398 (_7.ptx:3203) @$p1.eq bra l0x00005d20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243d8 (_7.ptx:3212) l0x00005d20: nop;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x24488 (_7.ptx:3237) @$p1.eq bra l0x00005e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x244c8 (_7.ptx:3246) l0x00005e10: nop;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x24578 (_7.ptx:3271) @$p1.eq bra l0x00005f00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x245b8 (_7.ptx:3280) l0x00005f00: nop;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x24668 (_7.ptx:3305) @$p1.eq bra l0x00005ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246a8 (_7.ptx:3314) l0x00005ff0: nop;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x246c8 (_7.ptx:3318) @$p3.eq bra l0x00006050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24718 (_7.ptx:3329) l0x00006060: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x24700 (_7.ptx:3326) bra l0x00006060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24718 (_7.ptx:3329) l0x00006060: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x248c0 (_7.ptx:3385) @$p0.eq bra l0x00006308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x249c0 (_7.ptx:3420) l0x00006308: nop;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x24a78 (_7.ptx:3443) @$p1.eq bra l0x00006400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ab8 (_7.ptx:3451) l0x00006400: nop;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x24b88 (_7.ptx:3477) @$p2.eq bra l0x00006518;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24bd0 (_7.ptx:3486) l0x00006518: nop;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x24ca0 (_7.ptx:3512) @$p2.eq bra l0x00006630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ce8 (_7.ptx:3521) l0x00006630: nop;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x24db8 (_7.ptx:3547) @$p2.eq bra l0x00006748;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e00 (_7.ptx:3556) l0x00006748: nop;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x24ed0 (_7.ptx:3582) @$p2.eq bra l0x00006860;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f18 (_7.ptx:3591) l0x00006860: nop;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x25000 (_7.ptx:3620) @$p3.ne bra l0x00006908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25008 (_7.ptx:3621) add.u32 $ofs2, $ofs1, 0x00000090;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x25420 (_7.ptx:3762) @$p3.ne bra l0x00006120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25428 (_7.ptx:3763) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x255e0 (_7.ptx:3841) @$p3.ne bra l0x00002ae0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x255f8 (_7.ptx:3844) @$p0.eq bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26048 (_7.ptx:4189) l0x00000c10: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x256b0 (_7.ptx:3867) @$p3.eq bra l0x000006b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26048 (_7.ptx:4189) l0x00000c10: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x256c8 (_7.ptx:3870) @$p3.eq bra l0x000002b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25708 (_7.ptx:3878) l0x000002d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x256e8 (_7.ptx:3874) bra l0x000002d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25708 (_7.ptx:3878) l0x000002d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x25738 (_7.ptx:3884) @$p3.eq bra l0x000003f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (_7.ptx:3931) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x25780 (_7.ptx:3893) @$p3.eq bra l0x00000380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x257d8 (_7.ptx:3904) l0x000003a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x257b0 (_7.ptx:3899) bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x257d8 (_7.ptx:3904) l0x000003a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x25820 (_7.ptx:3915) bra l0x00000468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (_7.ptx:3931) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x25838 (_7.ptx:3918) @$p2.eq bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (_7.ptx:3931) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x25870 (_7.ptx:3925) bra l0x00000468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (_7.ptx:3931) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x25ae0 (_7.ptx:4009) bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26048 (_7.ptx:4189) l0x00000c10: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x25af8 (_7.ptx:4012) @$p3.eq bra l0x000006e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b38 (_7.ptx:4020) l0x00000700: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x25b18 (_7.ptx:4016) bra l0x00000700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b38 (_7.ptx:4020) l0x00000700: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x25b68 (_7.ptx:4026) @$p3.eq bra l0x00000820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (_7.ptx:4073) l0x00000898: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x25bb0 (_7.ptx:4035) @$p3.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c08 (_7.ptx:4046) l0x000007d0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x25be0 (_7.ptx:4041) bra l0x000007d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c08 (_7.ptx:4046) l0x000007d0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x25c50 (_7.ptx:4057) bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (_7.ptx:4073) l0x00000898: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25c68 (_7.ptx:4060) @$p2.eq bra l0x00000870;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (_7.ptx:4073) l0x00000898: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25ca0 (_7.ptx:4067) bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (_7.ptx:4073) l0x00000898: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x26010 (_7.ptx:4182) bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26048 (_7.ptx:4189) l0x00000c10: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x26068 (_7.ptx:4193) @$p3.eq bra l0x00001058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269a8 (_7.ptx:4503) l0x00001570: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x26080 (_7.ptx:4196) @$p3.eq bra l0x00000c70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260c0 (_7.ptx:4204) l0x00000c88: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x260a0 (_7.ptx:4200) bra l0x00000c88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260c0 (_7.ptx:4204) l0x00000c88: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x260f0 (_7.ptx:4210) @$p3.eq bra l0x00000da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26258 (_7.ptx:4257) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26138 (_7.ptx:4219) @$p2.eq bra l0x00000d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26190 (_7.ptx:4230) l0x00000d58: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x26168 (_7.ptx:4225) bra l0x00000d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26190 (_7.ptx:4230) l0x00000d58: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x261d8 (_7.ptx:4241) bra l0x00000e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26258 (_7.ptx:4257) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x261f0 (_7.ptx:4244) @$p2.eq bra l0x00000df8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26258 (_7.ptx:4257) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x26228 (_7.ptx:4251) bra l0x00000e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26258 (_7.ptx:4257) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x26488 (_7.ptx:4332) bra l0x00001570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269a8 (_7.ptx:4503) l0x00001570: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x264a0 (_7.ptx:4335) @$p3.eq bra l0x00001090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264e0 (_7.ptx:4343) l0x000010a8: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x264c0 (_7.ptx:4339) bra l0x000010a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264e0 (_7.ptx:4343) l0x000010a8: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x26510 (_7.ptx:4349) @$p3.eq bra l0x000011c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26678 (_7.ptx:4396) l0x00001240: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x26558 (_7.ptx:4358) @$p2.eq bra l0x00001158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265b0 (_7.ptx:4369) l0x00001178: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x26588 (_7.ptx:4364) bra l0x00001178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265b0 (_7.ptx:4369) l0x00001178: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x265f8 (_7.ptx:4380) bra l0x00001240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26678 (_7.ptx:4396) l0x00001240: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x26610 (_7.ptx:4383) @$p2.eq bra l0x00001218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26678 (_7.ptx:4396) l0x00001240: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x26648 (_7.ptx:4390) bra l0x00001240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26678 (_7.ptx:4396) l0x00001240: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x26a60 (_7.ptx:4526) @$p3.eq bra l0x00001668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26aa0 (_7.ptx:4534) l0x00001668: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x26b50 (_7.ptx:4559) @$p1.eq bra l0x00001758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b90 (_7.ptx:4568) l0x00001758: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x26c40 (_7.ptx:4593) @$p1.eq bra l0x00001848;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c80 (_7.ptx:4602) l0x00001848: nop;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x26d30 (_7.ptx:4627) @$p1.eq bra l0x00001938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d70 (_7.ptx:4636) l0x00001938: nop;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x26e20 (_7.ptx:4661) @$p1.eq bra l0x00001a28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e60 (_7.ptx:4670) l0x00001a28: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x26e80 (_7.ptx:4674) @$p3.eq bra l0x00001aa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ef8 (_7.ptx:4692) l0x00001ac0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x26ed8 (_7.ptx:4688) bra l0x00001ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ef8 (_7.ptx:4692) l0x00001ac0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x271c8 (_7.ptx:4782) @$p0.eq bra l0x00001fd8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27410 (_7.ptx:4855) l0x00001fd8: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x274d8 (_7.ptx:4880) @$p2.eq bra l0x000020e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27518 (_7.ptx:4888) l0x000020e0: nop;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x275e8 (_7.ptx:4914) @$p1.eq bra l0x000021f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27630 (_7.ptx:4923) l0x000021f8: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x27700 (_7.ptx:4949) @$p1.eq bra l0x00002310;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27748 (_7.ptx:4958) l0x00002310: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x27818 (_7.ptx:4984) @$p1.eq bra l0x00002428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27860 (_7.ptx:4993) l0x00002428: nop;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x27930 (_7.ptx:5019) @$p1.eq bra l0x00002540;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27978 (_7.ptx:5028) l0x00002540: nop;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x27a58 (_7.ptx:5056) @$p2.ne bra l0x000025e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a60 (_7.ptx:5057) add.u32 $ofs2, $ofs1, 0x00000110;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x27d50 (_7.ptx:5160) @$p3.eq bra l0x00002950;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d88 (_7.ptx:5168) l0x00002950: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x27d98 (_7.ptx:5170) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ea8 (_7.ptx:5208) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x27dd0 (_7.ptx:5178) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ea8 (_7.ptx:5208) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x27e08 (_7.ptx:5186) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ea8 (_7.ptx:5208) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x27e40 (_7.ptx:5194) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ea8 (_7.ptx:5208) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x27f08 (_7.ptx:5220) @$p2.ne bra l0x00001b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f10 (_7.ptx:5221) retp;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x27f28 (_7.ptx:5224) @$p3.ne bra l0x00004c78;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x27f38 (_7.ptx:5226) @$p0.eq bra l0x00003298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286f8 (_7.ptx:5491) l0x000032c0: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x27ff0 (_7.ptx:5249) @$p3.eq bra l0x00002ef0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286f8 (_7.ptx:5491) l0x000032c0: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x28008 (_7.ptx:5252) @$p3.eq bra l0x00002bf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28048 (_7.ptx:5260) l0x00002c10: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x28028 (_7.ptx:5256) bra l0x00002c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28048 (_7.ptx:5260) l0x00002c10: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x28078 (_7.ptx:5266) @$p3.eq bra l0x00002d30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281e0 (_7.ptx:5313) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x280c0 (_7.ptx:5275) @$p3.eq bra l0x00002cc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28118 (_7.ptx:5286) l0x00002ce0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x280f0 (_7.ptx:5281) bra l0x00002ce0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28118 (_7.ptx:5286) l0x00002ce0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x28160 (_7.ptx:5297) bra l0x00002da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281e0 (_7.ptx:5313) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x28178 (_7.ptx:5300) @$p2.eq bra l0x00002d80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281e0 (_7.ptx:5313) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x281b0 (_7.ptx:5307) bra l0x00002da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281e0 (_7.ptx:5313) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x28320 (_7.ptx:5359) bra l0x000032c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286f8 (_7.ptx:5491) l0x000032c0: nop;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x28338 (_7.ptx:5362) @$p3.eq bra l0x00002f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28378 (_7.ptx:5370) l0x00002f40: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28358 (_7.ptx:5366) bra l0x00002f40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28378 (_7.ptx:5370) l0x00002f40: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x283a8 (_7.ptx:5376) @$p3.eq bra l0x00003060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28510 (_7.ptx:5423) l0x000030d8: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x283f0 (_7.ptx:5385) @$p3.eq bra l0x00002ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28448 (_7.ptx:5396) l0x00003010: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x28420 (_7.ptx:5391) bra l0x00003010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28448 (_7.ptx:5396) l0x00003010: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x28490 (_7.ptx:5407) bra l0x000030d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28510 (_7.ptx:5423) l0x000030d8: nop;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x284a8 (_7.ptx:5410) @$p2.eq bra l0x000030b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28510 (_7.ptx:5423) l0x000030d8: nop;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x284e0 (_7.ptx:5417) bra l0x000030d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28510 (_7.ptx:5423) l0x000030d8: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x286c8 (_7.ptx:5485) bra l0x000032c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286f8 (_7.ptx:5491) l0x000032c0: nop;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x28718 (_7.ptx:5495) @$p3.eq bra l0x00003608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28dd0 (_7.ptx:5727) l0x00003998: nop;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x28730 (_7.ptx:5498) @$p3.eq bra l0x00003320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28770 (_7.ptx:5506) l0x00003338: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x28750 (_7.ptx:5502) bra l0x00003338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28770 (_7.ptx:5506) l0x00003338: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x287a0 (_7.ptx:5512) @$p3.eq bra l0x00003450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28900 (_7.ptx:5558) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x287e0 (_7.ptx:5520) @$p2.eq bra l0x000033e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28838 (_7.ptx:5531) l0x00003400: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x28810 (_7.ptx:5526) bra l0x00003400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28838 (_7.ptx:5531) l0x00003400: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x28880 (_7.ptx:5542) bra l0x000034c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28900 (_7.ptx:5558) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x28898 (_7.ptx:5545) @$p2.eq bra l0x000034a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28900 (_7.ptx:5558) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x288d0 (_7.ptx:5552) bra l0x000034c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28900 (_7.ptx:5558) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x28a38 (_7.ptx:5603) bra l0x00003998;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28dd0 (_7.ptx:5727) l0x00003998: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x28a50 (_7.ptx:5606) @$p3.eq bra l0x00003640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a90 (_7.ptx:5614) l0x00003658: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x28a70 (_7.ptx:5610) bra l0x00003658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a90 (_7.ptx:5614) l0x00003658: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x28ac0 (_7.ptx:5620) @$p3.eq bra l0x00003770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c20 (_7.ptx:5666) l0x000037e8: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x28b00 (_7.ptx:5628) @$p2.eq bra l0x00003700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b58 (_7.ptx:5639) l0x00003720: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x28b30 (_7.ptx:5634) bra l0x00003720;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b58 (_7.ptx:5639) l0x00003720: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x28ba0 (_7.ptx:5650) bra l0x000037e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c20 (_7.ptx:5666) l0x000037e8: nop;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x28bb8 (_7.ptx:5653) @$p2.eq bra l0x000037c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c20 (_7.ptx:5666) l0x000037e8: nop;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x28bf0 (_7.ptx:5660) bra l0x000037e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c20 (_7.ptx:5666) l0x000037e8: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x28e88 (_7.ptx:5750) @$p3.eq bra l0x00003a90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ec8 (_7.ptx:5758) l0x00003a90: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x28f78 (_7.ptx:5783) @$p1.eq bra l0x00003b80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28fb8 (_7.ptx:5792) l0x00003b80: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x29068 (_7.ptx:5817) @$p1.eq bra l0x00003c70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290a8 (_7.ptx:5826) l0x00003c70: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x29158 (_7.ptx:5851) @$p1.eq bra l0x00003d60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29198 (_7.ptx:5860) l0x00003d60: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x29248 (_7.ptx:5885) @$p1.eq bra l0x00003e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29288 (_7.ptx:5894) l0x00003e50: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x292a8 (_7.ptx:5898) @$p3.eq bra l0x00003ed0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29320 (_7.ptx:5916) l0x00003ee8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x29300 (_7.ptx:5912) bra l0x00003ee8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29320 (_7.ptx:5916) l0x00003ee8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x294c0 (_7.ptx:5971) @$p0.eq bra l0x00004180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x295b8 (_7.ptx:6005) l0x00004180: nop;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x29680 (_7.ptx:6030) @$p1.eq bra l0x00004288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296c0 (_7.ptx:6038) l0x00004288: nop;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x29790 (_7.ptx:6064) @$p2.eq bra l0x000043a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x297d8 (_7.ptx:6073) l0x000043a0: nop;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x298a8 (_7.ptx:6099) @$p2.eq bra l0x000044b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298f0 (_7.ptx:6108) l0x000044b8: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x299c0 (_7.ptx:6134) @$p2.eq bra l0x000045d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a08 (_7.ptx:6143) l0x000045d0: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x29ad8 (_7.ptx:6169) @$p2.eq bra l0x000046e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b20 (_7.ptx:6178) l0x000046e8: nop;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x29bf8 (_7.ptx:6205) @$p1.ne bra l0x00004780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c00 (_7.ptx:6206) add.u32 $ofs2, $ofs1, 0x00000110;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x29ef0 (_7.ptx:6309) @$p3.eq bra l0x00004af0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f28 (_7.ptx:6317) l0x00004af0: nop;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x29f38 (_7.ptx:6319) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a048 (_7.ptx:6357) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x29f70 (_7.ptx:6327) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a048 (_7.ptx:6357) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x29fa8 (_7.ptx:6335) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a048 (_7.ptx:6357) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x29fe0 (_7.ptx:6343) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a048 (_7.ptx:6357) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x2a0a0 (_7.ptx:6368) @$p1.ne bra l0x00003fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0a8 (_7.ptx:6369) retp;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x2a0b8 (_7.ptx:6371) @$p0.eq bra l0x00005430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a898 (_7.ptx:6640) l0x00005460: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x2a178 (_7.ptx:6395) @$p3.eq bra l0x00005080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a898 (_7.ptx:6640) l0x00005460: nop;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x2a190 (_7.ptx:6398) @$p3.eq bra l0x00004d80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a1d0 (_7.ptx:6406) l0x00004d98: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x2a1b0 (_7.ptx:6402) bra l0x00004d98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a1d0 (_7.ptx:6406) l0x00004d98: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x2a200 (_7.ptx:6412) @$p3.eq bra l0x00004eb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a368 (_7.ptx:6459) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x2a248 (_7.ptx:6421) @$p3.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2a0 (_7.ptx:6432) l0x00004e68: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x2a278 (_7.ptx:6427) bra l0x00004e68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2a0 (_7.ptx:6432) l0x00004e68: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x2a2e8 (_7.ptx:6443) bra l0x00004f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a368 (_7.ptx:6459) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x2a300 (_7.ptx:6446) @$p2.eq bra l0x00004f08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a368 (_7.ptx:6459) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x2a338 (_7.ptx:6453) bra l0x00004f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a368 (_7.ptx:6459) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x2a4b0 (_7.ptx:6506) bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a898 (_7.ptx:6640) l0x00005460: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x2a4c8 (_7.ptx:6509) @$p3.eq bra l0x000050b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a508 (_7.ptx:6517) l0x000050d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x2a4e8 (_7.ptx:6513) bra l0x000050d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a508 (_7.ptx:6517) l0x000050d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x2a538 (_7.ptx:6523) @$p3.eq bra l0x000051f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a0 (_7.ptx:6570) l0x00005268: nop;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x2a580 (_7.ptx:6532) @$p3.eq bra l0x00005180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5d8 (_7.ptx:6543) l0x000051a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x2a5b0 (_7.ptx:6538) bra l0x000051a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5d8 (_7.ptx:6543) l0x000051a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x2a620 (_7.ptx:6554) bra l0x00005268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a0 (_7.ptx:6570) l0x00005268: nop;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x2a638 (_7.ptx:6557) @$p2.eq bra l0x00005240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a0 (_7.ptx:6570) l0x00005268: nop;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x2a670 (_7.ptx:6564) bra l0x00005268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a0 (_7.ptx:6570) l0x00005268: nop;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x2a860 (_7.ptx:6633) bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a898 (_7.ptx:6640) l0x00005460: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x2a8b8 (_7.ptx:6644) @$p3.eq bra l0x000057a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af70 (_7.ptx:6876) l0x00005b38: nop;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x2a8d0 (_7.ptx:6647) @$p3.eq bra l0x000054c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a910 (_7.ptx:6655) l0x000054d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x2a8f0 (_7.ptx:6651) bra l0x000054d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a910 (_7.ptx:6655) l0x000054d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x2a940 (_7.ptx:6661) @$p3.eq bra l0x000055f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaa0 (_7.ptx:6707) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x2a980 (_7.ptx:6669) @$p2.eq bra l0x00005580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a9d8 (_7.ptx:6680) l0x000055a0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x2a9b0 (_7.ptx:6675) bra l0x000055a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a9d8 (_7.ptx:6680) l0x000055a0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x2aa20 (_7.ptx:6691) bra l0x00005668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaa0 (_7.ptx:6707) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x2aa38 (_7.ptx:6694) @$p2.eq bra l0x00005640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaa0 (_7.ptx:6707) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x2aa70 (_7.ptx:6701) bra l0x00005668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaa0 (_7.ptx:6707) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x2abd8 (_7.ptx:6752) bra l0x00005b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af70 (_7.ptx:6876) l0x00005b38: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x2abf0 (_7.ptx:6755) @$p3.eq bra l0x000057e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac30 (_7.ptx:6763) l0x000057f8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x2ac10 (_7.ptx:6759) bra l0x000057f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac30 (_7.ptx:6763) l0x000057f8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x2ac60 (_7.ptx:6769) @$p3.eq bra l0x00005910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2adc0 (_7.ptx:6815) l0x00005988: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x2aca0 (_7.ptx:6777) @$p2.eq bra l0x000058a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2acf8 (_7.ptx:6788) l0x000058c0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x2acd0 (_7.ptx:6783) bra l0x000058c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2acf8 (_7.ptx:6788) l0x000058c0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x2ad40 (_7.ptx:6799) bra l0x00005988;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2adc0 (_7.ptx:6815) l0x00005988: nop;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x2ad58 (_7.ptx:6802) @$p2.eq bra l0x00005960;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2adc0 (_7.ptx:6815) l0x00005988: nop;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x2ad90 (_7.ptx:6809) bra l0x00005988;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2adc0 (_7.ptx:6815) l0x00005988: nop;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x2b028 (_7.ptx:6899) @$p3.eq bra l0x00005c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b068 (_7.ptx:6907) l0x00005c30: nop;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x2b118 (_7.ptx:6932) @$p1.eq bra l0x00005d20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b158 (_7.ptx:6941) l0x00005d20: nop;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x2b208 (_7.ptx:6966) @$p1.eq bra l0x00005e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b248 (_7.ptx:6975) l0x00005e10: nop;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x2b2f8 (_7.ptx:7000) @$p1.eq bra l0x00005f00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b338 (_7.ptx:7009) l0x00005f00: nop;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x2b3e8 (_7.ptx:7034) @$p1.eq bra l0x00005ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b428 (_7.ptx:7043) l0x00005ff0: nop;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x2b448 (_7.ptx:7047) @$p3.eq bra l0x00006050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b498 (_7.ptx:7058) l0x00006060: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x2b480 (_7.ptx:7055) bra l0x00006060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b498 (_7.ptx:7058) l0x00006060: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x2b640 (_7.ptx:7114) @$p0.eq bra l0x00006308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b740 (_7.ptx:7149) l0x00006308: nop;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x2b7f8 (_7.ptx:7172) @$p1.eq bra l0x00006400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b838 (_7.ptx:7180) l0x00006400: nop;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x2b908 (_7.ptx:7206) @$p2.eq bra l0x00006518;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b950 (_7.ptx:7215) l0x00006518: nop;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x2ba20 (_7.ptx:7241) @$p2.eq bra l0x00006630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba68 (_7.ptx:7250) l0x00006630: nop;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x2bb38 (_7.ptx:7276) @$p2.eq bra l0x00006748;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb80 (_7.ptx:7285) l0x00006748: nop;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x2bc50 (_7.ptx:7311) @$p2.eq bra l0x00006860;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc98 (_7.ptx:7320) l0x00006860: nop;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x2bd80 (_7.ptx:7349) @$p3.ne bra l0x00006908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd88 (_7.ptx:7350) add.u32 $ofs2, $ofs1, 0x00000110;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x2c1a0 (_7.ptx:7491) @$p3.ne bra l0x00006120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c1a8 (_7.ptx:7492) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c3c8 (_7.ptx:7580) @$p3.ne bra l0x00002e20;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2c3e0 (_7.ptx:7583) @$p0.eq bra l0x00000c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce30 (_7.ptx:7928) l0x00000c78: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c498 (_7.ptx:7606) @$p3.eq bra l0x00000718;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce30 (_7.ptx:7928) l0x00000c78: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c4b0 (_7.ptx:7609) @$p3.eq bra l0x00000320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c4f0 (_7.ptx:7617) l0x00000338: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2c4d0 (_7.ptx:7613) bra l0x00000338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c4f0 (_7.ptx:7617) l0x00000338: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c520 (_7.ptx:7623) @$p3.eq bra l0x00000458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c688 (_7.ptx:7670) l0x000004d0: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2c568 (_7.ptx:7632) @$p3.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c5c0 (_7.ptx:7643) l0x00000408: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2c598 (_7.ptx:7638) bra l0x00000408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c5c0 (_7.ptx:7643) l0x00000408: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2c608 (_7.ptx:7654) bra l0x000004d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c688 (_7.ptx:7670) l0x000004d0: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2c620 (_7.ptx:7657) @$p2.eq bra l0x000004a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c688 (_7.ptx:7670) l0x000004d0: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2c658 (_7.ptx:7664) bra l0x000004d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c688 (_7.ptx:7670) l0x000004d0: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2c8c8 (_7.ptx:7748) bra l0x00000c78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce30 (_7.ptx:7928) l0x00000c78: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2c8e0 (_7.ptx:7751) @$p3.eq bra l0x00000750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c920 (_7.ptx:7759) l0x00000768: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2c900 (_7.ptx:7755) bra l0x00000768;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c920 (_7.ptx:7759) l0x00000768: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2c950 (_7.ptx:7765) @$p3.eq bra l0x00000888;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cab8 (_7.ptx:7812) l0x00000900: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2c998 (_7.ptx:7774) @$p3.eq bra l0x00000818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c9f0 (_7.ptx:7785) l0x00000838: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2c9c8 (_7.ptx:7780) bra l0x00000838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c9f0 (_7.ptx:7785) l0x00000838: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2ca38 (_7.ptx:7796) bra l0x00000900;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cab8 (_7.ptx:7812) l0x00000900: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2ca50 (_7.ptx:7799) @$p2.eq bra l0x000008d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cab8 (_7.ptx:7812) l0x00000900: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2ca88 (_7.ptx:7806) bra l0x00000900;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cab8 (_7.ptx:7812) l0x00000900: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2cdf8 (_7.ptx:7921) bra l0x00000c78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce30 (_7.ptx:7928) l0x00000c78: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2ce50 (_7.ptx:7932) @$p3.eq bra l0x000010c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d790 (_7.ptx:8242) l0x000015d8: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2ce68 (_7.ptx:7935) @$p3.eq bra l0x00000cd8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cea8 (_7.ptx:7943) l0x00000cf0: shr.s32 $r8, $r6, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2ce88 (_7.ptx:7939) bra l0x00000cf0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cea8 (_7.ptx:7943) l0x00000cf0: shr.s32 $r8, $r6, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2ced8 (_7.ptx:7949) @$p3.eq bra l0x00000e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d040 (_7.ptx:7996) l0x00000e88: shr.s32 $r6, $r7, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2cf20 (_7.ptx:7958) @$p2.eq bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf78 (_7.ptx:7969) l0x00000dc0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2cf50 (_7.ptx:7964) bra l0x00000dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf78 (_7.ptx:7969) l0x00000dc0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2cfc0 (_7.ptx:7980) bra l0x00000e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d040 (_7.ptx:7996) l0x00000e88: shr.s32 $r6, $r7, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2cfd8 (_7.ptx:7983) @$p2.eq bra l0x00000e60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d040 (_7.ptx:7996) l0x00000e88: shr.s32 $r6, $r7, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2d010 (_7.ptx:7990) bra l0x00000e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d040 (_7.ptx:7996) l0x00000e88: shr.s32 $r6, $r7, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2d270 (_7.ptx:8071) bra l0x000015d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d790 (_7.ptx:8242) l0x000015d8: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2d288 (_7.ptx:8074) @$p3.eq bra l0x000010f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d2c8 (_7.ptx:8082) l0x00001110: shr.s32 $r8, $r6, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2d2a8 (_7.ptx:8078) bra l0x00001110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d2c8 (_7.ptx:8082) l0x00001110: shr.s32 $r8, $r6, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2d2f8 (_7.ptx:8088) @$p3.eq bra l0x00001230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d460 (_7.ptx:8135) l0x000012a8: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x2d340 (_7.ptx:8097) @$p2.eq bra l0x000011c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d398 (_7.ptx:8108) l0x000011e0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x2d370 (_7.ptx:8103) bra l0x000011e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d398 (_7.ptx:8108) l0x000011e0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2d3e0 (_7.ptx:8119) bra l0x000012a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d460 (_7.ptx:8135) l0x000012a8: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2d3f8 (_7.ptx:8122) @$p2.eq bra l0x00001280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d460 (_7.ptx:8135) l0x000012a8: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2d430 (_7.ptx:8129) bra l0x000012a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d460 (_7.ptx:8135) l0x000012a8: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2d840 (_7.ptx:8264) @$p3.eq bra l0x000016c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d880 (_7.ptx:8272) l0x000016c8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x2d928 (_7.ptx:8296) @$p1.eq bra l0x000017b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d968 (_7.ptx:8305) l0x000017b0: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x2da10 (_7.ptx:8329) @$p1.eq bra l0x00001898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2da50 (_7.ptx:8338) l0x00001898: nop;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2daf8 (_7.ptx:8362) @$p1.eq bra l0x00001980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db38 (_7.ptx:8371) l0x00001980: nop;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2dbe0 (_7.ptx:8395) @$p1.eq bra l0x00001a68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dc20 (_7.ptx:8404) l0x00001a68: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2dc40 (_7.ptx:8408) @$p3.eq bra l0x00001ae8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dcb8 (_7.ptx:8426) l0x00001b00: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2dc98 (_7.ptx:8422) bra l0x00001b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dcb8 (_7.ptx:8426) l0x00001b00: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2e028 (_7.ptx:8536) @$p0.eq bra l0x00002178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e330 (_7.ptx:8633) l0x00002178: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x2e418 (_7.ptx:8662) @$p2.eq bra l0x000022a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e458 (_7.ptx:8670) l0x000022a0: nop;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2e558 (_7.ptx:8702) @$p1.eq bra l0x000023e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e5a0 (_7.ptx:8711) l0x000023e8: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2e6a0 (_7.ptx:8743) @$p1.eq bra l0x00002530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e6e8 (_7.ptx:8752) l0x00002530: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2e7e8 (_7.ptx:8784) @$p1.eq bra l0x00002678;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e830 (_7.ptx:8793) l0x00002678: nop;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2e930 (_7.ptx:8825) @$p1.eq bra l0x000027c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e978 (_7.ptx:8834) l0x000027c0: nop;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2ea48 (_7.ptx:8860) @$p2.ne bra l0x00002850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ea50 (_7.ptx:8861) add.u32 $ofs2, $ofs1, 0x00000190;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2edb0 (_7.ptx:8982) @$p3.eq bra l0x00002c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ede8 (_7.ptx:8990) l0x00002c30: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2edf8 (_7.ptx:8992) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2ee30 (_7.ptx:9000) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2ee68 (_7.ptx:9008) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2eea0 (_7.ptx:9016) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2eed8 (_7.ptx:9024) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2ef10 (_7.ptx:9032) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2efc8 (_7.ptx:9056) @$p2.ne bra l0x00001ba8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2efd0 (_7.ptx:9057) retp;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2efe8 (_7.ptx:9060) @$p3.ne bra l0x000051d8;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2eff8 (_7.ptx:9062) @$p0.eq bra l0x000035d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f7b8 (_7.ptx:9327) l0x00003600: nop;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2f0b0 (_7.ptx:9085) @$p3.eq bra l0x00003230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f7b8 (_7.ptx:9327) l0x00003600: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2f0c8 (_7.ptx:9088) @$p3.eq bra l0x00002f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f108 (_7.ptx:9096) l0x00002f50: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2f0e8 (_7.ptx:9092) bra l0x00002f50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f108 (_7.ptx:9096) l0x00002f50: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2f138 (_7.ptx:9102) @$p3.eq bra l0x00003070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f2a0 (_7.ptx:9149) l0x000030e8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2f180 (_7.ptx:9111) @$p3.eq bra l0x00003000;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f1d8 (_7.ptx:9122) l0x00003020: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2f1b0 (_7.ptx:9117) bra l0x00003020;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f1d8 (_7.ptx:9122) l0x00003020: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2f220 (_7.ptx:9133) bra l0x000030e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f2a0 (_7.ptx:9149) l0x000030e8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2f238 (_7.ptx:9136) @$p2.eq bra l0x000030c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f2a0 (_7.ptx:9149) l0x000030e8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2f270 (_7.ptx:9143) bra l0x000030e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f2a0 (_7.ptx:9149) l0x000030e8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2f3e0 (_7.ptx:9195) bra l0x00003600;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f7b8 (_7.ptx:9327) l0x00003600: nop;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2f3f8 (_7.ptx:9198) @$p3.eq bra l0x00003268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f438 (_7.ptx:9206) l0x00003280: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2f418 (_7.ptx:9202) bra l0x00003280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f438 (_7.ptx:9206) l0x00003280: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2f468 (_7.ptx:9212) @$p3.eq bra l0x000033a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f5d0 (_7.ptx:9259) l0x00003418: nop;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2f4b0 (_7.ptx:9221) @$p3.eq bra l0x00003330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f508 (_7.ptx:9232) l0x00003350: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2f4e0 (_7.ptx:9227) bra l0x00003350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f508 (_7.ptx:9232) l0x00003350: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2f550 (_7.ptx:9243) bra l0x00003418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f5d0 (_7.ptx:9259) l0x00003418: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2f568 (_7.ptx:9246) @$p2.eq bra l0x000033f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f5d0 (_7.ptx:9259) l0x00003418: nop;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2f5a0 (_7.ptx:9253) bra l0x00003418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f5d0 (_7.ptx:9259) l0x00003418: nop;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2f788 (_7.ptx:9321) bra l0x00003600;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f7b8 (_7.ptx:9327) l0x00003600: nop;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f7d8 (_7.ptx:9331) @$p3.eq bra l0x00003948;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fe90 (_7.ptx:9563) l0x00003cd8: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f7f0 (_7.ptx:9334) @$p3.eq bra l0x00003660;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f830 (_7.ptx:9342) l0x00003678: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f810 (_7.ptx:9338) bra l0x00003678;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f830 (_7.ptx:9342) l0x00003678: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f860 (_7.ptx:9348) @$p3.eq bra l0x00003790;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f9c0 (_7.ptx:9394) l0x00003808: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x2f8a0 (_7.ptx:9356) @$p2.eq bra l0x00003720;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8f8 (_7.ptx:9367) l0x00003740: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x2f8d0 (_7.ptx:9362) bra l0x00003740;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8f8 (_7.ptx:9367) l0x00003740: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x2f940 (_7.ptx:9378) bra l0x00003808;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f9c0 (_7.ptx:9394) l0x00003808: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x2f958 (_7.ptx:9381) @$p2.eq bra l0x000037e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f9c0 (_7.ptx:9394) l0x00003808: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x2f990 (_7.ptx:9388) bra l0x00003808;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f9c0 (_7.ptx:9394) l0x00003808: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x2faf8 (_7.ptx:9439) bra l0x00003cd8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fe90 (_7.ptx:9563) l0x00003cd8: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x2fb10 (_7.ptx:9442) @$p3.eq bra l0x00003980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb50 (_7.ptx:9450) l0x00003998: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x2fb30 (_7.ptx:9446) bra l0x00003998;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb50 (_7.ptx:9450) l0x00003998: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x2fb80 (_7.ptx:9456) @$p3.eq bra l0x00003ab0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fce0 (_7.ptx:9502) l0x00003b28: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x2fbc0 (_7.ptx:9464) @$p2.eq bra l0x00003a40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fc18 (_7.ptx:9475) l0x00003a60: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x2fbf0 (_7.ptx:9470) bra l0x00003a60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fc18 (_7.ptx:9475) l0x00003a60: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x2fc60 (_7.ptx:9486) bra l0x00003b28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fce0 (_7.ptx:9502) l0x00003b28: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x2fc78 (_7.ptx:9489) @$p2.eq bra l0x00003b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fce0 (_7.ptx:9502) l0x00003b28: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x2fcb0 (_7.ptx:9496) bra l0x00003b28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fce0 (_7.ptx:9502) l0x00003b28: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x2ff40 (_7.ptx:9585) @$p3.eq bra l0x00003dc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff80 (_7.ptx:9593) l0x00003dc8: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x30028 (_7.ptx:9617) @$p1.eq bra l0x00003eb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30068 (_7.ptx:9626) l0x00003eb0: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x30110 (_7.ptx:9650) @$p1.eq bra l0x00003f98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30150 (_7.ptx:9659) l0x00003f98: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x301f8 (_7.ptx:9683) @$p1.eq bra l0x00004080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30238 (_7.ptx:9692) l0x00004080: nop;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x302e0 (_7.ptx:9716) @$p1.eq bra l0x00004168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30320 (_7.ptx:9725) l0x00004168: nop;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x30340 (_7.ptx:9729) @$p3.eq bra l0x000041e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x303b8 (_7.ptx:9747) l0x00004200: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x30398 (_7.ptx:9743) bra l0x00004200;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x303b8 (_7.ptx:9747) l0x00004200: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x30598 (_7.ptx:9810) @$p0.eq bra l0x00004530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x306e8 (_7.ptx:9856) l0x00004530: nop;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x307d0 (_7.ptx:9885) @$p2.eq bra l0x00004658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30810 (_7.ptx:9893) l0x00004658: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x30910 (_7.ptx:9925) @$p1.eq bra l0x000047a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30958 (_7.ptx:9934) l0x000047a0: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x30a58 (_7.ptx:9966) @$p1.eq bra l0x000048e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30aa0 (_7.ptx:9975) l0x000048e8: nop;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x30ba0 (_7.ptx:10007) @$p1.eq bra l0x00004a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30be8 (_7.ptx:10016) l0x00004a30: nop;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x30ce8 (_7.ptx:10048) @$p1.eq bra l0x00004b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d30 (_7.ptx:10057) l0x00004b78: nop;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x30e00 (_7.ptx:10083) @$p2.ne bra l0x00004c08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30e08 (_7.ptx:10084) add.u32 $ofs2, $ofs1, 0x00000190;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x31168 (_7.ptx:10205) @$p3.eq bra l0x00004fe8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x311a0 (_7.ptx:10213) l0x00004fe8: nop;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x311b0 (_7.ptx:10215) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x311e8 (_7.ptx:10223) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x31220 (_7.ptx:10231) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x31258 (_7.ptx:10239) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x31290 (_7.ptx:10247) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x312c8 (_7.ptx:10255) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x31380 (_7.ptx:10279) @$p2.ne bra l0x000042b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31388 (_7.ptx:10280) retp;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x31398 (_7.ptx:10282) @$p0.eq bra l0x00005978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b58 (_7.ptx:10547) l0x000059a0: nop;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x31450 (_7.ptx:10305) @$p3.eq bra l0x000055d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b58 (_7.ptx:10547) l0x000059a0: nop;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x31468 (_7.ptx:10308) @$p3.eq bra l0x000052d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x314a8 (_7.ptx:10316) l0x000052f0: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x31488 (_7.ptx:10312) bra l0x000052f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x314a8 (_7.ptx:10316) l0x000052f0: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x314d8 (_7.ptx:10322) @$p3.eq bra l0x00005410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31640 (_7.ptx:10369) l0x00005488: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x31520 (_7.ptx:10331) @$p3.eq bra l0x000053a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31578 (_7.ptx:10342) l0x000053c0: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x31550 (_7.ptx:10337) bra l0x000053c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31578 (_7.ptx:10342) l0x000053c0: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x315c0 (_7.ptx:10353) bra l0x00005488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31640 (_7.ptx:10369) l0x00005488: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x315d8 (_7.ptx:10356) @$p2.eq bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31640 (_7.ptx:10369) l0x00005488: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x31610 (_7.ptx:10363) bra l0x00005488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31640 (_7.ptx:10369) l0x00005488: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x31780 (_7.ptx:10415) bra l0x000059a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b58 (_7.ptx:10547) l0x000059a0: nop;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x31798 (_7.ptx:10418) @$p3.eq bra l0x00005608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x317d8 (_7.ptx:10426) l0x00005620: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x317b8 (_7.ptx:10422) bra l0x00005620;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x317d8 (_7.ptx:10426) l0x00005620: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x31808 (_7.ptx:10432) @$p3.eq bra l0x00005740;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31970 (_7.ptx:10479) l0x000057b8: nop;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x31850 (_7.ptx:10441) @$p3.eq bra l0x000056d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318a8 (_7.ptx:10452) l0x000056f0: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x31880 (_7.ptx:10447) bra l0x000056f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318a8 (_7.ptx:10452) l0x000056f0: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x318f0 (_7.ptx:10463) bra l0x000057b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31970 (_7.ptx:10479) l0x000057b8: nop;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x31908 (_7.ptx:10466) @$p2.eq bra l0x00005790;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31970 (_7.ptx:10479) l0x000057b8: nop;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x31940 (_7.ptx:10473) bra l0x000057b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31970 (_7.ptx:10479) l0x000057b8: nop;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x31b28 (_7.ptx:10541) bra l0x000059a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b58 (_7.ptx:10547) l0x000059a0: nop;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x31b78 (_7.ptx:10551) @$p3.eq bra l0x00005ce8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32230 (_7.ptx:10783) l0x00006078: nop;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x31b90 (_7.ptx:10554) @$p3.eq bra l0x00005a00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31bd0 (_7.ptx:10562) l0x00005a18: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x31bb0 (_7.ptx:10558) bra l0x00005a18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31bd0 (_7.ptx:10562) l0x00005a18: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x31c00 (_7.ptx:10568) @$p3.eq bra l0x00005b30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d60 (_7.ptx:10614) l0x00005ba8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x31c40 (_7.ptx:10576) @$p2.eq bra l0x00005ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c98 (_7.ptx:10587) l0x00005ae0: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x31c70 (_7.ptx:10582) bra l0x00005ae0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c98 (_7.ptx:10587) l0x00005ae0: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x31ce0 (_7.ptx:10598) bra l0x00005ba8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d60 (_7.ptx:10614) l0x00005ba8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x31cf8 (_7.ptx:10601) @$p2.eq bra l0x00005b80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d60 (_7.ptx:10614) l0x00005ba8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x31d30 (_7.ptx:10608) bra l0x00005ba8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d60 (_7.ptx:10614) l0x00005ba8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x31e98 (_7.ptx:10659) bra l0x00006078;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32230 (_7.ptx:10783) l0x00006078: nop;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x31eb0 (_7.ptx:10662) @$p3.eq bra l0x00005d20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31ef0 (_7.ptx:10670) l0x00005d38: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x31ed0 (_7.ptx:10666) bra l0x00005d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31ef0 (_7.ptx:10670) l0x00005d38: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x31f20 (_7.ptx:10676) @$p3.eq bra l0x00005e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32080 (_7.ptx:10722) l0x00005ec8: nop;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x31f60 (_7.ptx:10684) @$p2.eq bra l0x00005de0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31fb8 (_7.ptx:10695) l0x00005e00: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x31f90 (_7.ptx:10690) bra l0x00005e00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31fb8 (_7.ptx:10695) l0x00005e00: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x32000 (_7.ptx:10706) bra l0x00005ec8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32080 (_7.ptx:10722) l0x00005ec8: nop;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x32018 (_7.ptx:10709) @$p2.eq bra l0x00005ea0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32080 (_7.ptx:10722) l0x00005ec8: nop;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x32050 (_7.ptx:10716) bra l0x00005ec8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32080 (_7.ptx:10722) l0x00005ec8: nop;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x322e0 (_7.ptx:10805) @$p3.eq bra l0x00006168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32320 (_7.ptx:10813) l0x00006168: nop;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x323c8 (_7.ptx:10837) @$p1.eq bra l0x00006250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32408 (_7.ptx:10846) l0x00006250: nop;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x324b0 (_7.ptx:10870) @$p1.eq bra l0x00006338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x324f0 (_7.ptx:10879) l0x00006338: nop;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x32598 (_7.ptx:10903) @$p1.eq bra l0x00006420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x325d8 (_7.ptx:10912) l0x00006420: nop;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x32680 (_7.ptx:10936) @$p1.eq bra l0x00006508;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x326c0 (_7.ptx:10945) l0x00006508: nop;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x326e0 (_7.ptx:10949) @$p3.eq bra l0x00006568;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32730 (_7.ptx:10960) l0x00006578: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x32718 (_7.ptx:10957) bra l0x00006578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32730 (_7.ptx:10960) l0x00006578: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x32920 (_7.ptx:11025) @$p0.eq bra l0x000068b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32a70 (_7.ptx:11071) l0x000068b8: nop;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x32b50 (_7.ptx:11099) @$p1.eq bra l0x000069d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32b90 (_7.ptx:11107) l0x000069d8: nop;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x32c90 (_7.ptx:11139) @$p2.eq bra l0x00006b20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32cd8 (_7.ptx:11148) l0x00006b20: nop;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x32dd8 (_7.ptx:11180) @$p2.eq bra l0x00006c68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32e20 (_7.ptx:11189) l0x00006c68: nop;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x32f20 (_7.ptx:11221) @$p2.eq bra l0x00006db0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f68 (_7.ptx:11230) l0x00006db0: nop;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x33068 (_7.ptx:11262) @$p2.eq bra l0x00006ef8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330b0 (_7.ptx:11271) l0x00006ef8: nop;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x33180 (_7.ptx:11297) @$p3.ne bra l0x00006f88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33188 (_7.ptx:11298) add.u32 $ofs2, $ofs1, 0x00000190;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x33690 (_7.ptx:11464) @$p3.ne bra l0x00006630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33698 (_7.ptx:11465) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _7.ptx
Adding _cuobjdump_7.ptx with cubin handle 7
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_niKSpg"
Running: cat _ptx_niKSpg | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_hzEQoz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_hzEQoz --output-file  /dev/null 2> _ptx_niKSpginfo"
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii' : regs=39, lmem=0, smem=3760, cmem=76
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii' : regs=39, lmem=0, smem=7088, cmem=76
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii' : regs=40, lmem=0, smem=12048, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_niKSpg _ptx2_hzEQoz _ptx_niKSpginfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii : hostFun 0x0x406440, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii : hostFun 0x0x406430, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 8, filename=dwt_cuda/rdwt53.cu
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii : hostFun 0x0x406b70, fat_cubin_handle = 8
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_8.elf
()







Finished parsing .elf file _cuobjdump_8.elf
Parsing .ptx file _cuobjdump_8.ptx
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
Finished parsing .ptx file _cuobjdump_8.ptx
Parsing .sass file _cuobjdump_8.sass
Finished parsing .sass file _cuobjdump_8.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_8.ptx _cuobjdump_8.sass _cuobjdump_8.elf _ptxplus_nCQqdX
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii" from 0x1a0 to 0x1c0 (global memory space) 14
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii" from 0x200 to 0x224 (global memory space) 15
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii" from 0x280 to 0x2a4 (global memory space) 16
GPGPU-Sim PTX: allocating stack frame region for .local "l1" from 0x0 to 0x0
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33848 (_8.ptx:100) @$p3.ne bra l0x00002238;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33860 (_8.ptx:103) @$p0.eq bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34080 (_8.ptx:378) l0x000009d8: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x33918 (_8.ptx:126) @$p3.eq bra l0x000005e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34080 (_8.ptx:378) l0x000009d8: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x33930 (_8.ptx:129) @$p3.eq bra l0x000002b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33970 (_8.ptx:137) l0x000002c8: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x33950 (_8.ptx:133) bra l0x000002c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33970 (_8.ptx:137) l0x000002c8: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x339a0 (_8.ptx:143) @$p3.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b08 (_8.ptx:190) l0x00000460: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x339e8 (_8.ptx:152) @$p3.eq bra l0x00000378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a40 (_8.ptx:163) l0x00000398: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x33a18 (_8.ptx:158) bra l0x00000398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a40 (_8.ptx:163) l0x00000398: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x33a88 (_8.ptx:174) bra l0x00000460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b08 (_8.ptx:190) l0x00000460: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x33aa0 (_8.ptx:177) @$p1.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b08 (_8.ptx:190) l0x00000460: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x33ad8 (_8.ptx:184) bra l0x00000460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b08 (_8.ptx:190) l0x00000460: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x33c80 (_8.ptx:243) bra l0x000009d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34080 (_8.ptx:378) l0x000009d8: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x33c98 (_8.ptx:246) @$p3.eq bra l0x00000618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33cd8 (_8.ptx:254) l0x00000630: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x33cb8 (_8.ptx:250) bra l0x00000630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33cd8 (_8.ptx:254) l0x00000630: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33d08 (_8.ptx:260) @$p3.eq bra l0x00000750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33e70 (_8.ptx:307) l0x000007c8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33d50 (_8.ptx:269) @$p3.eq bra l0x000006e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33da8 (_8.ptx:280) l0x00000700: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d80 (_8.ptx:275) bra l0x00000700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33da8 (_8.ptx:280) l0x00000700: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x33df0 (_8.ptx:291) bra l0x000007c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33e70 (_8.ptx:307) l0x000007c8: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x33e08 (_8.ptx:294) @$p1.eq bra l0x000007a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33e70 (_8.ptx:307) l0x000007c8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x33e40 (_8.ptx:301) bra l0x000007c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33e70 (_8.ptx:307) l0x000007c8: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x34048 (_8.ptx:371) bra l0x000009d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34080 (_8.ptx:378) l0x000009d8: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x340a0 (_8.ptx:382) @$p3.eq bra l0x00000d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x347b0 (_8.ptx:622) l0x00001108: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x340b0 (_8.ptx:384) @$p2.eq bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x340f0 (_8.ptx:392) l0x00000a48: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x340d0 (_8.ptx:388) bra l0x00000a48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x340f0 (_8.ptx:392) l0x00000a48: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x34120 (_8.ptx:398) @$p2.eq bra l0x00000b68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34288 (_8.ptx:445) l0x00000be0: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x34168 (_8.ptx:407) @$p1.eq bra l0x00000af8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x341c0 (_8.ptx:418) l0x00000b18: mov.half.u32 $r5, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x34198 (_8.ptx:413) bra l0x00000b18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x341c0 (_8.ptx:418) l0x00000b18: mov.half.u32 $r5, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x34208 (_8.ptx:429) bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34288 (_8.ptx:445) l0x00000be0: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x34220 (_8.ptx:432) @$p1.eq bra l0x00000bb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34288 (_8.ptx:445) l0x00000be0: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x34258 (_8.ptx:439) bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34288 (_8.ptx:445) l0x00000be0: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x343f8 (_8.ptx:496) bra l0x00001108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x347b0 (_8.ptx:622) l0x00001108: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x34408 (_8.ptx:498) @$p2.eq bra l0x00000d88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34448 (_8.ptx:506) l0x00000da0: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x34428 (_8.ptx:502) bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34448 (_8.ptx:506) l0x00000da0: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x34478 (_8.ptx:512) @$p2.eq bra l0x00000ec0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x345e0 (_8.ptx:559) l0x00000f38: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x344c0 (_8.ptx:521) @$p1.eq bra l0x00000e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34518 (_8.ptx:532) l0x00000e70: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x344f0 (_8.ptx:527) bra l0x00000e70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34518 (_8.ptx:532) l0x00000e70: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x34560 (_8.ptx:543) bra l0x00000f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x345e0 (_8.ptx:559) l0x00000f38: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x34578 (_8.ptx:546) @$p1.eq bra l0x00000f10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x345e0 (_8.ptx:559) l0x00000f38: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x345b0 (_8.ptx:553) bra l0x00000f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x345e0 (_8.ptx:559) l0x00000f38: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x34820 (_8.ptx:637) @$p2.eq bra l0x000011d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34880 (_8.ptx:650) l0x000011d8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x348e8 (_8.ptx:664) @$p2.eq bra l0x00001298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34940 (_8.ptx:676) l0x00001298: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x34960 (_8.ptx:680) @$p2.eq bra l0x00001318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x349d8 (_8.ptx:698) l0x00001330: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x349b8 (_8.ptx:694) bra l0x00001330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x349d8 (_8.ptx:698) l0x00001330: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x34d30 (_8.ptx:805) @$p0.eq bra l0x00001990;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35038 (_8.ptx:902) l0x00001990: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x351b8 (_8.ptx:950) @$p1.eq bra l0x00001b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35220 (_8.ptx:963) l0x00001b78: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x35380 (_8.ptx:1007) @$p1.eq bra l0x00001d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x353e0 (_8.ptx:1019) l0x00001d38: nop;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x356c0 (_8.ptx:1114) @$p3.eq bra l0x00002050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x356f8 (_8.ptx:1122) l0x00002050: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x35708 (_8.ptx:1124) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x35740 (_8.ptx:1132) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x35778 (_8.ptx:1140) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x357b0 (_8.ptx:1148) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x357e8 (_8.ptx:1156) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x35820 (_8.ptx:1164) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x358d0 (_8.ptx:1187) @$p2.ne bra l0x000013c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358d8 (_8.ptx:1188) retp;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x358f0 (_8.ptx:1191) @$p3.ne bra l0x00003ca8;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x35900 (_8.ptx:1193) @$p0.eq bra l0x000028e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35fb8 (_8.ptx:1421) l0x00002910: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x359b8 (_8.ptx:1216) @$p3.eq bra l0x000025e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35fb8 (_8.ptx:1421) l0x00002910: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x359d0 (_8.ptx:1219) @$p3.eq bra l0x00002350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a10 (_8.ptx:1227) l0x00002368: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x359f0 (_8.ptx:1223) bra l0x00002368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a10 (_8.ptx:1227) l0x00002368: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x35a40 (_8.ptx:1233) @$p3.eq bra l0x00002488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ba8 (_8.ptx:1280) l0x00002500: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x35a88 (_8.ptx:1242) @$p3.eq bra l0x00002418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ae0 (_8.ptx:1253) l0x00002438: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x35ab8 (_8.ptx:1248) bra l0x00002438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ae0 (_8.ptx:1253) l0x00002438: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x35b28 (_8.ptx:1264) bra l0x00002500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ba8 (_8.ptx:1280) l0x00002500: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x35b40 (_8.ptx:1267) @$p1.eq bra l0x000024d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ba8 (_8.ptx:1280) l0x00002500: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x35b78 (_8.ptx:1274) bra l0x00002500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ba8 (_8.ptx:1280) l0x00002500: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x35c88 (_8.ptx:1312) bra l0x00002910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35fb8 (_8.ptx:1421) l0x00002910: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x35ca0 (_8.ptx:1315) @$p3.eq bra l0x00002620;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ce0 (_8.ptx:1323) l0x00002638: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x35cc0 (_8.ptx:1319) bra l0x00002638;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ce0 (_8.ptx:1323) l0x00002638: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x35d10 (_8.ptx:1329) @$p3.eq bra l0x00002758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e78 (_8.ptx:1376) l0x000027d0: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x35d58 (_8.ptx:1338) @$p3.eq bra l0x000026e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35db0 (_8.ptx:1349) l0x00002708: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x35d88 (_8.ptx:1344) bra l0x00002708;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35db0 (_8.ptx:1349) l0x00002708: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x35df8 (_8.ptx:1360) bra l0x000027d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e78 (_8.ptx:1376) l0x000027d0: nop;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x35e10 (_8.ptx:1363) @$p1.eq bra l0x000027a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e78 (_8.ptx:1376) l0x000027d0: nop;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x35e48 (_8.ptx:1370) bra l0x000027d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e78 (_8.ptx:1376) l0x000027d0: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x35f88 (_8.ptx:1415) bra l0x00002910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35fb8 (_8.ptx:1421) l0x00002910: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x35fd8 (_8.ptx:1425) @$p3.eq bra l0x00002bf0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36578 (_8.ptx:1618) l0x00002ed0: nop;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x35fe8 (_8.ptx:1427) @$p2.eq bra l0x00002968;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36028 (_8.ptx:1435) l0x00002980: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x36008 (_8.ptx:1431) bra l0x00002980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36028 (_8.ptx:1435) l0x00002980: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x36058 (_8.ptx:1441) @$p2.eq bra l0x00002a98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x361b8 (_8.ptx:1487) l0x00002b10: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x36098 (_8.ptx:1449) @$p1.eq bra l0x00002a28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360f0 (_8.ptx:1460) l0x00002a48: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x360c8 (_8.ptx:1455) bra l0x00002a48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360f0 (_8.ptx:1460) l0x00002a48: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x36138 (_8.ptx:1471) bra l0x00002b10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x361b8 (_8.ptx:1487) l0x00002b10: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x36150 (_8.ptx:1474) @$p1.eq bra l0x00002ae8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x361b8 (_8.ptx:1487) l0x00002b10: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x36188 (_8.ptx:1481) bra l0x00002b10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x361b8 (_8.ptx:1487) l0x00002b10: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x36290 (_8.ptx:1518) bra l0x00002ed0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36578 (_8.ptx:1618) l0x00002ed0: nop;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x362a0 (_8.ptx:1520) @$p2.eq bra l0x00002c20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x362e0 (_8.ptx:1528) l0x00002c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x362c0 (_8.ptx:1524) bra l0x00002c38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x362e0 (_8.ptx:1528) l0x00002c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x36310 (_8.ptx:1534) @$p2.eq bra l0x00002d50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36470 (_8.ptx:1580) l0x00002dc8: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x36350 (_8.ptx:1542) @$p1.eq bra l0x00002ce0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x363a8 (_8.ptx:1553) l0x00002d00: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x36380 (_8.ptx:1548) bra l0x00002d00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x363a8 (_8.ptx:1553) l0x00002d00: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x363f0 (_8.ptx:1564) bra l0x00002dc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36470 (_8.ptx:1580) l0x00002dc8: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x36408 (_8.ptx:1567) @$p1.eq bra l0x00002da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36470 (_8.ptx:1580) l0x00002dc8: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x36440 (_8.ptx:1574) bra l0x00002dc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36470 (_8.ptx:1580) l0x00002dc8: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x365e8 (_8.ptx:1633) @$p2.eq bra l0x00002fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36648 (_8.ptx:1646) l0x00002fa0: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x366b0 (_8.ptx:1660) @$p2.eq bra l0x00003060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36708 (_8.ptx:1672) l0x00003060: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x36728 (_8.ptx:1676) @$p2.eq bra l0x000030e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x367a0 (_8.ptx:1694) l0x000030f8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x36780 (_8.ptx:1690) bra l0x000030f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x367a0 (_8.ptx:1694) l0x000030f8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x36968 (_8.ptx:1754) @$p0.eq bra l0x00003410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36ab8 (_8.ptx:1800) l0x00003410: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x36c38 (_8.ptx:1848) @$p1.eq bra l0x000035f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36ca0 (_8.ptx:1861) l0x000035f8: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x36e00 (_8.ptx:1905) @$p1.eq bra l0x000037b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36e60 (_8.ptx:1917) l0x000037b8: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x37138 (_8.ptx:2011) @$p3.eq bra l0x00003ac8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37170 (_8.ptx:2019) l0x00003ac8: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x37180 (_8.ptx:2021) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x371b8 (_8.ptx:2029) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x371f0 (_8.ptx:2037) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x37228 (_8.ptx:2045) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x37260 (_8.ptx:2053) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x37298 (_8.ptx:2061) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37340 (_8.ptx:2083) @$p2.ne bra l0x00003188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37348 (_8.ptx:2084) retp;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37358 (_8.ptx:2086) @$p0.eq bra l0x00004360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37a38 (_8.ptx:2317) l0x00004390: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x37410 (_8.ptx:2109) @$p3.eq bra l0x00004050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37a38 (_8.ptx:2317) l0x00004390: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x37428 (_8.ptx:2112) @$p3.eq bra l0x00003da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37468 (_8.ptx:2120) l0x00003dc0: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x37448 (_8.ptx:2116) bra l0x00003dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37468 (_8.ptx:2120) l0x00003dc0: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x37498 (_8.ptx:2126) @$p3.eq bra l0x00003ee0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37600 (_8.ptx:2173) l0x00003f58: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x374e0 (_8.ptx:2135) @$p3.eq bra l0x00003e70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37538 (_8.ptx:2146) l0x00003e90: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x37510 (_8.ptx:2141) bra l0x00003e90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37538 (_8.ptx:2146) l0x00003e90: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x37580 (_8.ptx:2157) bra l0x00003f58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37600 (_8.ptx:2173) l0x00003f58: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x37598 (_8.ptx:2160) @$p1.eq bra l0x00003f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37600 (_8.ptx:2173) l0x00003f58: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x375d0 (_8.ptx:2167) bra l0x00003f58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37600 (_8.ptx:2173) l0x00003f58: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x376f0 (_8.ptx:2206) bra l0x00004390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37a38 (_8.ptx:2317) l0x00004390: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x37708 (_8.ptx:2209) @$p3.eq bra l0x00004088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37748 (_8.ptx:2217) l0x000040a0: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x37728 (_8.ptx:2213) bra l0x000040a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37748 (_8.ptx:2217) l0x000040a0: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x37778 (_8.ptx:2223) @$p3.eq bra l0x000041c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378e0 (_8.ptx:2270) l0x00004238: nop;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x377c0 (_8.ptx:2232) @$p3.eq bra l0x00004150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37818 (_8.ptx:2243) l0x00004170: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x377f0 (_8.ptx:2238) bra l0x00004170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37818 (_8.ptx:2243) l0x00004170: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x37860 (_8.ptx:2254) bra l0x00004238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378e0 (_8.ptx:2270) l0x00004238: nop;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x37878 (_8.ptx:2257) @$p1.eq bra l0x00004210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378e0 (_8.ptx:2270) l0x00004238: nop;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x378b0 (_8.ptx:2264) bra l0x00004238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378e0 (_8.ptx:2270) l0x00004238: nop;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x37a00 (_8.ptx:2310) bra l0x00004390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37a38 (_8.ptx:2317) l0x00004390: nop;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x37a58 (_8.ptx:2321) @$p3.eq bra l0x00004690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38038 (_8.ptx:2520) l0x00004990: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x37a68 (_8.ptx:2323) @$p2.eq bra l0x000043e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37aa8 (_8.ptx:2331) l0x00004400: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x37a88 (_8.ptx:2327) bra l0x00004400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37aa8 (_8.ptx:2331) l0x00004400: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x37ad8 (_8.ptx:2337) @$p2.eq bra l0x00004518;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c38 (_8.ptx:2383) l0x00004590: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x37b18 (_8.ptx:2345) @$p1.eq bra l0x000044a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37b70 (_8.ptx:2356) l0x000044c8: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x37b48 (_8.ptx:2351) bra l0x000044c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37b70 (_8.ptx:2356) l0x000044c8: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x37bb8 (_8.ptx:2367) bra l0x00004590;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c38 (_8.ptx:2383) l0x00004590: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x37bd0 (_8.ptx:2370) @$p1.eq bra l0x00004568;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c38 (_8.ptx:2383) l0x00004590: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x37c08 (_8.ptx:2377) bra l0x00004590;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c38 (_8.ptx:2383) l0x00004590: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x37d30 (_8.ptx:2417) bra l0x00004990;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38038 (_8.ptx:2520) l0x00004990: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x37d40 (_8.ptx:2419) @$p2.eq bra l0x000046c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d80 (_8.ptx:2427) l0x000046d8: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x37d60 (_8.ptx:2423) bra l0x000046d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d80 (_8.ptx:2427) l0x000046d8: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x37db0 (_8.ptx:2433) @$p2.eq bra l0x000047f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f10 (_8.ptx:2479) l0x00004868: nop;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x37df0 (_8.ptx:2441) @$p1.eq bra l0x00004780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e48 (_8.ptx:2452) l0x000047a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x37e20 (_8.ptx:2447) bra l0x000047a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e48 (_8.ptx:2452) l0x000047a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x37e90 (_8.ptx:2463) bra l0x00004868;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f10 (_8.ptx:2479) l0x00004868: nop;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x37ea8 (_8.ptx:2466) @$p1.eq bra l0x00004840;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f10 (_8.ptx:2479) l0x00004868: nop;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x37ee0 (_8.ptx:2473) bra l0x00004868;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f10 (_8.ptx:2479) l0x00004868: nop;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x380a8 (_8.ptx:2535) @$p2.eq bra l0x00004a60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38108 (_8.ptx:2548) l0x00004a60: nop;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x38170 (_8.ptx:2562) @$p2.eq bra l0x00004b20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x381c8 (_8.ptx:2574) l0x00004b20: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x381e8 (_8.ptx:2578) @$p2.eq bra l0x00004b80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38238 (_8.ptx:2589) l0x00004b90: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x38220 (_8.ptx:2586) bra l0x00004b90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38238 (_8.ptx:2589) l0x00004b90: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x38460 (_8.ptx:2660) @$p0.eq bra l0x00004f10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x385b8 (_8.ptx:2707) l0x00004f10: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x38738 (_8.ptx:2755) @$p1.eq bra l0x000050f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x387a0 (_8.ptx:2768) l0x000050f8: nop;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x38900 (_8.ptx:2812) @$p1.eq bra l0x000052b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38960 (_8.ptx:2824) l0x000052b8: nop;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x38db0 (_8.ptx:2968) @$p2.ne bra l0x00004c50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38db8 (_8.ptx:2969) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x38f68 (_8.ptx:3043) @$p3.ne bra l0x00002228;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x38f80 (_8.ptx:3046) @$p0.eq bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x397a0 (_8.ptx:3321) l0x000009d8: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x39038 (_8.ptx:3069) @$p3.eq bra l0x000005e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x397a0 (_8.ptx:3321) l0x000009d8: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x39050 (_8.ptx:3072) @$p3.eq bra l0x000002b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39090 (_8.ptx:3080) l0x000002c8: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x39070 (_8.ptx:3076) bra l0x000002c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39090 (_8.ptx:3080) l0x000002c8: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x390c0 (_8.ptx:3086) @$p3.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39228 (_8.ptx:3133) l0x00000460: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x39108 (_8.ptx:3095) @$p3.eq bra l0x00000378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39160 (_8.ptx:3106) l0x00000398: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x39138 (_8.ptx:3101) bra l0x00000398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39160 (_8.ptx:3106) l0x00000398: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x391a8 (_8.ptx:3117) bra l0x00000460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39228 (_8.ptx:3133) l0x00000460: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x391c0 (_8.ptx:3120) @$p1.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39228 (_8.ptx:3133) l0x00000460: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x391f8 (_8.ptx:3127) bra l0x00000460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39228 (_8.ptx:3133) l0x00000460: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x393a0 (_8.ptx:3186) bra l0x000009d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x397a0 (_8.ptx:3321) l0x000009d8: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x393b8 (_8.ptx:3189) @$p3.eq bra l0x00000618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x393f8 (_8.ptx:3197) l0x00000630: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x393d8 (_8.ptx:3193) bra l0x00000630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x393f8 (_8.ptx:3197) l0x00000630: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x39428 (_8.ptx:3203) @$p3.eq bra l0x00000750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39590 (_8.ptx:3250) l0x000007c8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x39470 (_8.ptx:3212) @$p3.eq bra l0x000006e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x394c8 (_8.ptx:3223) l0x00000700: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x394a0 (_8.ptx:3218) bra l0x00000700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x394c8 (_8.ptx:3223) l0x00000700: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x39510 (_8.ptx:3234) bra l0x000007c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39590 (_8.ptx:3250) l0x000007c8: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x39528 (_8.ptx:3237) @$p1.eq bra l0x000007a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39590 (_8.ptx:3250) l0x000007c8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x39560 (_8.ptx:3244) bra l0x000007c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39590 (_8.ptx:3250) l0x000007c8: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x39768 (_8.ptx:3314) bra l0x000009d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x397a0 (_8.ptx:3321) l0x000009d8: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x397c0 (_8.ptx:3325) @$p3.eq bra l0x00000d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39ed0 (_8.ptx:3565) l0x00001108: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x397d0 (_8.ptx:3327) @$p2.eq bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39810 (_8.ptx:3335) l0x00000a48: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x397f0 (_8.ptx:3331) bra l0x00000a48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39810 (_8.ptx:3335) l0x00000a48: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x39840 (_8.ptx:3341) @$p2.eq bra l0x00000b68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x399a8 (_8.ptx:3388) l0x00000be0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x39888 (_8.ptx:3350) @$p1.eq bra l0x00000af8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398e0 (_8.ptx:3361) l0x00000b18: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x398b8 (_8.ptx:3356) bra l0x00000b18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398e0 (_8.ptx:3361) l0x00000b18: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x39928 (_8.ptx:3372) bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x399a8 (_8.ptx:3388) l0x00000be0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x39940 (_8.ptx:3375) @$p1.eq bra l0x00000bb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x399a8 (_8.ptx:3388) l0x00000be0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x39978 (_8.ptx:3382) bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x399a8 (_8.ptx:3388) l0x00000be0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x39b18 (_8.ptx:3439) bra l0x00001108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39ed0 (_8.ptx:3565) l0x00001108: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x39b28 (_8.ptx:3441) @$p2.eq bra l0x00000d88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39b68 (_8.ptx:3449) l0x00000da0: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x39b48 (_8.ptx:3445) bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39b68 (_8.ptx:3449) l0x00000da0: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x39b98 (_8.ptx:3455) @$p2.eq bra l0x00000ec0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d00 (_8.ptx:3502) l0x00000f38: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x39be0 (_8.ptx:3464) @$p1.eq bra l0x00000e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39c38 (_8.ptx:3475) l0x00000e70: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x39c10 (_8.ptx:3470) bra l0x00000e70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39c38 (_8.ptx:3475) l0x00000e70: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x39c80 (_8.ptx:3486) bra l0x00000f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d00 (_8.ptx:3502) l0x00000f38: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x39c98 (_8.ptx:3489) @$p1.eq bra l0x00000f10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d00 (_8.ptx:3502) l0x00000f38: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x39cd0 (_8.ptx:3496) bra l0x00000f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d00 (_8.ptx:3502) l0x00000f38: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x39f40 (_8.ptx:3580) @$p2.eq bra l0x000011d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39fa0 (_8.ptx:3593) l0x000011d8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x3a008 (_8.ptx:3607) @$p2.eq bra l0x00001298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a060 (_8.ptx:3619) l0x00001298: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x3a080 (_8.ptx:3623) @$p2.eq bra l0x00001318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0f8 (_8.ptx:3641) l0x00001330: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x3a0d8 (_8.ptx:3637) bra l0x00001330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0f8 (_8.ptx:3641) l0x00001330: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x3a450 (_8.ptx:3748) @$p0.eq bra l0x00001990;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a758 (_8.ptx:3845) l0x00001990: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x3a8d8 (_8.ptx:3893) @$p1.eq bra l0x00001b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a940 (_8.ptx:3906) l0x00001b78: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x3aaa0 (_8.ptx:3950) @$p1.eq bra l0x00001d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ab00 (_8.ptx:3962) l0x00001d38: nop;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x3add8 (_8.ptx:4056) @$p3.eq bra l0x00002048;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ae10 (_8.ptx:4064) l0x00002048: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x3ae20 (_8.ptx:4066) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x3ae58 (_8.ptx:4074) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x3ae90 (_8.ptx:4082) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x3aec8 (_8.ptx:4090) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x3af00 (_8.ptx:4098) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x3af38 (_8.ptx:4106) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x3afe0 (_8.ptx:4128) @$p2.ne bra l0x000013c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afe8 (_8.ptx:4129) retp;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x3b000 (_8.ptx:4132) @$p3.ne bra l0x00003c98;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x3b010 (_8.ptx:4134) @$p0.eq bra l0x000028d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b6c8 (_8.ptx:4362) l0x00002900: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x3b0c8 (_8.ptx:4157) @$p3.eq bra l0x000025d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b6c8 (_8.ptx:4362) l0x00002900: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x3b0e0 (_8.ptx:4160) @$p3.eq bra l0x00002340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b120 (_8.ptx:4168) l0x00002358: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x3b100 (_8.ptx:4164) bra l0x00002358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b120 (_8.ptx:4168) l0x00002358: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x3b150 (_8.ptx:4174) @$p3.eq bra l0x00002478;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b2b8 (_8.ptx:4221) l0x000024f0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x3b198 (_8.ptx:4183) @$p3.eq bra l0x00002408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b1f0 (_8.ptx:4194) l0x00002428: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x3b1c8 (_8.ptx:4189) bra l0x00002428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b1f0 (_8.ptx:4194) l0x00002428: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x3b238 (_8.ptx:4205) bra l0x000024f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b2b8 (_8.ptx:4221) l0x000024f0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x3b250 (_8.ptx:4208) @$p1.eq bra l0x000024c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b2b8 (_8.ptx:4221) l0x000024f0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x3b288 (_8.ptx:4215) bra l0x000024f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b2b8 (_8.ptx:4221) l0x000024f0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x3b398 (_8.ptx:4253) bra l0x00002900;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b6c8 (_8.ptx:4362) l0x00002900: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x3b3b0 (_8.ptx:4256) @$p3.eq bra l0x00002610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b3f0 (_8.ptx:4264) l0x00002628: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x3b3d0 (_8.ptx:4260) bra l0x00002628;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b3f0 (_8.ptx:4264) l0x00002628: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x3b420 (_8.ptx:4270) @$p3.eq bra l0x00002748;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b588 (_8.ptx:4317) l0x000027c0: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x3b468 (_8.ptx:4279) @$p3.eq bra l0x000026d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b4c0 (_8.ptx:4290) l0x000026f8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x3b498 (_8.ptx:4285) bra l0x000026f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b4c0 (_8.ptx:4290) l0x000026f8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x3b508 (_8.ptx:4301) bra l0x000027c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b588 (_8.ptx:4317) l0x000027c0: nop;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x3b520 (_8.ptx:4304) @$p1.eq bra l0x00002798;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b588 (_8.ptx:4317) l0x000027c0: nop;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x3b558 (_8.ptx:4311) bra l0x000027c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b588 (_8.ptx:4317) l0x000027c0: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x3b698 (_8.ptx:4356) bra l0x00002900;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b6c8 (_8.ptx:4362) l0x00002900: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3b6e8 (_8.ptx:4366) @$p3.eq bra l0x00002be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bc88 (_8.ptx:4559) l0x00002ec0: nop;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3b6f8 (_8.ptx:4368) @$p2.eq bra l0x00002958;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b738 (_8.ptx:4376) l0x00002970: shr.s32 $r8, $r5, 0x0000001f;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3b718 (_8.ptx:4372) bra l0x00002970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b738 (_8.ptx:4376) l0x00002970: shr.s32 $r8, $r5, 0x0000001f;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x3b768 (_8.ptx:4382) @$p2.eq bra l0x00002a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8c8 (_8.ptx:4428) l0x00002b00: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3b7a8 (_8.ptx:4390) @$p1.eq bra l0x00002a18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b800 (_8.ptx:4401) l0x00002a38: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3b7d8 (_8.ptx:4396) bra l0x00002a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b800 (_8.ptx:4401) l0x00002a38: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x3b848 (_8.ptx:4412) bra l0x00002b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8c8 (_8.ptx:4428) l0x00002b00: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3b860 (_8.ptx:4415) @$p1.eq bra l0x00002ad8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8c8 (_8.ptx:4428) l0x00002b00: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3b898 (_8.ptx:4422) bra l0x00002b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8c8 (_8.ptx:4428) l0x00002b00: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3b9a0 (_8.ptx:4459) bra l0x00002ec0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bc88 (_8.ptx:4559) l0x00002ec0: nop;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3b9b0 (_8.ptx:4461) @$p2.eq bra l0x00002c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b9f0 (_8.ptx:4469) l0x00002c28: shr.s32 $r8, $r5, 0x0000001f;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3b9d0 (_8.ptx:4465) bra l0x00002c28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b9f0 (_8.ptx:4469) l0x00002c28: shr.s32 $r8, $r5, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3ba20 (_8.ptx:4475) @$p2.eq bra l0x00002d40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bb80 (_8.ptx:4521) l0x00002db8: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3ba60 (_8.ptx:4483) @$p1.eq bra l0x00002cd0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bab8 (_8.ptx:4494) l0x00002cf0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3ba90 (_8.ptx:4489) bra l0x00002cf0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bab8 (_8.ptx:4494) l0x00002cf0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3bb00 (_8.ptx:4505) bra l0x00002db8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bb80 (_8.ptx:4521) l0x00002db8: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3bb18 (_8.ptx:4508) @$p1.eq bra l0x00002d90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bb80 (_8.ptx:4521) l0x00002db8: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3bb50 (_8.ptx:4515) bra l0x00002db8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bb80 (_8.ptx:4521) l0x00002db8: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x3bcf8 (_8.ptx:4574) @$p2.eq bra l0x00002f90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bd58 (_8.ptx:4587) l0x00002f90: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3bdc0 (_8.ptx:4601) @$p2.eq bra l0x00003050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3be18 (_8.ptx:4613) l0x00003050: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3be38 (_8.ptx:4617) @$p2.eq bra l0x000030d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3beb0 (_8.ptx:4635) l0x000030e8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3be90 (_8.ptx:4631) bra l0x000030e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3beb0 (_8.ptx:4635) l0x000030e8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3c078 (_8.ptx:4695) @$p0.eq bra l0x00003400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c1c8 (_8.ptx:4741) l0x00003400: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3c348 (_8.ptx:4789) @$p1.eq bra l0x000035e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c3b0 (_8.ptx:4802) l0x000035e8: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c510 (_8.ptx:4846) @$p1.eq bra l0x000037a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c570 (_8.ptx:4858) l0x000037a8: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c848 (_8.ptx:4952) @$p3.eq bra l0x00003ab8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c880 (_8.ptx:4960) l0x00003ab8: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3c890 (_8.ptx:4962) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3c8c8 (_8.ptx:4970) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3c900 (_8.ptx:4978) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3c938 (_8.ptx:4986) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3c970 (_8.ptx:4994) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3c9a8 (_8.ptx:5002) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3ca50 (_8.ptx:5024) @$p2.ne bra l0x00003180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca58 (_8.ptx:5025) retp;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3ca68 (_8.ptx:5027) @$p0.eq bra l0x00004330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d120 (_8.ptx:5255) l0x00004358: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3cb20 (_8.ptx:5050) @$p3.eq bra l0x00004030;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d120 (_8.ptx:5255) l0x00004358: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3cb38 (_8.ptx:5053) @$p3.eq bra l0x00003d98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cb78 (_8.ptx:5061) l0x00003db0: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3cb58 (_8.ptx:5057) bra l0x00003db0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cb78 (_8.ptx:5061) l0x00003db0: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3cba8 (_8.ptx:5067) @$p3.eq bra l0x00003ed0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd10 (_8.ptx:5114) l0x00003f48: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3cbf0 (_8.ptx:5076) @$p3.eq bra l0x00003e60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc48 (_8.ptx:5087) l0x00003e80: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3cc20 (_8.ptx:5082) bra l0x00003e80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc48 (_8.ptx:5087) l0x00003e80: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x3cc90 (_8.ptx:5098) bra l0x00003f48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd10 (_8.ptx:5114) l0x00003f48: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x3cca8 (_8.ptx:5101) @$p1.eq bra l0x00003f20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd10 (_8.ptx:5114) l0x00003f48: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3cce0 (_8.ptx:5108) bra l0x00003f48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd10 (_8.ptx:5114) l0x00003f48: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3cdf0 (_8.ptx:5146) bra l0x00004358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d120 (_8.ptx:5255) l0x00004358: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3ce08 (_8.ptx:5149) @$p3.eq bra l0x00004068;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ce48 (_8.ptx:5157) l0x00004080: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3ce28 (_8.ptx:5153) bra l0x00004080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ce48 (_8.ptx:5157) l0x00004080: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3ce78 (_8.ptx:5163) @$p3.eq bra l0x000041a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cfe0 (_8.ptx:5210) l0x00004218: nop;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3cec0 (_8.ptx:5172) @$p3.eq bra l0x00004130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf18 (_8.ptx:5183) l0x00004150: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3cef0 (_8.ptx:5178) bra l0x00004150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf18 (_8.ptx:5183) l0x00004150: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3cf60 (_8.ptx:5194) bra l0x00004218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cfe0 (_8.ptx:5210) l0x00004218: nop;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3cf78 (_8.ptx:5197) @$p1.eq bra l0x000041f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cfe0 (_8.ptx:5210) l0x00004218: nop;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3cfb0 (_8.ptx:5204) bra l0x00004218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cfe0 (_8.ptx:5210) l0x00004218: nop;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3d0f0 (_8.ptx:5249) bra l0x00004358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d120 (_8.ptx:5255) l0x00004358: nop;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3d140 (_8.ptx:5259) @$p3.eq bra l0x00004638;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d6e0 (_8.ptx:5452) l0x00004918: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3d150 (_8.ptx:5261) @$p2.eq bra l0x000043b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d190 (_8.ptx:5269) l0x000043c8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3d170 (_8.ptx:5265) bra l0x000043c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d190 (_8.ptx:5269) l0x000043c8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3d1c0 (_8.ptx:5275) @$p2.eq bra l0x000044e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d320 (_8.ptx:5321) l0x00004558: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x3d200 (_8.ptx:5283) @$p1.eq bra l0x00004470;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d258 (_8.ptx:5294) l0x00004490: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x3d230 (_8.ptx:5289) bra l0x00004490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d258 (_8.ptx:5294) l0x00004490: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x3d2a0 (_8.ptx:5305) bra l0x00004558;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d320 (_8.ptx:5321) l0x00004558: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x3d2b8 (_8.ptx:5308) @$p1.eq bra l0x00004530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d320 (_8.ptx:5321) l0x00004558: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x3d2f0 (_8.ptx:5315) bra l0x00004558;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d320 (_8.ptx:5321) l0x00004558: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x3d3f8 (_8.ptx:5352) bra l0x00004918;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d6e0 (_8.ptx:5452) l0x00004918: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x3d408 (_8.ptx:5354) @$p2.eq bra l0x00004668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d448 (_8.ptx:5362) l0x00004680: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x3d428 (_8.ptx:5358) bra l0x00004680;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d448 (_8.ptx:5362) l0x00004680: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x3d478 (_8.ptx:5368) @$p2.eq bra l0x00004798;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d5d8 (_8.ptx:5414) l0x00004810: nop;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x3d4b8 (_8.ptx:5376) @$p1.eq bra l0x00004728;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d510 (_8.ptx:5387) l0x00004748: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x3d4e8 (_8.ptx:5382) bra l0x00004748;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d510 (_8.ptx:5387) l0x00004748: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x3d558 (_8.ptx:5398) bra l0x00004810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d5d8 (_8.ptx:5414) l0x00004810: nop;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x3d570 (_8.ptx:5401) @$p1.eq bra l0x000047e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d5d8 (_8.ptx:5414) l0x00004810: nop;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x3d5a8 (_8.ptx:5408) bra l0x00004810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d5d8 (_8.ptx:5414) l0x00004810: nop;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x3d750 (_8.ptx:5467) @$p2.eq bra l0x000049e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d7b0 (_8.ptx:5480) l0x000049e8: nop;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x3d818 (_8.ptx:5494) @$p2.eq bra l0x00004aa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d870 (_8.ptx:5506) l0x00004aa8: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x3d890 (_8.ptx:5510) @$p2.eq bra l0x00004b08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8e0 (_8.ptx:5521) l0x00004b18: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x3d8c8 (_8.ptx:5518) bra l0x00004b18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8e0 (_8.ptx:5521) l0x00004b18: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x3dac0 (_8.ptx:5584) @$p0.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dc10 (_8.ptx:5630) l0x00004e48: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x3dd90 (_8.ptx:5678) @$p1.eq bra l0x00005030;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ddf8 (_8.ptx:5691) l0x00005030: nop;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x3df58 (_8.ptx:5735) @$p1.eq bra l0x000051f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dfb8 (_8.ptx:5747) l0x000051f0: nop;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x3e3e0 (_8.ptx:5886) @$p2.ne bra l0x00004bc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e3e8 (_8.ptx:5887) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3e5f0 (_8.ptx:5972) @$p3.ne bra l0x00002280;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3e608 (_8.ptx:5975) @$p0.eq bra l0x00000a00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee28 (_8.ptx:6250) l0x00000a30: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e6c0 (_8.ptx:5998) @$p3.eq bra l0x00000638;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee28 (_8.ptx:6250) l0x00000a30: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e6d8 (_8.ptx:6001) @$p3.eq bra l0x00000308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e718 (_8.ptx:6009) l0x00000320: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e6f8 (_8.ptx:6005) bra l0x00000320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e718 (_8.ptx:6009) l0x00000320: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e748 (_8.ptx:6015) @$p3.eq bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8b0 (_8.ptx:6062) l0x000004b8: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e790 (_8.ptx:6024) @$p3.eq bra l0x000003d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e7e8 (_8.ptx:6035) l0x000003f0: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3e7c0 (_8.ptx:6030) bra l0x000003f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e7e8 (_8.ptx:6035) l0x000003f0: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3e830 (_8.ptx:6046) bra l0x000004b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8b0 (_8.ptx:6062) l0x000004b8: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e848 (_8.ptx:6049) @$p1.eq bra l0x00000490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8b0 (_8.ptx:6062) l0x000004b8: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3e880 (_8.ptx:6056) bra l0x000004b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8b0 (_8.ptx:6062) l0x000004b8: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3ea28 (_8.ptx:6115) bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee28 (_8.ptx:6250) l0x00000a30: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3ea40 (_8.ptx:6118) @$p3.eq bra l0x00000670;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea80 (_8.ptx:6126) l0x00000688: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3ea60 (_8.ptx:6122) bra l0x00000688;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea80 (_8.ptx:6126) l0x00000688: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3eab0 (_8.ptx:6132) @$p3.eq bra l0x000007a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec18 (_8.ptx:6179) l0x00000820: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3eaf8 (_8.ptx:6141) @$p3.eq bra l0x00000738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3eb50 (_8.ptx:6152) l0x00000758: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3eb28 (_8.ptx:6147) bra l0x00000758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3eb50 (_8.ptx:6152) l0x00000758: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3eb98 (_8.ptx:6163) bra l0x00000820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec18 (_8.ptx:6179) l0x00000820: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3ebb0 (_8.ptx:6166) @$p1.eq bra l0x000007f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec18 (_8.ptx:6179) l0x00000820: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3ebe8 (_8.ptx:6173) bra l0x00000820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec18 (_8.ptx:6179) l0x00000820: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3edf0 (_8.ptx:6243) bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee28 (_8.ptx:6250) l0x00000a30: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3ee48 (_8.ptx:6254) @$p3.eq bra l0x00000db0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f558 (_8.ptx:6494) l0x00001160: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x3ee58 (_8.ptx:6256) @$p2.eq bra l0x00000a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee98 (_8.ptx:6264) l0x00000aa0: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3ee78 (_8.ptx:6260) bra l0x00000aa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee98 (_8.ptx:6264) l0x00000aa0: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3eec8 (_8.ptx:6270) @$p2.eq bra l0x00000bc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f030 (_8.ptx:6317) l0x00000c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3ef10 (_8.ptx:6279) @$p1.eq bra l0x00000b50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef68 (_8.ptx:6290) l0x00000b70: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3ef40 (_8.ptx:6285) bra l0x00000b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef68 (_8.ptx:6290) l0x00000b70: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x3efb0 (_8.ptx:6301) bra l0x00000c38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f030 (_8.ptx:6317) l0x00000c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x3efc8 (_8.ptx:6304) @$p1.eq bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f030 (_8.ptx:6317) l0x00000c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x3f000 (_8.ptx:6311) bra l0x00000c38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f030 (_8.ptx:6317) l0x00000c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x3f1a0 (_8.ptx:6368) bra l0x00001160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f558 (_8.ptx:6494) l0x00001160: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x3f1b0 (_8.ptx:6370) @$p2.eq bra l0x00000de0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f1f0 (_8.ptx:6378) l0x00000df8: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x3f1d0 (_8.ptx:6374) bra l0x00000df8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f1f0 (_8.ptx:6378) l0x00000df8: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3f220 (_8.ptx:6384) @$p2.eq bra l0x00000f18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f388 (_8.ptx:6431) l0x00000f90: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x3f268 (_8.ptx:6393) @$p1.eq bra l0x00000ea8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f2c0 (_8.ptx:6404) l0x00000ec8: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x3f298 (_8.ptx:6399) bra l0x00000ec8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f2c0 (_8.ptx:6404) l0x00000ec8: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x3f308 (_8.ptx:6415) bra l0x00000f90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f388 (_8.ptx:6431) l0x00000f90: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x3f320 (_8.ptx:6418) @$p1.eq bra l0x00000f68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f388 (_8.ptx:6431) l0x00000f90: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x3f358 (_8.ptx:6425) bra l0x00000f90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f388 (_8.ptx:6431) l0x00000f90: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x3f5c8 (_8.ptx:6509) @$p2.eq bra l0x00001230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f628 (_8.ptx:6522) l0x00001230: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x3f690 (_8.ptx:6536) @$p2.eq bra l0x000012f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f6e8 (_8.ptx:6548) l0x000012f0: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x3f708 (_8.ptx:6552) @$p2.eq bra l0x00001370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f780 (_8.ptx:6570) l0x00001388: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x3f760 (_8.ptx:6566) bra l0x00001388;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f780 (_8.ptx:6570) l0x00001388: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x3fad8 (_8.ptx:6677) @$p0.eq bra l0x000019e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fde0 (_8.ptx:6774) l0x000019e8: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x3ff60 (_8.ptx:6822) @$p1.eq bra l0x00001bd0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ffc8 (_8.ptx:6835) l0x00001bd0: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x40128 (_8.ptx:6879) @$p1.eq bra l0x00001d90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40188 (_8.ptx:6891) l0x00001d90: nop;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x40460 (_8.ptx:6985) @$p3.eq bra l0x000020a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40498 (_8.ptx:6993) l0x000020a0: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x404a8 (_8.ptx:6995) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x404e0 (_8.ptx:7003) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x40518 (_8.ptx:7011) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x40550 (_8.ptx:7019) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x40588 (_8.ptx:7027) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x405c0 (_8.ptx:7035) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x40668 (_8.ptx:7057) @$p2.ne bra l0x00001418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40670 (_8.ptx:7058) retp;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x40688 (_8.ptx:7061) @$p3.ne bra l0x00003cf0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x40698 (_8.ptx:7063) @$p0.eq bra l0x00002930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d50 (_8.ptx:7291) l0x00002958: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x40750 (_8.ptx:7086) @$p3.eq bra l0x00002630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d50 (_8.ptx:7291) l0x00002958: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x40768 (_8.ptx:7089) @$p3.eq bra l0x00002398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x407a8 (_8.ptx:7097) l0x000023b0: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x40788 (_8.ptx:7093) bra l0x000023b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x407a8 (_8.ptx:7097) l0x000023b0: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x407d8 (_8.ptx:7103) @$p3.eq bra l0x000024d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40940 (_8.ptx:7150) l0x00002548: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x40820 (_8.ptx:7112) @$p3.eq bra l0x00002460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40878 (_8.ptx:7123) l0x00002480: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x40850 (_8.ptx:7118) bra l0x00002480;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40878 (_8.ptx:7123) l0x00002480: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x408c0 (_8.ptx:7134) bra l0x00002548;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40940 (_8.ptx:7150) l0x00002548: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x408d8 (_8.ptx:7137) @$p1.eq bra l0x00002520;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40940 (_8.ptx:7150) l0x00002548: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x40910 (_8.ptx:7144) bra l0x00002548;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40940 (_8.ptx:7150) l0x00002548: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x40a20 (_8.ptx:7182) bra l0x00002958;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d50 (_8.ptx:7291) l0x00002958: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x40a38 (_8.ptx:7185) @$p3.eq bra l0x00002668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40a78 (_8.ptx:7193) l0x00002680: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x40a58 (_8.ptx:7189) bra l0x00002680;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40a78 (_8.ptx:7193) l0x00002680: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x40aa8 (_8.ptx:7199) @$p3.eq bra l0x000027a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c10 (_8.ptx:7246) l0x00002818: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x40af0 (_8.ptx:7208) @$p3.eq bra l0x00002730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40b48 (_8.ptx:7219) l0x00002750: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x40b20 (_8.ptx:7214) bra l0x00002750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40b48 (_8.ptx:7219) l0x00002750: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x40b90 (_8.ptx:7230) bra l0x00002818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c10 (_8.ptx:7246) l0x00002818: nop;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x40ba8 (_8.ptx:7233) @$p1.eq bra l0x000027f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c10 (_8.ptx:7246) l0x00002818: nop;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x40be0 (_8.ptx:7240) bra l0x00002818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c10 (_8.ptx:7246) l0x00002818: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x40d20 (_8.ptx:7285) bra l0x00002958;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d50 (_8.ptx:7291) l0x00002958: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x40d70 (_8.ptx:7295) @$p3.eq bra l0x00002c38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41310 (_8.ptx:7488) l0x00002f18: nop;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x40d80 (_8.ptx:7297) @$p2.eq bra l0x000029b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40dc0 (_8.ptx:7305) l0x000029c8: shr.s32 $r7, $r5, 0x0000001f;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x40da0 (_8.ptx:7301) bra l0x000029c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40dc0 (_8.ptx:7305) l0x000029c8: shr.s32 $r7, $r5, 0x0000001f;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x40df0 (_8.ptx:7311) @$p2.eq bra l0x00002ae0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f50 (_8.ptx:7357) l0x00002b58: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x40e30 (_8.ptx:7319) @$p1.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40e88 (_8.ptx:7330) l0x00002a90: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x40e60 (_8.ptx:7325) bra l0x00002a90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40e88 (_8.ptx:7330) l0x00002a90: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x40ed0 (_8.ptx:7341) bra l0x00002b58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f50 (_8.ptx:7357) l0x00002b58: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x40ee8 (_8.ptx:7344) @$p1.eq bra l0x00002b30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f50 (_8.ptx:7357) l0x00002b58: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x40f20 (_8.ptx:7351) bra l0x00002b58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f50 (_8.ptx:7357) l0x00002b58: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x41028 (_8.ptx:7388) bra l0x00002f18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41310 (_8.ptx:7488) l0x00002f18: nop;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x41038 (_8.ptx:7390) @$p2.eq bra l0x00002c68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41078 (_8.ptx:7398) l0x00002c80: shr.s32 $r7, $r5, 0x0000001f;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x41058 (_8.ptx:7394) bra l0x00002c80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41078 (_8.ptx:7398) l0x00002c80: shr.s32 $r7, $r5, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x410a8 (_8.ptx:7404) @$p2.eq bra l0x00002d98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41208 (_8.ptx:7450) l0x00002e10: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x410e8 (_8.ptx:7412) @$p1.eq bra l0x00002d28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41140 (_8.ptx:7423) l0x00002d48: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x41118 (_8.ptx:7418) bra l0x00002d48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41140 (_8.ptx:7423) l0x00002d48: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x41188 (_8.ptx:7434) bra l0x00002e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41208 (_8.ptx:7450) l0x00002e10: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x411a0 (_8.ptx:7437) @$p1.eq bra l0x00002de8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41208 (_8.ptx:7450) l0x00002e10: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x411d8 (_8.ptx:7444) bra l0x00002e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41208 (_8.ptx:7450) l0x00002e10: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x41380 (_8.ptx:7503) @$p2.eq bra l0x00002fe8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x413e0 (_8.ptx:7516) l0x00002fe8: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x41448 (_8.ptx:7530) @$p2.eq bra l0x000030a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x414a0 (_8.ptx:7542) l0x000030a8: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x414c0 (_8.ptx:7546) @$p2.eq bra l0x00003128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41538 (_8.ptx:7564) l0x00003140: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x41518 (_8.ptx:7560) bra l0x00003140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41538 (_8.ptx:7564) l0x00003140: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x41700 (_8.ptx:7624) @$p0.eq bra l0x00003458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41850 (_8.ptx:7670) l0x00003458: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x419d0 (_8.ptx:7718) @$p1.eq bra l0x00003640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a38 (_8.ptx:7731) l0x00003640: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x41b98 (_8.ptx:7775) @$p1.eq bra l0x00003800;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41bf8 (_8.ptx:7787) l0x00003800: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x41ed0 (_8.ptx:7881) @$p3.eq bra l0x00003b10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41f08 (_8.ptx:7889) l0x00003b10: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x41f18 (_8.ptx:7891) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x41f50 (_8.ptx:7899) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x41f88 (_8.ptx:7907) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x41fc0 (_8.ptx:7915) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x41ff8 (_8.ptx:7923) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x42030 (_8.ptx:7931) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x420d8 (_8.ptx:7953) @$p2.ne bra l0x000031d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x420e0 (_8.ptx:7954) retp;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x420f0 (_8.ptx:7956) @$p0.eq bra l0x00004388;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x427a8 (_8.ptx:8184) l0x000043b0: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x421a8 (_8.ptx:7979) @$p3.eq bra l0x00004088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x427a8 (_8.ptx:8184) l0x000043b0: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x421c0 (_8.ptx:7982) @$p3.eq bra l0x00003df0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42200 (_8.ptx:7990) l0x00003e08: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x421e0 (_8.ptx:7986) bra l0x00003e08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42200 (_8.ptx:7990) l0x00003e08: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x42230 (_8.ptx:7996) @$p3.eq bra l0x00003f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42398 (_8.ptx:8043) l0x00003fa0: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x42278 (_8.ptx:8005) @$p3.eq bra l0x00003eb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x422d0 (_8.ptx:8016) l0x00003ed8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x422a8 (_8.ptx:8011) bra l0x00003ed8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x422d0 (_8.ptx:8016) l0x00003ed8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x42318 (_8.ptx:8027) bra l0x00003fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42398 (_8.ptx:8043) l0x00003fa0: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x42330 (_8.ptx:8030) @$p1.eq bra l0x00003f78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42398 (_8.ptx:8043) l0x00003fa0: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x42368 (_8.ptx:8037) bra l0x00003fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42398 (_8.ptx:8043) l0x00003fa0: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x42478 (_8.ptx:8075) bra l0x000043b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x427a8 (_8.ptx:8184) l0x000043b0: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x42490 (_8.ptx:8078) @$p3.eq bra l0x000040c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x424d0 (_8.ptx:8086) l0x000040d8: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x424b0 (_8.ptx:8082) bra l0x000040d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x424d0 (_8.ptx:8086) l0x000040d8: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x42500 (_8.ptx:8092) @$p3.eq bra l0x000041f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42668 (_8.ptx:8139) l0x00004270: nop;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x42548 (_8.ptx:8101) @$p3.eq bra l0x00004188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x425a0 (_8.ptx:8112) l0x000041a8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x42578 (_8.ptx:8107) bra l0x000041a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x425a0 (_8.ptx:8112) l0x000041a8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x425e8 (_8.ptx:8123) bra l0x00004270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42668 (_8.ptx:8139) l0x00004270: nop;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x42600 (_8.ptx:8126) @$p1.eq bra l0x00004248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42668 (_8.ptx:8139) l0x00004270: nop;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x42638 (_8.ptx:8133) bra l0x00004270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42668 (_8.ptx:8139) l0x00004270: nop;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x42778 (_8.ptx:8178) bra l0x000043b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x427a8 (_8.ptx:8184) l0x000043b0: nop;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x427c8 (_8.ptx:8188) @$p3.eq bra l0x00004690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d68 (_8.ptx:8381) l0x00004970: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x427d8 (_8.ptx:8190) @$p2.eq bra l0x00004408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42818 (_8.ptx:8198) l0x00004420: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x427f8 (_8.ptx:8194) bra l0x00004420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42818 (_8.ptx:8198) l0x00004420: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x42848 (_8.ptx:8204) @$p2.eq bra l0x00004538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x429a8 (_8.ptx:8250) l0x000045b0: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x42888 (_8.ptx:8212) @$p1.eq bra l0x000044c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428e0 (_8.ptx:8223) l0x000044e8: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x428b8 (_8.ptx:8218) bra l0x000044e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428e0 (_8.ptx:8223) l0x000044e8: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x42928 (_8.ptx:8234) bra l0x000045b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x429a8 (_8.ptx:8250) l0x000045b0: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x42940 (_8.ptx:8237) @$p1.eq bra l0x00004588;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x429a8 (_8.ptx:8250) l0x000045b0: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x42978 (_8.ptx:8244) bra l0x000045b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x429a8 (_8.ptx:8250) l0x000045b0: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x42a80 (_8.ptx:8281) bra l0x00004970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d68 (_8.ptx:8381) l0x00004970: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x42a90 (_8.ptx:8283) @$p2.eq bra l0x000046c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42ad0 (_8.ptx:8291) l0x000046d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x42ab0 (_8.ptx:8287) bra l0x000046d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42ad0 (_8.ptx:8291) l0x000046d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x42b00 (_8.ptx:8297) @$p2.eq bra l0x000047f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c60 (_8.ptx:8343) l0x00004868: nop;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x42b40 (_8.ptx:8305) @$p1.eq bra l0x00004780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b98 (_8.ptx:8316) l0x000047a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x42b70 (_8.ptx:8311) bra l0x000047a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b98 (_8.ptx:8316) l0x000047a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x42be0 (_8.ptx:8327) bra l0x00004868;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c60 (_8.ptx:8343) l0x00004868: nop;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x42bf8 (_8.ptx:8330) @$p1.eq bra l0x00004840;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c60 (_8.ptx:8343) l0x00004868: nop;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x42c30 (_8.ptx:8337) bra l0x00004868;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c60 (_8.ptx:8343) l0x00004868: nop;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x42dd8 (_8.ptx:8396) @$p2.eq bra l0x00004a40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42e38 (_8.ptx:8409) l0x00004a40: nop;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x42ea0 (_8.ptx:8423) @$p2.eq bra l0x00004b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42ef8 (_8.ptx:8435) l0x00004b00: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x42f18 (_8.ptx:8439) @$p2.eq bra l0x00004b60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42f68 (_8.ptx:8450) l0x00004b70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x42f50 (_8.ptx:8447) bra l0x00004b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42f68 (_8.ptx:8450) l0x00004b70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x43148 (_8.ptx:8513) @$p0.eq bra l0x00004ea0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43298 (_8.ptx:8559) l0x00004ea0: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x43418 (_8.ptx:8607) @$p1.eq bra l0x00005088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43480 (_8.ptx:8620) l0x00005088: nop;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x435e0 (_8.ptx:8664) @$p1.eq bra l0x00005248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43640 (_8.ptx:8676) l0x00005248: nop;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x43a68 (_8.ptx:8815) @$p2.ne bra l0x00004c20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43a70 (_8.ptx:8816) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _8.ptx
Adding _cuobjdump_8.ptx with cubin handle 8
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_SsbZWn"
Running: cat _ptx_SsbZWn | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QnqGGO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QnqGGO --output-file  /dev/null 2> _ptx_SsbZWninfo"
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii' : regs=34, lmem=0, smem=3000, cmem=60
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii' : regs=34, lmem=0, smem=5816, cmem=60
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii' : regs=34, lmem=0, smem=8632, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_SsbZWn _ptx2_QnqGGO _ptx_SsbZWninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii : hostFun 0x0x406b60, fat_cubin_handle = 8
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii : hostFun 0x0x406b50, fat_cubin_handle = 8
Using device 0: GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 
Source file:		192.bmp
 Dimensions:		192x192
 Components count:	3
 Bit depth:		8
 DWT levels:		3
 Forward transform:	1
 9/7 transform:		0
Loading ipnput: ../../data/dwt2d/192.bmp
precteno 110592, inputsize 110592
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404460 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi' to stream 0, gridDim= (144,1,1) blockDim = (256,1,1) 
kernel '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=9216 (inst/sec) elapsed = 0:0:00:10 / Wed Feb 11 18:14:31 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(79,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(74,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(86,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 356896 (ipc=237.9) sim_rate=32445 (inst/sec) elapsed = 0:0:00:11 / Wed Feb 11 18:14:32 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(63,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(42,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(23,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(71,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 672800 (ipc=269.1) sim_rate=56066 (inst/sec) elapsed = 0:0:00:12 / Wed Feb 11 18:14:33 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4014,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4015,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(62,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4102,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4103,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4108,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4109,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4161,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4162,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4171,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4172,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4177,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4178,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4219,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4220,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4231,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4232,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4236,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4237,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4241,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4242,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4262,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4306,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4307,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4313,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4314,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4316,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4317,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4388,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4389,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4395,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4396,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4399,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4400,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4410,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4411,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4430,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4431,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4440,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4441,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4473,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4474,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4486,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4487,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4492,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4493,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 837248 (ipc=186.1) sim_rate=64403 (inst/sec) elapsed = 0:0:00:13 / Wed Feb 11 18:14:34 2015
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4500,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4501,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4501,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4502,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(110,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4551,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4552,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4553,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4554,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4554,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4555,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4559,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4560,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4564,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4565,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4646,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4647,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4663,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4664,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4670,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4671,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4671,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4672,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4706,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4707,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4747,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4748,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4771,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4772,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4786,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4787,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4789,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4790,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4790,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4791,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4797,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4798,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4825,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4826,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4839,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4840,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4855,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4856,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4859,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4860,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4906,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4907,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4918,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4919,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4939,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4940,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4956,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4957,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4995,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4996,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5003,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5004,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5020,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5021,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5021,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5022,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(140,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5068,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5069,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5075,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5084,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5093,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5099,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5174,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5186,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5189,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5196,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5202,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5224,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5235,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5247,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5266,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5331,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5347,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5359,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5372,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5375,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5450,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5456,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5462,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1016960 (ipc=184.9) sim_rate=72640 (inst/sec) elapsed = 0:0:00:14 / Wed Feb 11 18:14:35 2015
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(118,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5605,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5644,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5654,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5658,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5659,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5672,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5674,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5682,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5727,0), 3 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(143,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5736,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5744,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5792,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5863,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5955,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5961,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5991,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6028,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6277,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6344,0), 2 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(142,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6431,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6464,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6499,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6621,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6673,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6754,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6756,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6769,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6818,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6868,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6872,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6908,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6946,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6948,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6956,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6978,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6992,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1251872 (ipc=178.8) sim_rate=83458 (inst/sec) elapsed = 0:0:00:15 / Wed Feb 11 18:14:36 2015
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7018,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7054,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7123,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7177,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7312,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7372,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7438,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7447,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7478,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7544,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7549,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7550,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7558,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7565,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7603,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7605,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7609,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7641,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7662,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7667,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7690,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7705,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7709,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7742,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7773,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7795,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7817,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: GPU detected kernel '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi' finished on shader 14.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi 
kernel_launch_uid = 1 
gpu_sim_cycle = 7818
gpu_sim_insn = 1253376
gpu_ipc =     160.3193
gpu_tot_sim_cycle = 7818
gpu_tot_sim_insn = 1253376
gpu_tot_ipc =     160.3193
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25188
gpu_stall_icnt2sh    = 4423
gpu_total_sim_rate=83558

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22511
	L1I_total_cache_misses = 1775
	L1I_total_cache_miss_rate = 0.0789
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8465
L1D_cache:
	L1D_cache_core[0]: Access = 270, Miss = 270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3715
	L1D_cache_core[1]: Access = 270, Miss = 270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4439
	L1D_cache_core[2]: Access = 300, Miss = 300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3888
	L1D_cache_core[3]: Access = 270, Miss = 270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3918
	L1D_cache_core[4]: Access = 330, Miss = 330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3561
	L1D_cache_core[5]: Access = 330, Miss = 330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3883
	L1D_cache_core[6]: Access = 270, Miss = 270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3987
	L1D_cache_core[7]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3425
	L1D_cache_core[8]: Access = 300, Miss = 300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4257
	L1D_cache_core[9]: Access = 300, Miss = 300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4140
	L1D_cache_core[10]: Access = 270, Miss = 270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4246
	L1D_cache_core[11]: Access = 300, Miss = 300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4045
	L1D_cache_core[12]: Access = 300, Miss = 300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3979
	L1D_cache_core[13]: Access = 300, Miss = 300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4129
	L1D_cache_core[14]: Access = 270, Miss = 270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4778
	L1D_total_cache_accesses = 4320
	L1D_total_cache_misses = 4320
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 60390
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53302
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20736
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1775
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8465
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 1317888
gpgpu_n_tot_w_icount = 41184
gpgpu_n_stall_shd_mem = 60390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864
gpgpu_n_mem_write_global = 3456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27648
gpgpu_n_store_insn = 110592
gpgpu_n_shmem_insn = 27648
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 60390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70880	W0_Idle:73443	W0_Scoreboard:41385	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41184
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6912 {8:864,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 470016 {136:3456,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 117504 {136:864,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27648 {8:3456,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 420 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 756 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 7817 
mrq_lat_table:1414 	117 	285 	395 	858 	1319 	1835 	1381 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	932 	2690 	698 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	246 	301 	416 	1409 	641 	1274 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	159 	452 	227 	26 	0 	0 	0 	21 	1222 	2213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        26        28         0         0         0         0         0         0         0         0        20        20        64        64 
dram[1]:        32        32        26        28         0         0         0         0         0         0         0         0        20        20        64        64 
dram[2]:        32        32        28        26         0         0         0         0         0         0         0         0        20        24        64        64 
dram[3]:        32        32        28        26         0         0         0         0         0         0         0         0        18        22        64        64 
dram[4]:        32        32        28        26         0         0         0         0         0         0         0         0        20        20        64        64 
dram[5]:        32        32        28        26         0         0         0         0         0         0         0         0        20        22        64        64 
maximum service time to same row:
dram[0]:      1701      1862      2730      2672      2281      2541      2907      2994      3136      3191      3296      3302      2009      2013      3924      3703 
dram[1]:      1753      1687      2669      2486      2286      2435      2906      3129      3122      3284      3242      3399      2021      2019      3939      3717 
dram[2]:      1320      2022      2589      2829      2319      2343      2994      3199      3172      3320      3287      3369      2032      1966      4434      4129 
dram[3]:      1107      1923      2568      2721      2529      2288      2785      3081      3204      3165      3164      3204      2026      1972      4437      3973 
dram[4]:      1629      2019      2830      2970      2487      2507      3063      3200      3354      3242      3461      3339      1994      1979      3820      4147 
dram[5]:      1569      1559      2731      2917      2344      2450      3007      3151      3199      3187      3278      3243      2007      1985      3716      4141 
average row accesses per activate:
dram[0]: 48.000000 48.000000 23.500000 23.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 42.000000 42.000000 39.333332 39.333332 
dram[1]: 32.333332 48.000000 23.500000 23.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 42.000000 42.000000 39.333332 39.333332 
dram[2]: 24.500000 48.000000 23.500000 23.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 42.000000 44.000000 39.333332 38.666668 
dram[3]: 32.333332 48.000000 23.500000 23.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 21.000000 22.000000 39.333332 38.666668 
dram[4]: 48.000000 48.000000 23.500000 23.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 42.000000 22.000000 39.333332 38.666668 
dram[5]: 48.000000 48.000000 23.500000 23.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 42.000000 22.000000 39.333332 38.666668 
average row locality = 7780/192 = 40.520832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        62        62        32        32        32        32        32        32        32        32        42        42        64        64 
dram[1]:        65        64        62        62        32        32        32        32        32        32        32        32        42        42        64        64 
dram[2]:        66        64        62        60        32        32        32        32        32        32        32        32        42        44        64        64 
dram[3]:        65        64        62        60        32        32        32        32        32        32        32        32        42        44        64        64 
dram[4]:        64        64        62        60        32        32        32        32        32        32        32        32        42        44        64        64 
dram[5]:        64        64        62        60        32        32        32        32        32        32        32        32        42        44        64        64 
total reads: 4324
bank skew: 66/32 = 2.06
chip skew: 722/720 = 1.00
number of total write accesses:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        42        42        54        54 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        42        42        54        54 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        42        44        54        52 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        42        44        54        52 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        42        44        54        52 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        42        44        54        52 
total reads: 3456
bank skew: 54/32 = 1.69
chip skew: 576/576 = 1.00
average mf latency per bank:
dram[0]:        403       413       411       469       451       492       380       426       414       443       515       508       365       398       366       391
dram[1]:        361       397       399       462       446       475       345       418       346       410       504       524       324       375       334       364
dram[2]:        396       405       502       492       455       492       408       392       442       476       511       568       378       345       391       382
dram[3]:        378       370       477       412       455       439       371       331       406       396       486       463       352       308       374       350
dram[4]:        449       422       506       529       521       496       487       428       506       467       589       528       451       392       426       400
dram[5]:        402       378       419       447       451       438       375       362       417       425       498       447       380       329       381       379
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1219      1029
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1264      1146      1139      1178      1082       991
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1244      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10319 n_nop=7683 n_act=30 n_pre=14 n_req=1296 n_rd=1440 n_write=1152 bw_util=0.5024
n_activity=8165 dram_eff=0.6349
bk0: 128a 7740i bk1: 128a 7209i bk2: 124a 7676i bk3: 124a 7528i bk4: 64a 7955i bk5: 64a 7805i bk6: 64a 7704i bk7: 64a 7415i bk8: 64a 7885i bk9: 64a 8025i bk10: 64a 8105i bk11: 64a 7993i bk12: 84a 6965i bk13: 84a 6843i bk14: 128a 6694i bk15: 128a 6466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6968
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10319 n_nop=7679 n_act=31 n_pre=15 n_req=1297 n_rd=1442 n_write=1152 bw_util=0.5028
n_activity=8103 dram_eff=0.6403
bk0: 130a 8121i bk1: 128a 7387i bk2: 124a 7375i bk3: 124a 7276i bk4: 64a 8058i bk5: 64a 7756i bk6: 64a 7817i bk7: 64a 7384i bk8: 64a 8446i bk9: 64a 8081i bk10: 64a 7912i bk11: 64a 7792i bk12: 84a 7189i bk13: 84a 7113i bk14: 128a 6484i bk15: 128a 6447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.2955
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10319 n_nop=7675 n_act=32 n_pre=16 n_req=1298 n_rd=1444 n_write=1152 bw_util=0.5031
n_activity=8163 dram_eff=0.636
bk0: 132a 7954i bk1: 128a 7372i bk2: 124a 7598i bk3: 120a 7143i bk4: 64a 7806i bk5: 64a 7899i bk6: 64a 7884i bk7: 64a 7643i bk8: 64a 7943i bk9: 64a 7901i bk10: 64a 7862i bk11: 64a 7734i bk12: 84a 7189i bk13: 88a 6858i bk14: 128a 6759i bk15: 128a 6569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.7902
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10319 n_nop=7671 n_act=35 n_pre=19 n_req=1297 n_rd=1442 n_write=1152 bw_util=0.5028
n_activity=7994 dram_eff=0.649
bk0: 130a 7513i bk1: 128a 7469i bk2: 124a 7429i bk3: 120a 7431i bk4: 64a 7691i bk5: 64a 7703i bk6: 64a 7548i bk7: 64a 7563i bk8: 64a 7899i bk9: 64a 7983i bk10: 64a 7691i bk11: 64a 7748i bk12: 84a 6830i bk13: 88a 6846i bk14: 128a 6407i bk15: 128a 6548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.17
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x800fbc80, atomic=0 1 entries : 0x7fbc99969140 :  mf: uid= 99142, sid14:w17, part=4, addr=0x800fbc80, load , size=128, unknown  status = IN_PARTITION_DRAM (7815), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10319 n_nop=7679 n_act=32 n_pre=16 n_req=1296 n_rd=1440 n_write=1152 bw_util=0.5024
n_activity=8255 dram_eff=0.628
bk0: 128a 7288i bk1: 128a 7360i bk2: 124a 7727i bk3: 120a 7341i bk4: 64a 7837i bk5: 64a 8016i bk6: 64a 7380i bk7: 64a 7652i bk8: 64a 7943i bk9: 64a 7799i bk10: 64a 8055i bk11: 64a 8055i bk12: 84a 6936i bk13: 88a 6916i bk14: 128a 6528i bk15: 128a 6655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9658
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10319 n_nop=7679 n_act=32 n_pre=16 n_req=1296 n_rd=1440 n_write=1152 bw_util=0.5024
n_activity=8033 dram_eff=0.6453
bk0: 128a 7614i bk1: 128a 7482i bk2: 124a 7562i bk3: 120a 7182i bk4: 64a 7821i bk5: 64a 7817i bk6: 64a 7658i bk7: 64a 7725i bk8: 64a 7791i bk9: 64a 7807i bk10: 64a 7904i bk11: 64a 7919i bk12: 84a 6818i bk13: 88a 6665i bk14: 128a 6344i bk15: 128a 6289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.3799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 152
L2_cache_bank[1]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270
L2_cache_bank[2]: Access = 375, Miss = 361, Miss_rate = 0.963, Pending_hits = 3, Reservation_fails = 168
L2_cache_bank[3]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 304
L2_cache_bank[4]: Access = 390, Miss = 362, Miss_rate = 0.928, Pending_hits = 6, Reservation_fails = 357
L2_cache_bank[5]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267
L2_cache_bank[6]: Access = 375, Miss = 361, Miss_rate = 0.963, Pending_hits = 3, Reservation_fails = 194
L2_cache_bank[7]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83
L2_cache_bank[8]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125
L2_cache_bank[9]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 287
L2_cache_bank[10]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37
L2_cache_bank[11]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 211
L2_total_cache_accesses = 4380
L2_total_cache_misses = 4324
L2_total_cache_miss_rate = 0.9872
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 2455
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 375
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 408
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.184

icnt_total_pkts_mem_to_simt=8076
icnt_total_pkts_simt_to_mem=18204
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.5517
	minimum = 6
	maximum = 460
Network latency average = 25.5709
	minimum = 6
	maximum = 455
Slowest packet = 2027
Flit latency average = 27.437
	minimum = 6
	maximum = 451
Slowest flit = 7295
Fragmentation average = 1.08459
	minimum = 0
	maximum = 411
Injected packet rate average = 0.0414997
	minimum = 0.03121 (at node 7)
	maximum = 0.0498849 (at node 19)
Accepted packet rate average = 0.0414997
	minimum = 0.03121 (at node 7)
	maximum = 0.0498849 (at node 19)
Injected flit rate average = 0.124499
	minimum = 0.0828856 (at node 15)
	maximum = 0.177795 (at node 4)
Accepted flit rate average= 0.124499
	minimum = 0.0578153 (at node 7)
	maximum = 0.197237 (at node 19)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.5517 (1 samples)
	minimum = 6 (1 samples)
	maximum = 460 (1 samples)
Network latency average = 25.5709 (1 samples)
	minimum = 6 (1 samples)
	maximum = 455 (1 samples)
Flit latency average = 27.437 (1 samples)
	minimum = 6 (1 samples)
	maximum = 451 (1 samples)
Fragmentation average = 1.08459 (1 samples)
	minimum = 0 (1 samples)
	maximum = 411 (1 samples)
Injected packet rate average = 0.0414997 (1 samples)
	minimum = 0.03121 (1 samples)
	maximum = 0.0498849 (1 samples)
Accepted packet rate average = 0.0414997 (1 samples)
	minimum = 0.03121 (1 samples)
	maximum = 0.0498849 (1 samples)
Injected flit rate average = 0.124499 (1 samples)
	minimum = 0.0828856 (1 samples)
	maximum = 0.177795 (1 samples)
Accepted flit rate average = 0.124499 (1 samples)
	minimum = 0.0578153 (1 samples)
	maximum = 0.197237 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 83558 (inst/sec)
gpgpu_simulation_rate = 521 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

*** 3 stages of 2D forward DWT:

 sliding steps = 2 , gx = 3 , gy = 12 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (3,12,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,7818)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,7818)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,7818)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,7818)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,7818)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,7818)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,7818)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,7818)
GPGPU-Sim PTX: WARNING (_4.ptx:59) ** reading undefined register '$p2' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,1,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 10318  inst.: 1401107 (ipc=59.1) sim_rate=87569 (inst/sec) elapsed = 0:0:00:16 / Wed Feb 11 18:14:37 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,10,0) tid=(30,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(54,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,4,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 13318  inst.: 1683106 (ipc=78.1) sim_rate=99006 (inst/sec) elapsed = 0:0:00:17 / Wed Feb 11 18:14:38 2015
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,5,0) tid=(54,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,8,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 15818  inst.: 1899042 (ipc=80.7) sim_rate=105502 (inst/sec) elapsed = 0:0:00:18 / Wed Feb 11 18:14:39 2015
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,5,0) tid=(22,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,7,0) tid=(54,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,8,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 18318  inst.: 2176962 (ipc=88.0) sim_rate=114576 (inst/sec) elapsed = 0:0:00:19 / Wed Feb 11 18:14:40 2015
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,10,0) tid=(62,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,7,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 20818  inst.: 2409608 (ipc=88.9) sim_rate=120480 (inst/sec) elapsed = 0:0:00:20 / Wed Feb 11 18:14:41 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,3,0) tid=(44,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,6,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 23318  inst.: 2625838 (ipc=88.5) sim_rate=125039 (inst/sec) elapsed = 0:0:00:21 / Wed Feb 11 18:14:42 2015
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,4,0) tid=(12,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,10,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 25818  inst.: 2810374 (ipc=86.5) sim_rate=127744 (inst/sec) elapsed = 0:0:00:22 / Wed Feb 11 18:14:43 2015
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,10,0) tid=(46,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,7,0) tid=(46,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,3,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 27818  inst.: 3111170 (ipc=92.9) sim_rate=135268 (inst/sec) elapsed = 0:0:00:23 / Wed Feb 11 18:14:44 2015
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,3,0) tid=(14,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,2,0) tid=(46,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,4,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 30318  inst.: 3459302 (ipc=98.0) sim_rate=144137 (inst/sec) elapsed = 0:0:00:24 / Wed Feb 11 18:14:45 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,7,0) tid=(46,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,5,0) tid=(36,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,5,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 32318  inst.: 3707784 (ipc=100.2) sim_rate=148311 (inst/sec) elapsed = 0:0:00:25 / Wed Feb 11 18:14:46 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24750,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24776,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24919,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24931,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24970,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25007,7818), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25013,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25017,7818), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25042,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25058,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25069,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25086,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25097,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25166,7818), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25173,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25181,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25226,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25249,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25250,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25253,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25321,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25334,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25350,7818), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25363,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25403,7818), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25409,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25411,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25456,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25460,7818), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25472,7818), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25491,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25521,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25551,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,11,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 38818  inst.: 3824890 (ipc=83.0) sim_rate=147111 (inst/sec) elapsed = 0:0:00:26 / Wed Feb 11 18:14:47 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31571,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31793,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32074,7818), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 5.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 32075
gpu_sim_insn = 2581210
gpu_ipc =      80.4742
gpu_tot_sim_cycle = 39893
gpu_tot_sim_insn = 3834586
gpu_tot_ipc =      96.1218
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27868
gpu_stall_icnt2sh    = 15304
gpu_total_sim_rate=147484

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70917
	L1I_total_cache_misses = 7180
	L1I_total_cache_miss_rate = 0.1012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9065
L1D_cache:
	L1D_cache_core[0]: Access = 960, Miss = 749, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 6731
	L1D_cache_core[1]: Access = 969, Miss = 777, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 7513
	L1D_cache_core[2]: Access = 1077, Miss = 814, Miss_rate = 0.756, Pending_hits = 18, Reservation_fails = 6944
	L1D_cache_core[3]: Access = 1002, Miss = 777, Miss_rate = 0.775, Pending_hits = 3, Reservation_fails = 5393
	L1D_cache_core[4]: Access = 1071, Miss = 857, Miss_rate = 0.800, Pending_hits = 3, Reservation_fails = 5110
	L1D_cache_core[5]: Access = 1139, Miss = 857, Miss_rate = 0.752, Pending_hits = 7, Reservation_fails = 5613
	L1D_cache_core[6]: Access = 730, Miss = 592, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 5596
	L1D_cache_core[7]: Access = 706, Miss = 569, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 4599
	L1D_cache_core[8]: Access = 818, Miss = 634, Miss_rate = 0.775, Pending_hits = 3, Reservation_fails = 6012
	L1D_cache_core[9]: Access = 760, Miss = 622, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 5582
	L1D_cache_core[10]: Access = 736, Miss = 600, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 5799
	L1D_cache_core[11]: Access = 818, Miss = 634, Miss_rate = 0.775, Pending_hits = 3, Reservation_fails = 5741
	L1D_cache_core[12]: Access = 760, Miss = 623, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 5696
	L1D_cache_core[13]: Access = 766, Miss = 633, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 6381
	L1D_cache_core[14]: Access = 788, Miss = 605, Miss_rate = 0.768, Pending_hits = 3, Reservation_fails = 6287
	L1D_total_cache_accesses = 13100
	L1D_total_cache_misses = 10343
	L1D_total_cache_miss_rate = 0.7895
	L1D_total_cache_pending_hits = 40
	L1D_total_cache_reservation_fails = 88997
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7197
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 156
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 236
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79844
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 362
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 202
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63737
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7180
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9065
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1275, 1233, 1247, 1205, 1247, 1205, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 4023200
gpgpu_n_tot_w_icount = 125725
gpgpu_n_stall_shd_mem = 100141
gpgpu_n_mem_read_local = 236
gpgpu_n_mem_write_local = 202
gpgpu_n_mem_read_global = 3185
gpgpu_n_mem_write_global = 6767
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127744
gpgpu_n_store_insn = 165504
gpgpu_n_shmem_insn = 378100
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7208
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 92933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:92383	W0_Idle:537209	W0_Scoreboard:268075	W1:52	W2:1814	W3:0	W4:205	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:588	W29:0	W30:882	W31:39	W32:122145
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25480 {8:3185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 748032 {40:1728,136:4992,}
traffic_breakdown_coretomem[INST_ACC_R] = 11696 {8:1462,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 6392 {136:47,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1888 {8:236,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 27472 {136:202,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 433160 {136:3185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 53760 {8:6720,}
traffic_breakdown_memtocore[INST_ACC_R] = 198832 {136:1462,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 32096 {136:236,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1616 {8:202,}
maxmrqlatency = 459 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 511 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 39892 
mrq_lat_table:2514 	218 	357 	663 	1504 	1755 	2306 	1894 	313 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2921 	2894 	3778 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3999 	869 	908 	2284 	1617 	1983 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	839 	1706 	806 	70 	0 	0 	0 	21 	1222 	2213 	172 	2957 	337 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	14 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        44        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        44        40        64        64        64        64        64        64        64        64        48        48        64        64 
dram[4]:        64        64        44        40        64        64        64        64        64        64        64        64        64        50        64        64 
dram[5]:        64        64        44        40        64        64        64        64        64        64        64        64        64        48        64        64 
maximum service time to same row:
dram[0]:     13429      9377      9687      8567     10376     10416     10981     11578     10811     10934     11436     10826     11153     10499      9231      9800 
dram[1]:      8874      9476      8545      9010     10543     10594     10997     11931     10934     11304     12301     10804     10600     11215      9556     10279 
dram[2]:      8579      9134      9062      8294     10372     10753     11772     12176     11398     11499     10579     11435     10286     10272      7724     10653 
dram[3]:      8956      9078      9207      8500      6335      6764     11826     12773     11604     12239     10699     11050      9675      9014      7622      8831 
dram[4]:      8326      8286      8366      8664      7012      9109     10962     12640     11447     12583     10496     10807     10099      9698      8683      8532 
dram[5]:      9381     14100      8325      8939      7235      9581     11043     13177     10797     12357     10591     11492     10345      9252      8926      8656 
average row accesses per activate:
dram[0]: 19.833334 15.750000 11.545455 10.083333  8.900000 14.000000 36.000000 38.000000 25.000000 19.250000  7.210526  7.055555  9.692307 11.363636 13.125000 10.000000 
dram[1]: 13.666667 15.875000 14.000000 10.166667  7.583333 14.166667 36.000000 37.500000 19.250000 19.750000  5.619048  5.080000  7.000000  9.153846  7.500000  6.888889 
dram[2]: 12.000000 15.750000 12.272727 12.090909  8.900000 14.500000 36.000000 36.000000 18.750000 19.000000  7.952381  8.785714  8.052631 10.000000  8.666667 14.538462 
dram[3]: 13.100000 18.142857 13.666667  8.785714  9.100000 14.333333 35.500000 36.000000 19.000000 18.750000  6.619048  7.333333  7.705883  9.500000 10.842105 11.578947 
dram[4]: 13.000000 20.666666 10.909091 11.272727 10.125000 12.000000 37.500000 35.000000 18.500000 18.500000  6.173913  4.700000 11.272727  7.105263 12.529411 11.210526 
dram[5]: 13.500000 13.000000 14.222222 11.363636 10.500000 11.571428 38.000000 36.500000 19.000000 18.750000  5.956522  6.363636  8.133333 10.076923  8.045455  8.565217 
average row locality = 11524/1086 = 10.611418
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        85        77        75        44        40        36        37        37        38        58        57        58        58        90        90 
dram[1]:        84        84        78        74        44        42        35        37        37        39        54        58        61        56        90        91 
dram[2]:        88        85        80        80        44        42        36        35        37        38        71        55        68        61       117        90 
dram[3]:        88        85        76        74        44        40        35        36        37        36        55        60        59        61        90        91 
dram[4]:        87        83        75        75        40        42        37        35        36        37        59        58        59        60        91        90 
dram[5]:        90        87        78        76        42        40        37        36        38        36        58        60        56        61        90        91 
total reads: 5859
bank skew: 117/35 = 3.34
chip skew: 1027/961 = 1.07
number of total write accesses:
dram[0]:        38        41        50        46        45        44        36        39        38        39        79        70        68        67       120       100 
dram[1]:        39        43        48        48        47        43        37        38        40        40        64        69        72        63       105        95 
dram[2]:        44        41        55        53        45        45        36        37        38        38        96        68        85        69       143        99 
dram[3]:        43        42        47        49        47        46        36        36        39        39        84        94        72        72       116       129 
dram[4]:        43        41        45        49        41        42        38        35        38        37        83        83        65        75       122       123 
dram[5]:        45        43        50        49        42        41        39        37        38        39        79        80        66        70        87       106 
total reads: 5665
bank skew: 143/35 = 4.09
chip skew: 992/891 = 1.11
average mf latency per bank:
dram[0]:        437       472       434       509       384       447       363       409       389       434       452       595       409       458       468       614
dram[1]:        381       455       413       498       391       425       343       399       334       395       462       492       341       426       427       527
dram[2]:        443       442       517       505       421       430       397       382       448       461       407       549       361       376       462       551
dram[3]:        436       445       510       463       400       419       389       320       384       382       553       437       406       378       576       539
dram[4]:        467       472       529       531       476       442       457       439       490       434       590       482       488       430       584       488
dram[5]:        429       394       458       465       387       417       367       349       393       417       490       455       447       370       593       460
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1284      1154
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1264      1146      1139      1178      1308      1059
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1306      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52657 n_nop=48733 n_act=160 n_pre=144 n_req=1881 n_rd=1922 n_write=1698 bw_util=0.1375
n_activity=14979 dram_eff=0.4833
bk0: 162a 49624i bk1: 170a 48846i bk2: 154a 49315i bk3: 150a 49191i bk4: 88a 49849i bk5: 80a 49826i bk6: 72a 49937i bk7: 74a 49643i bk8: 74a 50068i bk9: 76a 50199i bk10: 116a 48914i bk11: 114a 49031i bk12: 116a 48397i bk13: 116a 48429i bk14: 180a 47392i bk15: 180a 47462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.15956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52657 n_nop=48711 n_act=199 n_pre=183 n_req=1855 n_rd=1928 n_write=1636 bw_util=0.1354
n_activity=15453 dram_eff=0.4613
bk0: 168a 49923i bk1: 168a 49073i bk2: 156a 48984i bk3: 148a 48993i bk4: 88a 49859i bk5: 84a 49787i bk6: 70a 50056i bk7: 74a 49536i bk8: 74a 50618i bk9: 78a 50138i bk10: 108a 49111i bk11: 116a 48937i bk12: 122a 48418i bk13: 112a 48753i bk14: 180a 47267i bk15: 182a 47456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.73527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x8015d280, atomic=0 1 entries : 0x7fbc80c22400 :  mf: uid=187786, sid05:w05, part=2, addr=0x8015d280, load , size=128, unknown  status = IN_PARTITION_DRAM (39884), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52657 n_nop=48463 n_act=179 n_pre=163 n_req=2019 n_rd=2054 n_write=1798 bw_util=0.1463
n_activity=16736 dram_eff=0.4603
bk0: 176a 49660i bk1: 170a 49180i bk2: 160a 49091i bk3: 160a 48632i bk4: 88a 49664i bk5: 84a 49862i bk6: 72a 50063i bk7: 70a 49811i bk8: 74a 50118i bk9: 76a 50031i bk10: 142a 48107i bk11: 110a 48893i bk12: 136a 48037i bk13: 122a 48310i bk14: 234a 46505i bk15: 180a 47598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.66202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52657 n_nop=48581 n_act=179 n_pre=163 n_req=1958 n_rd=1934 n_write=1800 bw_util=0.1418
n_activity=15253 dram_eff=0.4896
bk0: 176a 49130i bk1: 170a 49227i bk2: 152a 49094i bk3: 148a 48988i bk4: 88a 49540i bk5: 80a 49673i bk6: 70a 49689i bk7: 72a 49834i bk8: 74a 50011i bk9: 72a 50173i bk10: 110a 48404i bk11: 120a 48370i bk12: 118a 48362i bk13: 122a 48210i bk14: 180a 47210i bk15: 182a 47037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.32066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80263080, atomic=0 1 entries : 0x7fbc810be6a0 :  mf: uid=187782, sid05:w05, part=4, addr=0x80263080, load , size=32, unknown  status = IN_PARTITION_DRAM (39890), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52657 n_nop=48618 n_act=184 n_pre=168 n_req=1924 n_rd=1928 n_write=1759 bw_util=0.14
n_activity=15554 dram_eff=0.4741
bk0: 174a 48891i bk1: 166a 49117i bk2: 150a 49368i bk3: 150a 48949i bk4: 80a 49819i bk5: 84a 49902i bk6: 74a 49521i bk7: 70a 49925i bk8: 72a 50131i bk9: 74a 50027i bk10: 118a 48891i bk11: 116a 48616i bk12: 118a 48533i bk13: 120a 48239i bk14: 182a 47341i bk15: 180a 47274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.25294
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52657 n_nop=48654 n_act=185 n_pre=169 n_req=1887 n_rd=1952 n_write=1697 bw_util=0.1386
n_activity=15243 dram_eff=0.4788
bk0: 180a 49264i bk1: 174a 49158i bk2: 156a 49194i bk3: 152a 48809i bk4: 84a 49786i bk5: 80a 49794i bk6: 74a 49804i bk7: 72a 49986i bk8: 76a 49863i bk9: 72a 49981i bk10: 116a 48656i bk11: 120a 48608i bk12: 112a 48292i bk13: 122a 48070i bk14: 180a 47253i bk15: 182a 47042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.9032

========= L2 cache stats =========
L2_cache_bank[0]: Access = 946, Miss = 481, Miss_rate = 0.508, Pending_hits = 106, Reservation_fails = 711
L2_cache_bank[1]: Access = 1042, Miss = 480, Miss_rate = 0.461, Pending_hits = 85, Reservation_fails = 857
L2_cache_bank[2]: Access = 928, Miss = 483, Miss_rate = 0.520, Pending_hits = 82, Reservation_fails = 841
L2_cache_bank[3]: Access = 978, Miss = 481, Miss_rate = 0.492, Pending_hits = 79, Reservation_fails = 755
L2_cache_bank[4]: Access = 1007, Miss = 541, Miss_rate = 0.537, Pending_hits = 128, Reservation_fails = 1021
L2_cache_bank[5]: Access = 979, Miss = 486, Miss_rate = 0.496, Pending_hits = 83, Reservation_fails = 689
L2_cache_bank[6]: Access = 1043, Miss = 484, Miss_rate = 0.464, Pending_hits = 121, Reservation_fails = 965
L2_cache_bank[7]: Access = 1010, Miss = 483, Miss_rate = 0.478, Pending_hits = 138, Reservation_fails = 455
L2_cache_bank[8]: Access = 987, Miss = 484, Miss_rate = 0.490, Pending_hits = 110, Reservation_fails = 900
L2_cache_bank[9]: Access = 984, Miss = 480, Miss_rate = 0.488, Pending_hits = 112, Reservation_fails = 957
L2_cache_bank[10]: Access = 1014, Miss = 489, Miss_rate = 0.482, Pending_hits = 88, Reservation_fails = 862
L2_cache_bank[11]: Access = 934, Miss = 487, Miss_rate = 0.521, Pending_hits = 93, Reservation_fails = 792
L2_total_cache_accesses = 11852
L2_total_cache_misses = 5859
L2_total_cache_miss_rate = 0.4943
L2_total_cache_pending_hits = 1225
L2_total_cache_reservation_fails = 9805
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 193
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 196
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 957
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 356
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7743
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=31337
icnt_total_pkts_simt_to_mem=34544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.9444
	minimum = 6
	maximum = 423
Network latency average = 19.3017
	minimum = 6
	maximum = 386
Slowest packet = 13698
Flit latency average = 18.5404
	minimum = 6
	maximum = 385
Slowest flit = 41464
Fragmentation average = 0.0700812
	minimum = 0
	maximum = 220
Injected packet rate average = 0.0172016
	minimum = 0.0123772 (at node 6)
	maximum = 0.0217927 (at node 5)
Accepted packet rate average = 0.0172016
	minimum = 0.0123772 (at node 6)
	maximum = 0.0215744 (at node 4)
Injected flit rate average = 0.0457273
	minimum = 0.0247233 (at node 7)
	maximum = 0.0707405 (at node 16)
Accepted flit rate average= 0.0457273
	minimum = 0.0369447 (at node 6)
	maximum = 0.0748246 (at node 4)
Injected packet length average = 2.65832
Accepted packet length average = 2.65832
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.748 (2 samples)
	minimum = 6 (2 samples)
	maximum = 441.5 (2 samples)
Network latency average = 22.4363 (2 samples)
	minimum = 6 (2 samples)
	maximum = 420.5 (2 samples)
Flit latency average = 22.9887 (2 samples)
	minimum = 6 (2 samples)
	maximum = 418 (2 samples)
Fragmentation average = 0.577335 (2 samples)
	minimum = 0 (2 samples)
	maximum = 315.5 (2 samples)
Injected packet rate average = 0.0293506 (2 samples)
	minimum = 0.0217936 (2 samples)
	maximum = 0.0358388 (2 samples)
Accepted packet rate average = 0.0293506 (2 samples)
	minimum = 0.0217936 (2 samples)
	maximum = 0.0357297 (2 samples)
Injected flit rate average = 0.0851132 (2 samples)
	minimum = 0.0538045 (2 samples)
	maximum = 0.124268 (2 samples)
Accepted flit rate average = 0.0851132 (2 samples)
	minimum = 0.04738 (2 samples)
	maximum = 0.136031 (2 samples)
Injected packet size average = 2.89988 (2 samples)
Accepted packet size average = 2.89988 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 147484 (inst/sec)
gpgpu_simulation_rate = 1534 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
 sliding steps = 1 , gx = 2 , gy = 12 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (2,12,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,39893)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,39893)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,39893)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,39893)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,39893)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,39893)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,39893)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,39893)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,39893)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,39893)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,11,0) tid=(6,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,8,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 42393  inst.: 4014143 (ipc=71.8) sim_rate=148671 (inst/sec) elapsed = 0:0:00:27 / Wed Feb 11 18:14:48 2015
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 44893  inst.: 4232000 (ipc=79.5) sim_rate=151142 (inst/sec) elapsed = 0:0:00:28 / Wed Feb 11 18:14:49 2015
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,6,0) tid=(36,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,5,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 47393  inst.: 4493712 (ipc=87.9) sim_rate=154955 (inst/sec) elapsed = 0:0:00:29 / Wed Feb 11 18:14:50 2015
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,1,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9321,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,11,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9657,39893), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9727,39893), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9741,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9765,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9781,39893), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9788,39893), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9886,39893), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9908,39893), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9929,39893), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10462,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 50393  inst.: 4701014 (ipc=82.5) sim_rate=156700 (inst/sec) elapsed = 0:0:00:30 / Wed Feb 11 18:14:51 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10546,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10570,39893), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10641,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10680,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10762,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10763,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10809,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10816,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10835,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10866,39893), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11350,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12622,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13825,39893), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 13.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 13826
gpu_sim_insn = 888011
gpu_ipc =      64.2276
gpu_tot_sim_cycle = 53719
gpu_tot_sim_insn = 4722597
gpu_tot_ipc =      87.9130
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27869
gpu_stall_icnt2sh    = 15876
gpu_total_sim_rate=157419

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88805
	L1I_total_cache_misses = 9214
	L1I_total_cache_miss_rate = 0.1038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12453
L1D_cache:
	L1D_cache_core[0]: Access = 1052, Miss = 787, Miss_rate = 0.748, Pending_hits = 1, Reservation_fails = 6731
	L1D_cache_core[1]: Access = 1087, Miss = 854, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 7513
	L1D_cache_core[2]: Access = 1169, Miss = 852, Miss_rate = 0.729, Pending_hits = 21, Reservation_fails = 6944
	L1D_cache_core[3]: Access = 1120, Miss = 843, Miss_rate = 0.753, Pending_hits = 3, Reservation_fails = 5393
	L1D_cache_core[4]: Access = 1163, Miss = 887, Miss_rate = 0.763, Pending_hits = 6, Reservation_fails = 5110
	L1D_cache_core[5]: Access = 1257, Miss = 927, Miss_rate = 0.737, Pending_hits = 7, Reservation_fails = 5613
	L1D_cache_core[6]: Access = 940, Miss = 700, Miss_rate = 0.745, Pending_hits = 3, Reservation_fails = 5596
	L1D_cache_core[7]: Access = 916, Miss = 677, Miss_rate = 0.739, Pending_hits = 3, Reservation_fails = 4599
	L1D_cache_core[8]: Access = 1028, Miss = 743, Miss_rate = 0.723, Pending_hits = 6, Reservation_fails = 6012
	L1D_cache_core[9]: Access = 968, Miss = 743, Miss_rate = 0.768, Pending_hits = 5, Reservation_fails = 5582
	L1D_cache_core[10]: Access = 946, Miss = 717, Miss_rate = 0.758, Pending_hits = 3, Reservation_fails = 5799
	L1D_cache_core[11]: Access = 1028, Miss = 755, Miss_rate = 0.734, Pending_hits = 6, Reservation_fails = 5741
	L1D_cache_core[12]: Access = 970, Miss = 740, Miss_rate = 0.763, Pending_hits = 3, Reservation_fails = 5696
	L1D_cache_core[13]: Access = 990, Miss = 761, Miss_rate = 0.769, Pending_hits = 3, Reservation_fails = 6381
	L1D_cache_core[14]: Access = 1014, Miss = 738, Miss_rate = 0.728, Pending_hits = 10, Reservation_fails = 6287
	L1D_total_cache_accesses = 15648
	L1D_total_cache_misses = 11724
	L1D_total_cache_miss_rate = 0.7492
	L1D_total_cache_pending_hits = 80
	L1D_total_cache_reservation_fails = 88997
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7197
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 185
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 345
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79844
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 513
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 311
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 79591
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9214
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12453
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1964, 1717, 1247, 1205, 1247, 1205, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 5012832
gpgpu_n_tot_w_icount = 156651
gpgpu_n_stall_shd_mem = 103291
gpgpu_n_mem_read_local = 345
gpgpu_n_mem_write_local = 311
gpgpu_n_mem_read_global = 3782
gpgpu_n_mem_write_global = 7352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 165952
gpgpu_n_store_insn = 181352
gpgpu_n_shmem_insn = 493490
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9552
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 93739
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93203	W0_Idle:710708	W0_Scoreboard:388736	W1:104	W2:2318	W3:39	W4:302	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:854	W14:0	W15:0	W16:2277	W17:0	W18:0	W19:37	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:882	W29:52	W30:882	W31:78	W32:148826
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30256 {8:3782,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 788912 {40:1912,72:288,136:5086,}
traffic_breakdown_coretomem[INST_ACC_R] = 20312 {8:2539,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 8976 {136:66,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2760 {8:345,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 42296 {136:311,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 514352 {136:3782,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 58288 {8:7286,}
traffic_breakdown_memtocore[INST_ACC_R] = 345304 {136:2539,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 46920 {136:345,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2488 {8:311,}
maxmrqlatency = 459 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 473 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 53718 
mrq_lat_table:2834 	281 	375 	776 	1659 	1811 	2317 	1895 	313 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3998 	3198 	3778 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6045 	1203 	999 	2290 	1617 	1983 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1252 	1979 	826 	70 	0 	0 	0 	21 	1222 	2213 	172 	2957 	1012 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	15 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        44        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        44        40        64        64        64        64        64        64        64        64        48        48        64        64 
dram[4]:        64        64        44        40        64        64        64        64        64        64        64        64        64        50        64        64 
dram[5]:        64        64        44        40        64        64        64        64        64        64        64        64        64        48        64        64 
maximum service time to same row:
dram[0]:     13429      9377      9687      8567     10376     10416     10981     11578     10811     10934     11436     10826     11153     10499      9231      9800 
dram[1]:      8874      9476      8545      9010     10543     10594     10997     11931     10934     11304     12301     10804     10600     11215      9556     10279 
dram[2]:      8579      9134      9062      8294     10372     10753     11772     12176     11398     11499     10579     11435     10286     10272      7724     10653 
dram[3]:      8956      9078      9207      8500      6335      6764     11826     12773     11604     12239     10699     11050      9675      9014      7622      8831 
dram[4]:      8326      8286      8366      8664      7012      9109     10962     12640     11447     12583     10496     10807     10099      9698      8683      8532 
dram[5]:      9381     14100      8325      8939      7235      9581     11043     13177     10797     12357     10591     11492     10345      9252      8926      8656 
average row accesses per activate:
dram[0]: 16.625000 15.777778 10.750000  9.615385  8.272727 12.285714 25.333334 18.000000 19.250000 17.333334  7.150000  6.789474  7.888889 11.545455 13.125000 10.000000 
dram[1]: 12.090909 15.100000 12.363636  9.285714  7.307693 12.428572 39.000000 21.750000 16.200001 16.166666  5.636364  5.080000  6.291667  9.307693  7.500000  6.888889 
dram[2]: 11.692307 16.222221 10.066667 11.416667  8.272727 12.125000 26.000000 17.799999 13.833333 15.600000  7.952381  8.600000  8.263158 10.461538  8.666667 14.538462 
dram[3]: 12.583333 17.875000  8.764706  8.187500  8.454545 10.000000 36.500000 11.250000 16.000000 15.400000  6.409091  7.333333  7.823529  9.000000 10.842105 11.578947 
dram[4]: 13.500000 18.000000  8.470589 10.307693  9.222222  8.545455 25.666666 10.000000 15.600000 16.000000  6.000000  4.700000 11.166667  6.850000 12.529411 11.210526 
dram[5]: 12.416667 12.333333 12.545455 10.214286  9.000000 11.571428 18.400000 19.250000 15.833333 15.400000  5.791667  5.769231  8.266666  8.055555  8.045455  8.565217 
average row locality = 12261/1233 = 9.944039
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        88        93        78        77        45        41        38        43        38        51        61        58        66        59        90        90 
dram[1]:        89        96        83        78        46        43        38        43        39        48        57        58        69        57        90        91 
dram[2]:        98        95        88        82        45        47        39        43        41        39        71        58        70        64       117        90 
dram[3]:        98        93        88        78        45        46        36        44        39        37        56        60        60        62        90        91 
dram[4]:       103        84        87        80        41        47        38        45        38        40        60        58        64        61        91        90 
dram[5]:        97        96        83        85        45        40        45        38        47        37        59        65        57        67        90        91 
total reads: 6220
bank skew: 117/36 = 3.25
chip skew: 1087/1016 = 1.07
number of total write accesses:
dram[0]:        45        49        51        48        46        45        38        47        39        53        82        71        76        68       120       100 
dram[1]:        44        55        53        52        49        44        40        44        42        49        67        69        82        64       105        95 
dram[2]:        54        51        63        55        46        50        39        46        42        39        96        71        87        72       143        99 
dram[3]:        53        50        61        53        48        54        37        46        41        40        85        94        73        73       116       129 
dram[4]:        59        42        57        54        42        47        39        45        40        40        84        83        70        76       122       123 
dram[5]:        52        52        55        58        45        41        47        39        48        40        80        85        67        78        87       106 
total reads: 6041
bank skew: 143/37 = 3.86
chip skew: 1053/954 = 1.10
average mf latency per bank:
dram[0]:        414       446       430       497       378       440       351       372       383       366       446       588       406       486       479       640
dram[1]:        371       417       397       476       382       418       328       375       324       370       456       493       353       474       444       566
dram[2]:        416       417       486       494       415       551       378       347       418       452       407       530       369       403       473       578
dram[3]:        405       420       456       445       394       393       382       297       371       376       547       438       418       404       589       557
dram[4]:        422       467       484       506       468       431       449       392       472       412       583       483       485       451       599       502
dram[5]:        407       377       439       428       371       419       334       338       353       410       485       441       481       373       625       472
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1284      1154
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1264      1146      1139      1178      1308      1059
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1306      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x80195a00, atomic=0 1 entries : 0x7fbc8150ec80 :  mf: uid=212000, sid13:w02, part=0, addr=0x80195a40, load , size=32, unknown  status = IN_PARTITION_DRAM (53716), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70907 n_nop=66741 n_act=181 n_pre=165 n_req=1994 n_rd=2032 n_write=1788 bw_util=0.1077
n_activity=16529 dram_eff=0.4622
bk0: 176a 67667i bk1: 186a 66867i bk2: 156a 67513i bk3: 154a 67368i bk4: 90a 68039i bk5: 82a 68030i bk6: 76a 68089i bk7: 86a 67675i bk8: 76a 68263i bk9: 102a 68142i bk10: 122a 67081i bk11: 116a 67229i bk12: 132a 66364i bk13: 118a 66636i bk14: 180a 65639i bk15: 180a 65715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.36353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70907 n_nop=66709 n_act=220 n_pre=204 n_req=1979 n_rd=2050 n_write=1724 bw_util=0.1064
n_activity=17164 dram_eff=0.4398
bk0: 178a 68003i bk1: 192a 66982i bk2: 166a 67072i bk3: 156a 67073i bk4: 92a 68039i bk5: 86a 67991i bk6: 76a 68236i bk7: 86a 67619i bk8: 78a 68816i bk9: 96a 68164i bk10: 114a 67272i bk11: 116a 67190i bk12: 138a 66395i bk13: 114a 66969i bk14: 180a 65513i bk15: 182a 65708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.0495
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70907 n_nop=66461 n_act=198 n_pre=182 n_req=2140 n_rd=2174 n_write=1892 bw_util=0.1147
n_activity=18432 dram_eff=0.4412
bk0: 196a 67636i bk1: 190a 67124i bk2: 176a 67045i bk3: 164a 66793i bk4: 90a 67866i bk5: 94a 67950i bk6: 78a 68221i bk7: 86a 67806i bk8: 82a 68248i bk9: 78a 68230i bk10: 142a 66351i bk11: 116a 67054i bk12: 140a 66248i bk13: 128a 66478i bk14: 234a 64757i bk15: 180a 65852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.75892
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70907 n_nop=66568 n_act=207 n_pre=191 n_req=2076 n_rd=2046 n_write=1895 bw_util=0.1112
n_activity=17041 dram_eff=0.4625
bk0: 196a 67118i bk1: 186a 67249i bk2: 176a 66909i bk3: 156a 67088i bk4: 90a 67731i bk5: 92a 67695i bk6: 72a 67901i bk7: 88a 67777i bk8: 78a 68199i bk9: 74a 68364i bk10: 112a 66604i bk11: 120a 66617i bk12: 120a 66591i bk13: 124a 66429i bk14: 180a 65466i bk15: 182a 65295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.48627
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70907 n_nop=66594 n_act=213 n_pre=197 n_req=2050 n_rd=2054 n_write=1849 bw_util=0.1101
n_activity=17534 dram_eff=0.4452
bk0: 206a 66768i bk1: 168a 67305i bk2: 174a 67242i bk3: 160a 67020i bk4: 82a 68031i bk5: 94a 67961i bk6: 76a 67715i bk7: 90a 67862i bk8: 76a 68314i bk9: 80a 68156i bk10: 120a 67104i bk11: 116a 66865i bk12: 128a 66624i bk13: 122a 66454i bk14: 182a 65592i bk15: 180a 65529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.44262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70907 n_nop=66606 n_act=214 n_pre=198 n_req=2022 n_rd=2084 n_write=1805 bw_util=0.1097
n_activity=17292 dram_eff=0.4498
bk0: 194a 67331i bk1: 192a 67143i bk2: 166a 67293i bk3: 170a 66805i bk4: 90a 67914i bk5: 80a 68041i bk6: 90a 67761i bk7: 76a 68159i bk8: 94a 67838i bk9: 74a 68193i bk10: 118a 66862i bk11: 130a 66674i bk12: 114a 66518i bk13: 134a 66051i bk14: 180a 65498i bk15: 182a 65292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.18414

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1102, Miss = 504, Miss_rate = 0.457, Pending_hits = 108, Reservation_fails = 711
L2_cache_bank[1]: Access = 1259, Miss = 512, Miss_rate = 0.407, Pending_hits = 92, Reservation_fails = 857
L2_cache_bank[2]: Access = 1124, Miss = 511, Miss_rate = 0.455, Pending_hits = 86, Reservation_fails = 841
L2_cache_bank[3]: Access = 1221, Miss = 514, Miss_rate = 0.421, Pending_hits = 81, Reservation_fails = 755
L2_cache_bank[4]: Access = 1176, Miss = 569, Miss_rate = 0.484, Pending_hits = 130, Reservation_fails = 1021
L2_cache_bank[5]: Access = 1274, Miss = 518, Miss_rate = 0.407, Pending_hits = 88, Reservation_fails = 689
L2_cache_bank[6]: Access = 1221, Miss = 512, Miss_rate = 0.419, Pending_hits = 123, Reservation_fails = 965
L2_cache_bank[7]: Access = 1179, Miss = 511, Miss_rate = 0.433, Pending_hits = 145, Reservation_fails = 455
L2_cache_bank[8]: Access = 1224, Miss = 522, Miss_rate = 0.426, Pending_hits = 113, Reservation_fails = 900
L2_cache_bank[9]: Access = 1170, Miss = 505, Miss_rate = 0.432, Pending_hits = 112, Reservation_fails = 957
L2_cache_bank[10]: Access = 1264, Miss = 523, Miss_rate = 0.414, Pending_hits = 89, Reservation_fails = 862
L2_cache_bank[11]: Access = 1115, Miss = 519, Miss_rate = 0.465, Pending_hits = 101, Reservation_fails = 792
L2_total_cache_accesses = 14329
L2_total_cache_misses = 6220
L2_total_cache_miss_rate = 0.4341
L2_total_cache_pending_hits = 1268
L2_total_cache_reservation_fails = 9805
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4898
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2034
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 356
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7743
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=40927
icnt_total_pkts_simt_to_mem=38669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0243
	minimum = 6
	maximum = 57
Network latency average = 9.13131
	minimum = 6
	maximum = 49
Slowest packet = 25135
Flit latency average = 7.6019
	minimum = 6
	maximum = 45
Slowest flit = 77055
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0132199
	minimum = 0.00535223 (at node 4)
	maximum = 0.0212643 (at node 20)
Accepted packet rate average = 0.0132199
	minimum = 0.00535223 (at node 4)
	maximum = 0.0213366 (at node 20)
Injected flit rate average = 0.0367397
	minimum = 0.00708809 (at node 4)
	maximum = 0.0760162 (at node 25)
Accepted flit rate average= 0.0367397
	minimum = 0.0193838 (at node 15)
	maximum = 0.0646608 (at node 14)
Injected packet length average = 2.77913
Accepted packet length average = 2.77913
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.8401 (3 samples)
	minimum = 6 (3 samples)
	maximum = 313.333 (3 samples)
Network latency average = 18.0013 (3 samples)
	minimum = 6 (3 samples)
	maximum = 296.667 (3 samples)
Flit latency average = 17.8598 (3 samples)
	minimum = 6 (3 samples)
	maximum = 293.667 (3 samples)
Fragmentation average = 0.38489 (3 samples)
	minimum = 0 (3 samples)
	maximum = 210.333 (3 samples)
Injected packet rate average = 0.0239737 (3 samples)
	minimum = 0.0163132 (3 samples)
	maximum = 0.0309806 (3 samples)
Accepted packet rate average = 0.0239737 (3 samples)
	minimum = 0.0163132 (3 samples)
	maximum = 0.030932 (3 samples)
Injected flit rate average = 0.0689887 (3 samples)
	minimum = 0.0382323 (3 samples)
	maximum = 0.108184 (3 samples)
Accepted flit rate average = 0.0689887 (3 samples)
	minimum = 0.0380479 (3 samples)
	maximum = 0.112241 (3 samples)
Injected packet size average = 2.87768 (3 samples)
Accepted packet size average = 2.87768 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 157419 (inst/sec)
gpgpu_simulation_rate = 1790 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
 sliding steps = 1 , gx = 1 , gy = 6 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (1,6,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,53719)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,53719)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,53719)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,53719)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,53719)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,53719)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 56719  inst.: 4775841 (ipc=17.7) sim_rate=154059 (inst/sec) elapsed = 0:0:00:31 / Wed Feb 11 18:14:52 2015
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,4,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 62719  inst.: 4918363 (ipc=21.8) sim_rate=153698 (inst/sec) elapsed = 0:0:00:32 / Wed Feb 11 18:14:53 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9507,53719), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9596,53719), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9631,53719), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9650,53719), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10422,53719), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12447,53719), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 5.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 12448
gpu_sim_insn = 212636
gpu_ipc =      17.0819
gpu_tot_sim_cycle = 66167
gpu_tot_sim_insn = 4935233
gpu_tot_ipc =      74.5875
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27869
gpu_stall_icnt2sh    = 15881
gpu_total_sim_rate=154226

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 93139
	L1I_total_cache_misses = 9700
	L1I_total_cache_miss_rate = 0.1041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12453
L1D_cache:
	L1D_cache_core[0]: Access = 1160, Miss = 835, Miss_rate = 0.720, Pending_hits = 5, Reservation_fails = 6731
	L1D_cache_core[1]: Access = 1195, Miss = 902, Miss_rate = 0.755, Pending_hits = 5, Reservation_fails = 7513
	L1D_cache_core[2]: Access = 1277, Miss = 900, Miss_rate = 0.705, Pending_hits = 25, Reservation_fails = 6944
	L1D_cache_core[3]: Access = 1228, Miss = 891, Miss_rate = 0.726, Pending_hits = 8, Reservation_fails = 5393
	L1D_cache_core[4]: Access = 1271, Miss = 939, Miss_rate = 0.739, Pending_hits = 11, Reservation_fails = 5110
	L1D_cache_core[5]: Access = 1381, Miss = 982, Miss_rate = 0.711, Pending_hits = 14, Reservation_fails = 5613
	L1D_cache_core[6]: Access = 940, Miss = 700, Miss_rate = 0.745, Pending_hits = 3, Reservation_fails = 5596
	L1D_cache_core[7]: Access = 916, Miss = 677, Miss_rate = 0.739, Pending_hits = 3, Reservation_fails = 4599
	L1D_cache_core[8]: Access = 1028, Miss = 743, Miss_rate = 0.723, Pending_hits = 6, Reservation_fails = 6012
	L1D_cache_core[9]: Access = 968, Miss = 743, Miss_rate = 0.768, Pending_hits = 5, Reservation_fails = 5582
	L1D_cache_core[10]: Access = 946, Miss = 717, Miss_rate = 0.758, Pending_hits = 3, Reservation_fails = 5799
	L1D_cache_core[11]: Access = 1028, Miss = 755, Miss_rate = 0.734, Pending_hits = 6, Reservation_fails = 5741
	L1D_cache_core[12]: Access = 970, Miss = 740, Miss_rate = 0.763, Pending_hits = 3, Reservation_fails = 5696
	L1D_cache_core[13]: Access = 990, Miss = 761, Miss_rate = 0.769, Pending_hits = 3, Reservation_fails = 6381
	L1D_cache_core[14]: Access = 1014, Miss = 738, Miss_rate = 0.728, Pending_hits = 10, Reservation_fails = 6287
	L1D_total_cache_accesses = 16312
	L1D_total_cache_misses = 12023
	L1D_total_cache_miss_rate = 0.7371
	L1D_total_cache_pending_hits = 110
	L1D_total_cache_reservation_fails = 88997
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7197
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 196
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 378
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79844
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 560
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 339
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83439
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9700
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12453
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2694, 2240, 1247, 1205, 1247, 1205, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 5251840
gpgpu_n_tot_w_icount = 164120
gpgpu_n_stall_shd_mem = 104115
gpgpu_n_mem_read_local = 378
gpgpu_n_mem_write_local = 344
gpgpu_n_mem_read_global = 3876
gpgpu_n_mem_write_global = 7502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 175808
gpgpu_n_store_insn = 185064
gpgpu_n_shmem_insn = 521986
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10148
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 93967
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93361	W0_Idle:790014	W0_Scoreboard:424339	W1:132	W2:2444	W3:39	W4:356	W5:0	W6:0	W7:0	W8:24	W9:0	W10:0	W11:0	W12:0	W13:882	W14:0	W15:0	W16:2326	W17:0	W18:0	W19:58	W20:144	W21:0	W22:0	W23:0	W24:975	W25:0	W26:0	W27:0	W28:882	W29:52	W30:882	W31:99	W32:154825
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31008 {8:3876,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 800048 {40:1984,72:312,136:5134,}
traffic_breakdown_coretomem[INST_ACC_R] = 22576 {8:2822,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 9792 {136:72,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 3024 {8:378,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 46784 {136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 527136 {136:3876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 59440 {8:7430,}
traffic_breakdown_memtocore[INST_ACC_R] = 383792 {136:2822,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 51408 {136:378,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2752 {8:344,}
maxmrqlatency = 459 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 465 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 66166 
mrq_lat_table:2953 	307 	376 	792 	1692 	1812 	2317 	1895 	313 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4242 	3258 	3778 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6562 	1279 	999 	2290 	1617 	1983 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1360 	1998 	826 	70 	0 	0 	0 	21 	1222 	2213 	172 	2957 	1175 	14 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	18 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        44        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        44        40        64        64        64        64        64        64        64        64        48        48        64        64 
dram[4]:        64        64        44        40        64        64        64        64        64        64        64        64        64        50        64        64 
dram[5]:        64        64        44        40        64        64        64        64        64        64        64        64        64        48        64        64 
maximum service time to same row:
dram[0]:     13429      9377      9687      8567     10376     10416     10981     11578     10811     10934     11436     10826     11153     10499      9231      9800 
dram[1]:      8874      9476      8545      9010     10543     10594     10997     11931     10934     11304     12301     10804     10600     11215      9556     10279 
dram[2]:      8579      9134      9062      8294     10372     10753     11772     12176     11398     11499     10579     11435     10286     10272      7724     10653 
dram[3]:      8956      9078      9207      8500      6335      6764     11826     12773     11604     12239     10699     11050      9675      9014      7622      8831 
dram[4]:      8326      8286      8366      8664      7012      9109     10962     12640     11447     12583     10496     10807     10099      9698      8683      8532 
dram[5]:      9381     14100      8325      8939      7235      9581     11043     13177     10797     12357     10591     11492     10345      9252      8926      8656 
average row accesses per activate:
dram[0]: 15.222222 16.666666 10.750000  9.615385  8.454545 11.250000 20.500000 15.666667 19.250000 17.333334  7.150000  6.789474  7.888889 11.545455 13.125000 10.000000 
dram[1]: 11.416667 14.090909 12.363636  9.285714  7.461538 11.125000 41.000000 18.600000 14.166667 14.428572  5.636364  5.080000  6.291667  9.307693  7.500000  6.888889 
dram[2]: 11.428572 17.111111 10.066667 11.416667  8.454545 12.375000 26.000000 15.166667 13.000000 14.333333  7.952381  8.600000  8.263158 10.461538  8.666667 14.538462 
dram[3]: 12.230769 17.875000  8.764706  8.187500  8.636364 10.000000 37.500000 11.750000 14.333333 13.833333  6.500000  7.090909  7.823529  9.000000 10.842105 11.578947 
dram[4]: 13.076923 16.250000  8.470589 10.307693  8.500000  8.545455 19.750000  9.600000 13.666667 14.000000  6.166667  4.677419 11.166667  6.850000 12.529411 11.210526 
dram[5]: 12.076923 12.333333 12.545455 10.214286  9.200000 10.875000 18.799999 20.250000 14.142858 15.400000  5.791667  5.923077  8.266666  8.055555  8.045455  8.565217 
average row locality = 12457/1262 = 9.870840
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        90        97        78        77        46        43        41        45        38        51        61        58        66        59        90        90 
dram[1]:        91        98        83        78        47        44        40        46        41        50        57        58        69        57        90        91 
dram[2]:       102        99        88        82        46        48        39        44        45        43        71        58        70        64       117        90 
dram[3]:       102        93        88        78        46        46        37        46        42        40        57        61        60        62        90        91 
dram[4]:       107        86        87        80        42        47        39        48        40        42        62        60        64        61        91        90 
dram[5]:       101        96        83        85        46        43        46        40        49        37        59        67        57        67        90        91 
total reads: 6318
bank skew: 117/37 = 3.16
chip skew: 1106/1030 = 1.07
number of total write accesses:
dram[0]:        47        53        51        48        47        47        41        49        39        53        82        71        76        68       120       100 
dram[1]:        46        57        53        52        50        45        42        47        44        51        67        69        82        64       105        95 
dram[2]:        58        55        63        55        47        51        39        47        46        43        96        71        87        72       143        99 
dram[3]:        57        50        61        53        49        54        38        48        44        43        86        95        73        73       116       129 
dram[4]:        63        44        57        54        43        47        40        48        42        42        86        85        70        76       122       123 
dram[5]:        56        52        55        58        46        44        48        41        50        40        80        87        67        78        87       106 
total reads: 6139
bank skew: 143/38 = 3.76
chip skew: 1072/969 = 1.11
average mf latency per bank:
dram[0]:        410       433       430       497       380       433       342       369       383       366       446       588       415       495       479       640
dram[1]:        368       411       397       476       380       415       328       367       315       360       456       493       364       485       444       566
dram[2]:        407       406       486       494       412       546       379       342       397       427       407       530       380       414       473       578
dram[3]:        396       420       456       445       392       398       377       290       356       361       542       434       425       411       589       557
dram[4]:        413       459       484       506       460       432       446       377       456       402       573       473       491       458       599       502
dram[5]:        397       377       439       428       377       407       331       328       346       410       485       434       488       378       625       472
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1284      1154
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1264      1146      1139      1178      1308      1059
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1306      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87338 n_nop=83112 n_act=185 n_pre=169 n_req=2022 n_rd=2060 n_write=1812 bw_util=0.08867
n_activity=16991 dram_eff=0.4558
bk0: 180a 84024i bk1: 194a 83215i bk2: 156a 83945i bk3: 154a 83800i bk4: 92a 84453i bk5: 86a 84410i bk6: 82a 84448i bk7: 90a 84052i bk8: 76a 84691i bk9: 102a 84571i bk10: 122a 83512i bk11: 116a 83660i bk12: 132a 82795i bk13: 118a 83067i bk14: 180a 82070i bk15: 180a 82146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.9204
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87338 n_nop=83075 n_act=226 n_pre=210 n_req=2009 n_rd=2080 n_write=1747 bw_util=0.08764
n_activity=17719 dram_eff=0.432
bk0: 182a 84374i bk1: 196a 83347i bk2: 166a 83503i bk3: 156a 83505i bk4: 94a 84456i bk5: 88a 84389i bk6: 80a 84638i bk7: 92a 83986i bk8: 82a 85190i bk9: 100a 84537i bk10: 114a 83699i bk11: 116a 83618i bk12: 138a 82825i bk13: 114a 83400i bk14: 180a 81945i bk15: 182a 82140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.66604
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87338 n_nop=82814 n_act=202 n_pre=186 n_req=2178 n_rd=2212 n_write=1924 bw_util=0.09471
n_activity=19054 dram_eff=0.4341
bk0: 204a 83965i bk1: 198a 83471i bk2: 176a 83475i bk3: 164a 83224i bk4: 92a 84279i bk5: 96a 84365i bk6: 78a 84655i bk7: 88a 84202i bk8: 90a 84587i bk9: 86a 84567i bk10: 142a 82779i bk11: 116a 83483i bk12: 140a 82678i bk13: 128a 82908i bk14: 234a 81187i bk15: 180a 82284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.24264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87338 n_nop=82934 n_act=211 n_pre=195 n_req=2108 n_rd=2078 n_write=1920 bw_util=0.09155
n_activity=17509 dram_eff=0.4567
bk0: 204a 83449i bk1: 186a 83679i bk2: 176a 83339i bk3: 156a 83518i bk4: 92a 84147i bk5: 92a 84126i bk6: 74a 84317i bk7: 92a 84176i bk8: 84a 84564i bk9: 80a 84716i bk10: 114a 83014i bk11: 122a 83009i bk12: 120a 83021i bk13: 124a 82860i bk14: 180a 81898i bk15: 182a 81727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.02047
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8000b080, atomic=0 1 entries : 0x7fbc80631bf0 :  mf: uid=217106, sid05:w00, part=4, addr=0x8000b0a0, load , size=32, unknown  status = IN_PARTITION_DRAM (66163), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87338 n_nop=82943 n_act=221 n_pre=205 n_req=2088 n_rd=2092 n_write=1877 bw_util=0.09089
n_activity=18148 dram_eff=0.4374
bk0: 214a 83088i bk1: 172a 83666i bk2: 174a 83670i bk3: 160a 83450i bk4: 84a 84427i bk5: 94a 84392i bk6: 78a 84112i bk7: 96a 84228i bk8: 80a 84675i bk9: 84a 84516i bk10: 124a 83501i bk11: 120a 83230i bk12: 128a 83054i bk13: 122a 82886i bk14: 182a 82024i bk15: 180a 81962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.98645
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87338 n_nop=82979 n_act=217 n_pre=201 n_req=2052 n_rd=2114 n_write=1827 bw_util=0.09025
n_activity=17764 dram_eff=0.4437
bk0: 202a 83660i bk1: 192a 83575i bk2: 166a 83725i bk3: 170a 83237i bk4: 92a 84328i bk5: 86a 84406i bk6: 92a 84176i bk7: 80a 84557i bk8: 98a 84219i bk9: 74a 84622i bk10: 118a 83292i bk11: 134a 83069i bk12: 114a 82949i bk13: 134a 82482i bk14: 180a 81929i bk15: 182a 81723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.77478

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1151, Miss = 510, Miss_rate = 0.443, Pending_hits = 110, Reservation_fails = 711
L2_cache_bank[1]: Access = 1312, Miss = 520, Miss_rate = 0.396, Pending_hits = 92, Reservation_fails = 857
L2_cache_bank[2]: Access = 1172, Miss = 518, Miss_rate = 0.442, Pending_hits = 88, Reservation_fails = 841
L2_cache_bank[3]: Access = 1273, Miss = 522, Miss_rate = 0.410, Pending_hits = 81, Reservation_fails = 755
L2_cache_bank[4]: Access = 1230, Miss = 578, Miss_rate = 0.470, Pending_hits = 130, Reservation_fails = 1021
L2_cache_bank[5]: Access = 1329, Miss = 528, Miss_rate = 0.397, Pending_hits = 88, Reservation_fails = 689
L2_cache_bank[6]: Access = 1270, Miss = 522, Miss_rate = 0.411, Pending_hits = 125, Reservation_fails = 965
L2_cache_bank[7]: Access = 1212, Miss = 517, Miss_rate = 0.427, Pending_hits = 145, Reservation_fails = 455
L2_cache_bank[8]: Access = 1279, Miss = 532, Miss_rate = 0.416, Pending_hits = 115, Reservation_fails = 900
L2_cache_bank[9]: Access = 1210, Miss = 514, Miss_rate = 0.425, Pending_hits = 112, Reservation_fails = 957
L2_cache_bank[10]: Access = 1329, Miss = 531, Miss_rate = 0.400, Pending_hits = 89, Reservation_fails = 862
L2_cache_bank[11]: Access = 1155, Miss = 526, Miss_rate = 0.455, Pending_hits = 101, Reservation_fails = 792
L2_total_cache_accesses = 14922
L2_total_cache_misses = 6318
L2_total_cache_miss_rate = 0.4234
L2_total_cache_pending_hits = 1276
L2_total_cache_reservation_fails = 9805
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 330
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2317
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 356
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7743
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=43154
icnt_total_pkts_simt_to_mem=39730
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74153
	minimum = 6
	maximum = 26
Network latency average = 8.25678
	minimum = 6
	maximum = 21
Slowest packet = 28597
Flit latency average = 6.50517
	minimum = 6
	maximum = 17
Slowest flit = 79922
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0035109
	minimum = 0 (at node 6)
	maximum = 0.0091581 (at node 5)
Accepted packet rate average = 0.0035109
	minimum = 0 (at node 6)
	maximum = 0.00883676 (at node 5)
Injected flit rate average = 0.00978292
	minimum = 0 (at node 6)
	maximum = 0.0198425 (at node 25)
Accepted flit rate average= 0.00978292
	minimum = 0 (at node 6)
	maximum = 0.033901 (at node 5)
Injected packet length average = 2.78644
Accepted packet length average = 2.78644
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0655 (4 samples)
	minimum = 6 (4 samples)
	maximum = 241.5 (4 samples)
Network latency average = 15.5652 (4 samples)
	minimum = 6 (4 samples)
	maximum = 227.75 (4 samples)
Flit latency average = 15.0211 (4 samples)
	minimum = 6 (4 samples)
	maximum = 224.5 (4 samples)
Fragmentation average = 0.288668 (4 samples)
	minimum = 0 (4 samples)
	maximum = 157.75 (4 samples)
Injected packet rate average = 0.018858 (4 samples)
	minimum = 0.0122349 (4 samples)
	maximum = 0.025525 (4 samples)
Accepted packet rate average = 0.018858 (4 samples)
	minimum = 0.0122349 (4 samples)
	maximum = 0.0254082 (4 samples)
Injected flit rate average = 0.0541872 (4 samples)
	minimum = 0.0286743 (4 samples)
	maximum = 0.0860985 (4 samples)
Accepted flit rate average = 0.0541872 (4 samples)
	minimum = 0.0285359 (4 samples)
	maximum = 0.0926559 (4 samples)
Injected packet size average = 2.87343 (4 samples)
Accepted packet size average = 2.87343 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 154226 (inst/sec)
gpgpu_simulation_rate = 2067 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
*** 3 stages of 2D forward DWT:

 sliding steps = 2 , gx = 3 , gy = 12 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (3,12,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,66167)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,66167)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,66167)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,66167)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,66167)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,66167)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,66167)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,66167)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,3,0) tid=(9,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,5,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 67667  inst.: 5093949 (ipc=105.8) sim_rate=154362 (inst/sec) elapsed = 0:0:00:33 / Wed Feb 11 18:14:54 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,9,0) tid=(46,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,4,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 69667  inst.: 5375235 (ipc=125.7) sim_rate=158095 (inst/sec) elapsed = 0:0:00:34 / Wed Feb 11 18:14:55 2015
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,5,0) tid=(32,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(2,8,0) tid=(32,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,5,0) tid=(32,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 72167  inst.: 5715395 (ipc=130.0) sim_rate=163297 (inst/sec) elapsed = 0:0:00:35 / Wed Feb 11 18:14:56 2015
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,8,0) tid=(32,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,11,0) tid=(32,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 74167  inst.: 6015871 (ipc=135.1) sim_rate=167107 (inst/sec) elapsed = 0:0:00:36 / Wed Feb 11 18:14:57 2015
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,5,0) tid=(0,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,10,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 76167  inst.: 6247121 (ipc=131.2) sim_rate=168841 (inst/sec) elapsed = 0:0:00:37 / Wed Feb 11 18:14:58 2015
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,8,0) tid=(22,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,9,0) tid=(22,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(1,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 78667  inst.: 6506393 (ipc=125.7) sim_rate=171220 (inst/sec) elapsed = 0:0:00:38 / Wed Feb 11 18:14:59 2015
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,7,0) tid=(16,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,9,0) tid=(56,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 80667  inst.: 6816643 (ipc=129.8) sim_rate=174785 (inst/sec) elapsed = 0:0:00:39 / Wed Feb 11 18:15:00 2015
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,8,0) tid=(24,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,9,0) tid=(20,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,8,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 82667  inst.: 7103261 (ipc=131.4) sim_rate=177581 (inst/sec) elapsed = 0:0:00:40 / Wed Feb 11 18:15:01 2015
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,4,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18466,66167), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 84667  inst.: 7381833 (ipc=132.2) sim_rate=180044 (inst/sec) elapsed = 0:0:00:41 / Wed Feb 11 18:15:02 2015
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18540,66167), 1 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,1,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18586,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18642,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18670,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18696,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18737,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18760,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18794,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18842,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18909,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18915,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18926,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18970,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19058,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19069,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19074,66167), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19146,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19165,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19171,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19216,66167), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19271,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19293,66167), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19372,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19374,66167), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19376,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19400,66167), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19444,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19494,66167), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19512,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19523,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19542,66167), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19562,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(2,11,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 90667  inst.: 7505723 (ipc=104.9) sim_rate=178707 (inst/sec) elapsed = 0:0:00:42 / Wed Feb 11 18:15:03 2015
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25073,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25399,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25699,66167), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 10.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 25700
gpu_sim_insn = 2581210
gpu_ipc =     100.4362
gpu_tot_sim_cycle = 91867
gpu_tot_sim_insn = 7516443
gpu_tot_ipc =      81.8187
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28445
gpu_stall_icnt2sh    = 20595
gpu_total_sim_rate=178962

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 141364
	L1I_total_cache_misses = 14924
	L1I_total_cache_miss_rate = 0.1056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12578
L1D_cache:
	L1D_cache_core[0]: Access = 1620, Miss = 1149, Miss_rate = 0.709, Pending_hits = 5, Reservation_fails = 7865
	L1D_cache_core[1]: Access = 1661, Miss = 1221, Miss_rate = 0.735, Pending_hits = 5, Reservation_fails = 8713
	L1D_cache_core[2]: Access = 1795, Miss = 1216, Miss_rate = 0.677, Pending_hits = 26, Reservation_fails = 7721
	L1D_cache_core[3]: Access = 1688, Miss = 1203, Miss_rate = 0.713, Pending_hits = 8, Reservation_fails = 6211
	L1D_cache_core[4]: Access = 1737, Miss = 1261, Miss_rate = 0.726, Pending_hits = 11, Reservation_fails = 6525
	L1D_cache_core[5]: Access = 1899, Miss = 1307, Miss_rate = 0.688, Pending_hits = 16, Reservation_fails = 6415
	L1D_cache_core[6]: Access = 1630, Miss = 1162, Miss_rate = 0.713, Pending_hits = 3, Reservation_fails = 7825
	L1D_cache_core[7]: Access = 1615, Miss = 1167, Miss_rate = 0.723, Pending_hits = 3, Reservation_fails = 6559
	L1D_cache_core[8]: Access = 1805, Miss = 1241, Miss_rate = 0.688, Pending_hits = 23, Reservation_fails = 7631
	L1D_cache_core[9]: Access = 1700, Miss = 1237, Miss_rate = 0.728, Pending_hits = 8, Reservation_fails = 6892
	L1D_cache_core[10]: Access = 1687, Miss = 1235, Miss_rate = 0.732, Pending_hits = 6, Reservation_fails = 7212
	L1D_cache_core[11]: Access = 1837, Miss = 1253, Miss_rate = 0.682, Pending_hits = 10, Reservation_fails = 6416
	L1D_cache_core[12]: Access = 1430, Miss = 1051, Miss_rate = 0.735, Pending_hits = 3, Reservation_fails = 6866
	L1D_cache_core[13]: Access = 1456, Miss = 1084, Miss_rate = 0.745, Pending_hits = 3, Reservation_fails = 7716
	L1D_cache_core[14]: Access = 1532, Miss = 1060, Miss_rate = 0.692, Pending_hits = 12, Reservation_fails = 7066
	L1D_total_cache_accesses = 25092
	L1D_total_cache_misses = 17847
	L1D_total_cache_miss_rate = 0.7113
	L1D_total_cache_pending_hits = 142
	L1D_total_cache_reservation_fails = 107633
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7406
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 436
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 530
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 2781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97356
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1021
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 442
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 90
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 126440
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14924
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12578
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3865, 3369, 2418, 2334, 1247, 1205, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 7957152
gpgpu_n_tot_w_icount = 248661
gpgpu_n_stall_shd_mem = 133895
gpgpu_n_mem_read_local = 530
gpgpu_n_mem_write_local = 447
gpgpu_n_mem_read_global = 6181
gpgpu_n_mem_write_global = 10984
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 275904
gpgpu_n_store_insn = 239976
gpgpu_n_shmem_insn = 872438
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17356
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116539
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108878	W0_Idle:1085967	W0_Scoreboard:637532	W1:184	W2:4258	W3:39	W4:561	W5:0	W6:0	W7:0	W8:24	W9:0	W10:0	W11:0	W12:0	W13:882	W14:0	W15:0	W16:2326	W17:0	W18:0	W19:58	W20:144	W21:0	W22:0	W23:0	W24:975	W25:0	W26:0	W27:0	W28:1470	W29:52	W30:1764	W31:138	W32:235786
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49448 {8:6181,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1078064 {40:3712,72:312,136:6670,}
traffic_breakdown_coretomem[INST_ACC_R] = 33696 {8:4212,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 39440 {136:290,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 4240 {8:530,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 60792 {136:447,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 840616 {136:6181,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 85552 {8:10694,}
traffic_breakdown_memtocore[INST_ACC_R] = 572832 {136:4212,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 72080 {136:530,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3576 {8:447,}
maxmrqlatency = 510 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 405 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 91850 
mrq_lat_table:4022 	401 	432 	1042 	2348 	2211 	2672 	2245 	402 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7506 	5280 	4299 	767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10245 	2088 	1736 	3460 	2258 	2317 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2261 	2984 	1343 	123 	0 	0 	0 	21 	1222 	2213 	172 	2957 	1175 	3381 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	115 	26 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        44        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        44        40        64        64        64        64        64        64        64        64        48        48        64        64 
dram[4]:        64        64        44        40        64        64        64        64        64        64        64        64        64        50        64        64 
dram[5]:        64        64        44        40        64        64        64        64        64        64        64        64        64        48        64        64 
maximum service time to same row:
dram[0]:     13429      9377      9687      8567     10376     10416     10981     11578     10811     10934     11436     10826     11153     10499      9231      9800 
dram[1]:      8874     10265      8545      9010     10543     10594     10997     11931     10934     11304     12301     10804     10600     11215      9556     10279 
dram[2]:      8579      9134      9062      8294     10372     10753     11772     12176     11398     11499     10579     11435     10286     10272      7724     10653 
dram[3]:      8956      9078      9207      8500      6335      6764     11826     12773     11604     12239     10699     11050      9675      9014      7622      8831 
dram[4]:      8900      8286      8366      8664      7012      9109     10962     12640     11447     12583     10496     10807     10099      9698      8683      8532 
dram[5]:      9381     14100      8325      8939      7235      9581     11043     13177     10797     12357     10591     11492     10345      9252      8926      8656 
average row accesses per activate:
dram[0]: 10.400000 12.538462  8.294118  7.833333  6.470588  6.875000  5.466667  6.923077  8.785714 11.333333  6.666667  5.918919  7.578948  8.562500  9.458333  7.777778 
dram[1]:  7.750000 11.333333 11.230769  7.350000  5.800000  7.000000  5.000000  4.750000  5.952381  9.214286  3.977778  3.734694  6.280000  7.875000  6.838710  5.857143 
dram[2]:  8.428572 11.466666  7.727273  9.235294  6.222222  8.000000  6.857143  6.695652  7.700000  8.266666  5.698113  6.655172  7.454545 10.142858  7.885714 10.000000 
dram[3]:  9.833333 13.083333  8.315789  6.125000  6.588235  7.600000  7.333333  5.875000  8.125000  6.600000  6.685714  5.297873  6.409091  8.562500  8.407408  8.888889 
dram[4]: 10.764706 10.000000  7.571429  7.400000  6.312500  6.812500  5.000000  4.225000  7.312500  7.466667  4.490196  4.897959  8.352942  6.619048  9.200000  8.961538 
dram[5]:  9.611111  9.111111  8.941176  7.850000  7.187500  7.571429  6.142857  5.703704  7.555555  8.214286  5.725000  5.111111  6.333333  7.736842  6.419355  7.448276 
average row locality = 15775/2242 = 7.036129
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        99       103        85        86        55        54        71        77        55        66        87        83        67        62        97        99 
dram[1]:       100       104        88        87        58        57        64        79        61        63        83        83        72        59        98        99 
dram[2]:       109       108       100        93        56        61        90        74        71        60       122        83        72        67       123       100 
dram[3]:       111        99        92        86        56        53        67        83        60        57        83        88        63        63        98        99 
dram[4]:       113        96        96        88        52        55        76        80        58        56        89        86        66        62        98        99 
dram[5]:       109       104        90        94        59        52        79        74        64        54        84        94        59        68        98        99 
total reads: 7699
bank skew: 123/52 = 2.37
chip skew: 1389/1246 = 1.11
number of total write accesses:
dram[0]:        57        60        56        55        55        56        93       103        68        70       153       136        77        75       130       111 
dram[1]:        55        66        58        60        58        55        66        73        64        66        96       100        85        67       114       106 
dram[2]:        68        64        70        64        56        59       102        80        83        64       180       110        92        75       153       110 
dram[3]:        66        58        66        61        56        61        87       105        70        75       151       161        78        74       129       141 
dram[4]:        70        54        63        60        49        54        79        89        59        56       140       154        76        77       132       134 
dram[5]:        64        60        62        63        56        54        93        80        72        61       145       136        74        79       101       117 
total reads: 8076
bank skew: 180/49 = 3.67
chip skew: 1439/1189 = 1.21
average mf latency per bank:
dram[0]:        390       424       434       503       444       520       380       465       415       440       419       556       414       467       460       602
dram[1]:        364       403       407       480       436       485       399       457       353       437       445       527       356       479       425       540
dram[2]:        399       393       487       495       481       579       367       423       389       438       382       500       382       404       462       543
dram[3]:        390       410       481       463       502       497       530       369       446       397       622       413       412       412       551       532
dram[4]:        414       433       477       516       532       507       546       441       534       473       589       434       477       453       574       476
dram[5]:        381       382       458       431       433       450       448       384       430       419       516       423       463       375       581       458
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1284      1154
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1310      1146      1139      1178      1308      1059
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1306      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121261 n_nop=115742 n_act=337 n_pre=321 n_req=2601 n_rd=2492 n_write=2369 bw_util=0.08017
n_activity=23474 dram_eff=0.4142
bk0: 198a 117629i bk1: 206a 116880i bk2: 170a 117659i bk3: 172a 117465i bk4: 110a 118078i bk5: 108a 118012i bk6: 142a 116727i bk7: 154a 116464i bk8: 110a 117734i bk9: 132a 117951i bk10: 174a 115834i bk11: 166a 116072i bk12: 134a 116637i bk13: 124a 116725i bk14: 194a 115569i bk15: 198a 115617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.72628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121261 n_nop=115885 n_act=398 n_pre=382 n_req=2444 n_rd=2510 n_write=2086 bw_util=0.0758
n_activity=23602 dram_eff=0.3895
bk0: 200a 117927i bk1: 208a 117017i bk2: 176a 117333i bk3: 174a 117129i bk4: 116a 118043i bk5: 114a 117939i bk6: 128a 117496i bk7: 158a 116600i bk8: 122a 118210i bk9: 126a 117910i bk10: 166a 116404i bk11: 166a 116315i bk12: 144a 116583i bk13: 118a 117130i bk14: 196a 115496i bk15: 198a 115601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.26492
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121261 n_nop=115293 n_act=368 n_pre=352 n_req=2819 n_rd=2778 n_write=2470 bw_util=0.08656
n_activity=26864 dram_eff=0.3907
bk0: 218a 117522i bk1: 216a 117061i bk2: 200a 117050i bk3: 186a 116830i bk4: 112a 117847i bk5: 122a 117939i bk6: 180a 116300i bk7: 148a 116816i bk8: 142a 117282i bk9: 120a 117810i bk10: 244a 114023i bk11: 166a 115976i bk12: 144a 116397i bk13: 134a 116655i bk14: 246a 114827i bk15: 200a 115773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.96672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121261 n_nop=115530 n_act=368 n_pre=352 n_req=2697 n_rd=2516 n_write=2495 bw_util=0.08265
n_activity=24380 dram_eff=0.4111
bk0: 222a 117035i bk1: 198a 117315i bk2: 184a 117095i bk3: 172a 117143i bk4: 112a 117761i bk5: 106a 117854i bk6: 134a 116894i bk7: 166a 116317i bk8: 120a 117796i bk9: 114a 117626i bk10: 166a 115472i bk11: 176a 115183i bk12: 126a 116647i bk13: 126a 116700i bk14: 196a 115287i bk15: 198a 115194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.84112
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121261 n_nop=115562 n_act=396 n_pre=380 n_req=2616 n_rd=2540 n_write=2383 bw_util=0.0812
n_activity=24952 dram_eff=0.3946
bk0: 226a 116769i bk1: 192a 117189i bk2: 192a 117355i bk3: 176a 117102i bk4: 104a 118056i bk5: 110a 118068i bk6: 152a 116632i bk7: 160a 116622i bk8: 116a 117881i bk9: 112a 117800i bk10: 178a 115769i bk11: 172a 115443i bk12: 132a 116716i bk13: 124a 116729i bk14: 196a 115489i bk15: 198a 115431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.65952
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121261 n_nop=115611 n_act=375 n_pre=359 n_req=2598 n_rd=2562 n_write=2354 bw_util=0.08108
n_activity=24066 dram_eff=0.4085
bk0: 218a 117282i bk1: 208a 117203i bk2: 180a 117393i bk3: 188a 116910i bk4: 118a 117895i bk5: 104a 118027i bk6: 158a 116481i bk7: 148a 116831i bk8: 128a 117424i bk9: 108a 117737i bk10: 168a 115509i bk11: 188a 115431i bk12: 118a 116501i bk13: 136a 116304i bk14: 196a 115278i bk15: 198a 115207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.60216

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1729, Miss = 616, Miss_rate = 0.356, Pending_hits = 196, Reservation_fails = 711
L2_cache_bank[1]: Access = 1997, Miss = 630, Miss_rate = 0.315, Pending_hits = 165, Reservation_fails = 857
L2_cache_bank[2]: Access = 1726, Miss = 624, Miss_rate = 0.362, Pending_hits = 96, Reservation_fails = 841
L2_cache_bank[3]: Access = 1903, Miss = 631, Miss_rate = 0.332, Pending_hits = 90, Reservation_fails = 755
L2_cache_bank[4]: Access = 1829, Miss = 743, Miss_rate = 0.406, Pending_hits = 204, Reservation_fails = 1023
L2_cache_bank[5]: Access = 1946, Miss = 646, Miss_rate = 0.332, Pending_hits = 118, Reservation_fails = 689
L2_cache_bank[6]: Access = 1934, Miss = 630, Miss_rate = 0.326, Pending_hits = 203, Reservation_fails = 965
L2_cache_bank[7]: Access = 1858, Miss = 628, Miss_rate = 0.338, Pending_hits = 233, Reservation_fails = 455
L2_cache_bank[8]: Access = 1914, Miss = 648, Miss_rate = 0.339, Pending_hits = 154, Reservation_fails = 900
L2_cache_bank[9]: Access = 1820, Miss = 622, Miss_rate = 0.342, Pending_hits = 171, Reservation_fails = 957
L2_cache_bank[10]: Access = 1984, Miss = 642, Miss_rate = 0.324, Pending_hits = 158, Reservation_fails = 863
L2_cache_bank[11]: Access = 1714, Miss = 639, Miss_rate = 0.373, Pending_hits = 144, Reservation_fails = 792
L2_total_cache_accesses = 22354
L2_total_cache_misses = 7699
L2_total_cache_miss_rate = 0.3444
L2_total_cache_pending_hits = 1932
L2_total_cache_reservation_fails = 9808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 389
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 376
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 289
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3707
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 356
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7743
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=65756
icnt_total_pkts_simt_to_mem=56318
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.5819
	minimum = 6
	maximum = 388
Network latency average = 16.2118
	minimum = 6
	maximum = 322
Slowest packet = 32911
Flit latency average = 15.1009
	minimum = 6
	maximum = 318
Slowest flit = 97524
Fragmentation average = 0.0109245
	minimum = 0
	maximum = 160
Injected packet rate average = 0.0211068
	minimum = 0.015214 (at node 12)
	maximum = 0.0272763 (at node 10)
Accepted packet rate average = 0.0211068
	minimum = 0.0149805 (at node 12)
	maximum = 0.0266537 (at node 16)
Injected flit rate average = 0.0564779
	minimum = 0.0316342 (at node 1)
	maximum = 0.086965 (at node 16)
Accepted flit rate average= 0.0564779
	minimum = 0.0447082 (at node 12)
	maximum = 0.0919066 (at node 10)
Injected packet length average = 2.67582
Accepted packet length average = 2.67582
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3688 (5 samples)
	minimum = 6 (5 samples)
	maximum = 270.8 (5 samples)
Network latency average = 15.6945 (5 samples)
	minimum = 6 (5 samples)
	maximum = 246.6 (5 samples)
Flit latency average = 15.0371 (5 samples)
	minimum = 6 (5 samples)
	maximum = 243.2 (5 samples)
Fragmentation average = 0.233119 (5 samples)
	minimum = 0 (5 samples)
	maximum = 158.2 (5 samples)
Injected packet rate average = 0.0193078 (5 samples)
	minimum = 0.0128307 (5 samples)
	maximum = 0.0258752 (5 samples)
Accepted packet rate average = 0.0193078 (5 samples)
	minimum = 0.012784 (5 samples)
	maximum = 0.0256573 (5 samples)
Injected flit rate average = 0.0546454 (5 samples)
	minimum = 0.0292663 (5 samples)
	maximum = 0.0862718 (5 samples)
Accepted flit rate average = 0.0546454 (5 samples)
	minimum = 0.0317704 (5 samples)
	maximum = 0.092506 (5 samples)
Injected packet size average = 2.83023 (5 samples)
Accepted packet size average = 2.83023 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 178962 (inst/sec)
gpgpu_simulation_rate = 2187 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
 sliding steps = 1 , gx = 2 , gy = 12 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (2,12,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,91867)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,91867)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,91867)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,91867)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,91867)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,91867)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,91867)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,91867)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,91867)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,91867)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,4,0) tid=(16,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 94367  inst.: 7695264 (ipc=71.5) sim_rate=178959 (inst/sec) elapsed = 0:0:00:43 / Wed Feb 11 18:15:04 2015
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,1,0) tid=(4,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,7,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 96867  inst.: 7919425 (ipc=80.6) sim_rate=179986 (inst/sec) elapsed = 0:0:00:44 / Wed Feb 11 18:15:05 2015
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(0,10,0) tid=(14,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,10,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 99367  inst.: 8180085 (ipc=88.5) sim_rate=181779 (inst/sec) elapsed = 0:0:00:45 / Wed Feb 11 18:15:06 2015
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,4,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9181,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9473,91867), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9603,91867), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9627,91867), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9633,91867), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9669,91867), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9738,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9756,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9805,91867), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9882,91867), 1 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,5,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10320,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10425,91867), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10443,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 102367  inst.: 8384471 (ipc=82.7) sim_rate=182271 (inst/sec) elapsed = 0:0:00:46 / Wed Feb 11 18:15:07 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10621,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10633,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10662,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10680,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10725,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10736,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10755,91867), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10826,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11306,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12575,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13839,91867), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 4.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 13840
gpu_sim_insn = 888011
gpu_ipc =      64.1626
gpu_tot_sim_cycle = 105707
gpu_tot_sim_insn = 8404454
gpu_tot_ipc =      79.5071
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28446
gpu_stall_icnt2sh    = 20931
gpu_total_sim_rate=182705

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 159251
	L1I_total_cache_misses = 16957
	L1I_total_cache_miss_rate = 0.1065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15881
L1D_cache:
	L1D_cache_core[0]: Access = 1828, Miss = 1264, Miss_rate = 0.691, Pending_hits = 8, Reservation_fails = 7865
	L1D_cache_core[1]: Access = 1871, Miss = 1338, Miss_rate = 0.715, Pending_hits = 8, Reservation_fails = 8713
	L1D_cache_core[2]: Access = 2005, Miss = 1335, Miss_rate = 0.666, Pending_hits = 29, Reservation_fails = 7721
	L1D_cache_core[3]: Access = 1898, Miss = 1308, Miss_rate = 0.689, Pending_hits = 11, Reservation_fails = 6211
	L1D_cache_core[4]: Access = 1961, Miss = 1385, Miss_rate = 0.706, Pending_hits = 14, Reservation_fails = 6525
	L1D_cache_core[5]: Access = 2125, Miss = 1438, Miss_rate = 0.677, Pending_hits = 23, Reservation_fails = 6415
	L1D_cache_core[6]: Access = 1722, Miss = 1200, Miss_rate = 0.697, Pending_hits = 4, Reservation_fails = 7825
	L1D_cache_core[7]: Access = 1733, Miss = 1246, Miss_rate = 0.719, Pending_hits = 3, Reservation_fails = 6559
	L1D_cache_core[8]: Access = 1897, Miss = 1281, Miss_rate = 0.675, Pending_hits = 26, Reservation_fails = 7631
	L1D_cache_core[9]: Access = 1818, Miss = 1304, Miss_rate = 0.717, Pending_hits = 8, Reservation_fails = 6892
	L1D_cache_core[10]: Access = 1779, Miss = 1264, Miss_rate = 0.711, Pending_hits = 9, Reservation_fails = 7212
	L1D_cache_core[11]: Access = 1955, Miss = 1323, Miss_rate = 0.677, Pending_hits = 10, Reservation_fails = 6416
	L1D_cache_core[12]: Access = 1640, Miss = 1153, Miss_rate = 0.703, Pending_hits = 6, Reservation_fails = 6866
	L1D_cache_core[13]: Access = 1666, Miss = 1198, Miss_rate = 0.719, Pending_hits = 6, Reservation_fails = 7716
	L1D_cache_core[14]: Access = 1742, Miss = 1167, Miss_rate = 0.670, Pending_hits = 15, Reservation_fails = 7066
	L1D_total_cache_accesses = 27640
	L1D_total_cache_misses = 19204
	L1D_total_cache_miss_rate = 0.6948
	L1D_total_cache_pending_hits = 180
	L1D_total_cache_reservation_fails = 107633
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7406
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 470
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 634
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 2781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97356
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1177
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 546
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 90
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 142294
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16957
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15881
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4554, 3853, 3103, 2993, 1247, 1205, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 8946784
gpgpu_n_tot_w_icount = 279587
gpgpu_n_stall_shd_mem = 137045
gpgpu_n_mem_read_local = 634
gpgpu_n_mem_write_local = 551
gpgpu_n_mem_read_global = 6781
gpgpu_n_mem_write_global = 11587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 314112
gpgpu_n_store_insn = 255824
gpgpu_n_shmem_insn = 987828
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 19700
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117345
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:109688	W0_Idle:1256409	W0_Scoreboard:759466	W1:236	W2:4762	W3:78	W4:658	W5:0	W6:0	W7:0	W8:24	W9:0	W10:0	W11:0	W12:0	W13:1736	W14:0	W15:0	W16:4603	W17:0	W18:0	W19:95	W20:144	W21:0	W22:0	W23:0	W24:975	W25:0	W26:0	W27:0	W28:1764	W29:104	W30:1764	W31:177	W32:262467
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54248 {8:6781,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1118944 {40:3896,72:600,136:6764,}
traffic_breakdown_coretomem[INST_ACC_R] = 42312 {8:5289,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 44472 {136:327,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 5072 {8:634,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 74936 {136:551,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 922216 {136:6781,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 90080 {8:11260,}
traffic_breakdown_memtocore[INST_ACC_R] = 719304 {136:5289,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 86224 {136:634,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4408 {8:551,}
maxmrqlatency = 510 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 388 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 105706 
mrq_lat_table:4243 	437 	442 	1106 	2457 	2244 	2673 	2245 	402 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8692 	5468 	4299 	767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12312 	2469 	1776 	3460 	2258 	2317 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2753 	3188 	1351 	123 	0 	0 	0 	21 	1222 	2213 	172 	2957 	1175 	4051 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	141 	26 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        44        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        44        40        64        64        64        64        64        64        64        64        48        48        64        64 
dram[4]:        64        64        44        40        64        64        64        64        64        64        64        64        64        50        64        64 
dram[5]:        64        64        44        40        64        64        64        64        64        64        64        64        64        48        64        64 
maximum service time to same row:
dram[0]:     13429      9377      9687      8567     10376     10416     10981     11578     10811     10934     11436     10826     11153     10499      9231      9800 
dram[1]:      8874     10265      8545      9010     10543     10594     10997     11931     10934     11304     12301     10804     10600     11215      9556     10279 
dram[2]:      8579      9134      9062      8294     10372     10753     11772     12176     11398     11499     10579     11435     10286     10272      7724     10653 
dram[3]:      8956      9078      9207      8500      6335      6764     11826     12773     11604     12239     10699     11050      9675      9014      7622      8831 
dram[4]:      8900      8286      8366      8664      7012      9109     10962     12640     11447     12583     10496     10807     10099      9698      8683      8532 
dram[5]:      9381     14100      8325      9129      7235      9581     11043     13177     10797     12357     10591     11492     10345      9252      8926      8656 
average row accesses per activate:
dram[0]:  9.764706 11.533334  7.944445  7.350000  6.470588  7.411765  5.419355  6.740741  7.210526 11.500000  6.666667  5.789474  7.578948  8.562500  9.120000  7.642857 
dram[1]:  7.409091 10.352942 10.400000  7.136364  5.714286  7.058824  5.037037  4.750000  4.931035  9.357142  3.977778  3.734694  6.280000  7.875000  6.838710  5.675676 
dram[2]:  7.956522  9.700000  7.333333  7.500000  6.105263  8.000000  6.857143  6.666667  7.900000  7.705883  5.698113  6.500000  7.454545  9.600000  7.888889  9.000000 
dram[3]:  9.150000  9.611111  8.421053  5.857143  6.444445  7.600000  7.090909  5.875000  7.388889  6.380952  6.685714  5.297873  6.409091  8.117647  7.900000  8.448276 
dram[4]:  9.789474  8.800000  6.916667  6.750000  6.176471  6.812500  4.906250  4.225000  7.111111  7.125000  4.423077  4.897959  8.352942  6.619048  9.153846  8.392858 
dram[5]:  9.190476  9.052631  8.315789  7.318182  7.235294  7.133333  6.000000  5.400000  7.666667  6.944445  5.725000  5.111111  6.333333  7.400000  6.090909  7.258065 
average row locality = 16249/2376 = 6.838805
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       104       108        86        89        55        62        73        78        62        67        87        83        67        62        97       101 
dram[1]:       104       107        93        92        60        61        67        79        69        64        83        83        72        59        98       101 
dram[2]:       112       119       103       104        58        61        90        77        73        63       122        83        72        67       127       102 
dram[3]:       114       107        93        93        58        53        68        83        61        58        83        88        63        63       102       101 
dram[4]:       114       109        99        95        54        55        77        80        63        57        89        86        66        62       102        99 
dram[5]:       119       108        93        96        63        52        80        78        65        59        84        94        59        68        98       103 
total reads: 7920
bank skew: 127/52 = 2.44
chip skew: 1433/1281 = 1.12
number of total write accesses:
dram[0]:        62        65        57        58        55        64        95       104        75        71       153       137        77        75       131       113 
dram[1]:        59        69        63        65        60        59        69        73        74        67        96       100        85        67       114       109 
dram[2]:        71        75        73        76        58        59       102        83        85        68       180       112        92        77       157       114 
dram[3]:        69        66        67        71        58        61        88       105        72        76       151       161        78        75       135       144 
dram[4]:        72        67        67        67        51        54        80        89        65        57       141       154        76        77       136       136 
dram[5]:        74        64        65        65        60        55        94        84        73        66       145       136        74        80       103       122 
total reads: 8329
bank skew: 180/51 = 3.53
chip skew: 1482/1229 = 1.21
average mf latency per bank:
dram[0]:        382       419       446       528       472       526       381       461       401       435       419       553       415       467       459       593
dram[1]:        361       407       418       513       455       542       397       458       343       432       445       527       357       482       425       531
dram[2]:        395       453       494       486       495       620       367       412       382       421       382       495       390       398       460       530
dram[3]:        386       403       492       461       512       533       524       369       438       394       622       413       424       409       542       523
dram[4]:        415       410       481       518       549       540       541       442       500       467       587       434       490       454       572       473
dram[5]:        361       381       483       439       474       471       444       379       426       405       516       423       464       374       576       446
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1284      1154
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1310      1146      1139      1178      1308      1059
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1306      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x801dda00, atomic=0 1 entries : 0x7fbc8198ecb0 :  mf: uid=319051, sid04:w02, part=0, addr=0x801dda40, load , size=32, unknown  status = IN_PARTITION_DRAM (105704), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139529 n_nop=133845 n_act=355 n_pre=339 n_req=2673 n_rd=2562 n_write=2428 bw_util=0.07153
n_activity=24568 dram_eff=0.4062
bk0: 208a 135728i bk1: 216a 135003i bk2: 172a 135878i bk3: 178a 135633i bk4: 110a 136346i bk5: 124a 136117i bk6: 146a 134942i bk7: 156a 134670i bk8: 124a 135759i bk9: 134a 136168i bk10: 174a 134096i bk11: 166a 134300i bk12: 134a 134901i bk13: 124a 134989i bk14: 194a 133807i bk15: 202a 133817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.50647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139529 n_nop=133980 n_act=419 n_pre=403 n_req=2521 n_rd=2584 n_write=2143 bw_util=0.06776
n_activity=24782 dram_eff=0.3815
bk0: 208a 136054i bk1: 214a 135179i bk2: 186a 135444i bk3: 184a 135236i bk4: 120a 136251i bk5: 122a 136123i bk6: 134a 135657i bk7: 158a 134869i bk8: 138a 136128i bk9: 128a 136121i bk10: 166a 134667i bk11: 166a 134583i bk12: 144a 134854i bk13: 118a 135402i bk14: 196a 133771i bk15: 202a 133756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.10553
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139529 n_nop=133336 n_act=394 n_pre=378 n_req=2915 n_rd=2866 n_write=2555 bw_util=0.0777
n_activity=28238 dram_eff=0.384
bk0: 224a 135674i bk1: 238a 134967i bk2: 206a 135203i bk3: 208a 134679i bk4: 116a 136052i bk5: 122a 136197i bk6: 180a 134563i bk7: 154a 134984i bk8: 146a 135508i bk9: 126a 135934i bk10: 244a 132288i bk11: 166a 134205i bk12: 144a 134666i bk13: 134a 134885i bk14: 254a 132973i bk15: 204a 133862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.71667
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139529 n_nop=133633 n_act=391 n_pre=375 n_req=2765 n_rd=2576 n_write=2554 bw_util=0.07353
n_activity=25392 dram_eff=0.4041
bk0: 228a 135171i bk1: 214a 135294i bk2: 186a 135332i bk3: 186a 135118i bk4: 116a 135961i bk5: 106a 136117i bk6: 136a 135122i bk7: 166a 134582i bk8: 122a 135990i bk9: 116a 135850i bk10: 166a 133738i bk11: 176a 133451i bk12: 126a 134918i bk13: 126a 134934i bk14: 204a 133377i bk15: 202a 133333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.60531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139529 n_nop=133646 n_act=419 n_pre=403 n_req=2696 n_rd=2614 n_write=2447 bw_util=0.07254
n_activity=26282 dram_eff=0.3851
bk0: 228a 134970i bk1: 218a 135088i bk2: 198a 135482i bk3: 190a 135168i bk4: 108a 136255i bk5: 110a 136329i bk6: 154a 134848i bk7: 160a 134885i bk8: 126a 135987i bk9: 114a 136029i bk10: 178a 134007i bk11: 172a 133707i bk12: 132a 134983i bk13: 124a 135001i bk14: 204a 133676i bk15: 198a 133653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.44871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139529 n_nop=133690 n_act=398 n_pre=382 n_req=2679 n_rd=2638 n_write=2421 bw_util=0.07252
n_activity=25341 dram_eff=0.3993
bk0: 238a 135249i bk1: 216a 135341i bk2: 186a 135533i bk3: 192a 135096i bk4: 126a 136073i bk5: 104a 136266i bk6: 160a 134699i bk7: 156a 134973i bk8: 130a 135671i bk9: 118a 135808i bk10: 168a 133770i bk11: 188a 133700i bk12: 118a 134774i bk13: 136a 134552i bk14: 196a 133497i bk15: 206a 133326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.40303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1889, Miss = 631, Miss_rate = 0.334, Pending_hits = 196, Reservation_fails = 711
L2_cache_bank[1]: Access = 2217, Miss = 650, Miss_rate = 0.293, Pending_hits = 167, Reservation_fails = 857
L2_cache_bank[2]: Access = 1927, Miss = 646, Miss_rate = 0.335, Pending_hits = 98, Reservation_fails = 841
L2_cache_bank[3]: Access = 2150, Miss = 646, Miss_rate = 0.300, Pending_hits = 90, Reservation_fails = 755
L2_cache_bank[4]: Access = 2007, Miss = 757, Miss_rate = 0.377, Pending_hits = 204, Reservation_fails = 1023
L2_cache_bank[5]: Access = 2252, Miss = 676, Miss_rate = 0.300, Pending_hits = 120, Reservation_fails = 689
L2_cache_bank[6]: Access = 2111, Miss = 642, Miss_rate = 0.304, Pending_hits = 205, Reservation_fails = 965
L2_cache_bank[7]: Access = 2022, Miss = 646, Miss_rate = 0.319, Pending_hits = 237, Reservation_fails = 455
L2_cache_bank[8]: Access = 2130, Miss = 664, Miss_rate = 0.312, Pending_hits = 154, Reservation_fails = 900
L2_cache_bank[9]: Access = 2020, Miss = 643, Miss_rate = 0.318, Pending_hits = 172, Reservation_fails = 957
L2_cache_bank[10]: Access = 2231, Miss = 661, Miss_rate = 0.296, Pending_hits = 162, Reservation_fails = 863
L2_cache_bank[11]: Access = 1886, Miss = 658, Miss_rate = 0.349, Pending_hits = 145, Reservation_fails = 792
L2_total_cache_accesses = 24842
L2_total_cache_misses = 7920
L2_total_cache_miss_rate = 0.3188
L2_total_cache_pending_hits = 1950
L2_total_cache_reservation_fails = 9808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 539
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 91
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1499
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 389
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 113
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 434
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 324
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4784
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 356
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7743
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=75331
icnt_total_pkts_simt_to_mem=60506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.54039
	minimum = 6
	maximum = 45
Network latency average = 8.8522
	minimum = 6
	maximum = 34
Slowest packet = 44428
Flit latency average = 7.22757
	minimum = 6
	maximum = 34
Slowest flit = 122084
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0132172
	minimum = 0.00534682 (at node 10)
	maximum = 0.0219653 (at node 20)
Accepted packet rate average = 0.0132172
	minimum = 0.00527457 (at node 10)
	maximum = 0.0221098 (at node 20)
Injected flit rate average = 0.036831
	minimum = 0.00736994 (at node 10)
	maximum = 0.0742052 (at node 25)
Accepted flit rate average= 0.036831
	minimum = 0.0199422 (at node 15)
	maximum = 0.0645231 (at node 4)
Injected packet length average = 2.7866
Accepted packet length average = 2.7866
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.564 (6 samples)
	minimum = 6 (6 samples)
	maximum = 233.167 (6 samples)
Network latency average = 14.5541 (6 samples)
	minimum = 6 (6 samples)
	maximum = 211.167 (6 samples)
Flit latency average = 13.7355 (6 samples)
	minimum = 6 (6 samples)
	maximum = 208.333 (6 samples)
Fragmentation average = 0.194266 (6 samples)
	minimum = 0 (6 samples)
	maximum = 131.833 (6 samples)
Injected packet rate average = 0.0182927 (6 samples)
	minimum = 0.0115834 (6 samples)
	maximum = 0.0252236 (6 samples)
Accepted packet rate average = 0.0182927 (6 samples)
	minimum = 0.0115324 (6 samples)
	maximum = 0.025066 (6 samples)
Injected flit rate average = 0.0516763 (6 samples)
	minimum = 0.0256169 (6 samples)
	maximum = 0.0842607 (6 samples)
Accepted flit rate average = 0.0516763 (6 samples)
	minimum = 0.029799 (6 samples)
	maximum = 0.0878422 (6 samples)
Injected packet size average = 2.82497 (6 samples)
Accepted packet size average = 2.82497 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 182705 (inst/sec)
gpgpu_simulation_rate = 2297 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
 sliding steps = 1 , gx = 1 , gy = 6 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (1,6,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,105707)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,105707)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,105707)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,105707)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,105707)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,105707)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,2,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 109207  inst.: 8469302 (ipc=18.5) sim_rate=180197 (inst/sec) elapsed = 0:0:00:47 / Wed Feb 11 18:15:08 2015
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9491,105707), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 115207  inst.: 8607796 (ipc=21.4) sim_rate=179329 (inst/sec) elapsed = 0:0:00:48 / Wed Feb 11 18:15:09 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9583,105707), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9631,105707), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9657,105707), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10429,105707), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12440,105707), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 11.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 12441
gpu_sim_insn = 212636
gpu_ipc =      17.0916
gpu_tot_sim_cycle = 118148
gpu_tot_sim_insn = 8617090
gpu_tot_ipc =      72.9347
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28446
gpu_stall_icnt2sh    = 20932
gpu_total_sim_rate=179522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 163585
	L1I_total_cache_misses = 17443
	L1I_total_cache_miss_rate = 0.1066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15881
L1D_cache:
	L1D_cache_core[0]: Access = 1828, Miss = 1264, Miss_rate = 0.691, Pending_hits = 8, Reservation_fails = 7865
	L1D_cache_core[1]: Access = 1871, Miss = 1338, Miss_rate = 0.715, Pending_hits = 8, Reservation_fails = 8713
	L1D_cache_core[2]: Access = 2005, Miss = 1335, Miss_rate = 0.666, Pending_hits = 29, Reservation_fails = 7721
	L1D_cache_core[3]: Access = 1898, Miss = 1308, Miss_rate = 0.689, Pending_hits = 11, Reservation_fails = 6211
	L1D_cache_core[4]: Access = 1961, Miss = 1385, Miss_rate = 0.706, Pending_hits = 14, Reservation_fails = 6525
	L1D_cache_core[5]: Access = 2125, Miss = 1438, Miss_rate = 0.677, Pending_hits = 23, Reservation_fails = 6415
	L1D_cache_core[6]: Access = 1830, Miss = 1248, Miss_rate = 0.682, Pending_hits = 8, Reservation_fails = 7825
	L1D_cache_core[7]: Access = 1841, Miss = 1294, Miss_rate = 0.703, Pending_hits = 8, Reservation_fails = 6559
	L1D_cache_core[8]: Access = 2005, Miss = 1327, Miss_rate = 0.662, Pending_hits = 29, Reservation_fails = 7631
	L1D_cache_core[9]: Access = 1926, Miss = 1352, Miss_rate = 0.702, Pending_hits = 13, Reservation_fails = 6892
	L1D_cache_core[10]: Access = 1887, Miss = 1316, Miss_rate = 0.697, Pending_hits = 14, Reservation_fails = 7212
	L1D_cache_core[11]: Access = 2079, Miss = 1378, Miss_rate = 0.663, Pending_hits = 17, Reservation_fails = 6416
	L1D_cache_core[12]: Access = 1640, Miss = 1153, Miss_rate = 0.703, Pending_hits = 6, Reservation_fails = 6866
	L1D_cache_core[13]: Access = 1666, Miss = 1198, Miss_rate = 0.719, Pending_hits = 6, Reservation_fails = 7716
	L1D_cache_core[14]: Access = 1742, Miss = 1167, Miss_rate = 0.670, Pending_hits = 15, Reservation_fails = 7066
	L1D_total_cache_accesses = 28304
	L1D_total_cache_misses = 19501
	L1D_total_cache_miss_rate = 0.6890
	L1D_total_cache_pending_hits = 209
	L1D_total_cache_reservation_fails = 107633
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7406
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 482
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 666
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 2781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97356
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1225
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 574
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 90
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146142
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17443
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15881
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4554, 3853, 3103, 2993, 1247, 1205, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 9185792
gpgpu_n_tot_w_icount = 287056
gpgpu_n_stall_shd_mem = 137869
gpgpu_n_mem_read_local = 666
gpgpu_n_mem_write_local = 583
gpgpu_n_mem_read_global = 6874
gpgpu_n_mem_write_global = 11736
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 323968
gpgpu_n_store_insn = 259536
gpgpu_n_shmem_insn = 1016324
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20296
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117573
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:109845	W0_Idle:1335686	W0_Scoreboard:795055	W1:264	W2:4888	W3:78	W4:712	W5:0	W6:0	W7:0	W8:48	W9:0	W10:0	W11:0	W12:0	W13:1764	W14:0	W15:0	W16:4652	W17:0	W18:0	W19:116	W20:288	W21:0	W22:0	W23:0	W24:1950	W25:0	W26:0	W27:0	W28:1764	W29:104	W30:1764	W31:198	W32:268466
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54992 {8:6874,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1130080 {40:3968,72:624,136:6812,}
traffic_breakdown_coretomem[INST_ACC_R] = 44576 {8:5572,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 45152 {136:332,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 5328 {8:666,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 79288 {136:583,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 934864 {136:6874,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 91232 {8:11404,}
traffic_breakdown_memtocore[INST_ACC_R] = 757792 {136:5572,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 90576 {136:666,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4664 {8:583,}
maxmrqlatency = 510 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 385 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 118147 
mrq_lat_table:4359 	456 	442 	1119 	2490 	2248 	2673 	2245 	402 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8935 	5526 	4299 	767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12827 	2543 	1776 	3460 	2258 	2317 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2858 	3208 	1351 	123 	0 	0 	0 	21 	1222 	2213 	172 	2957 	1175 	4227 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	157 	28 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        44        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        44        40        64        64        64        64        64        64        64        64        48        48        64        64 
dram[4]:        64        64        44        40        64        64        64        64        64        64        64        64        64        50        64        64 
dram[5]:        64        64        44        40        64        64        64        64        64        64        64        64        64        48        64        64 
maximum service time to same row:
dram[0]:     13429      9377      9687      8567     10376     10416     10981     11578     10811     10934     11436     10826     11153     10499      9231      9800 
dram[1]:      8874     10265      8545      9010     10543     10594     10997     11931     10934     11304     12301     10804     10600     11215      9556     10279 
dram[2]:      8579      9134      9062      8294     10372     10753     11772     12176     11398     11499     10579     11435     10286     10272      7724     10653 
dram[3]:      8956      9078      9207      8500      6335      6764     11826     12773     11604     12239     10699     11050      9675      9014      7622      8831 
dram[4]:      8900      8286      8366      8664      7012      9109     10962     12640     11447     12583     10496     10807     10099      9698      8683      8532 
dram[5]:      9381     14100      8325      9129      7235      9581     11043     13177     10797     12357     10591     11492     10345      9252      8926      8656 
average row accesses per activate:
dram[0]:  9.052631 10.647058  8.277778  7.190476  6.470588  7.411765  5.419355  6.740741  7.210526 10.692307  6.666667  5.789474  7.250000  8.562500  9.120000  7.413793 
dram[1]:  7.041667  9.578947 10.666667  7.086957  5.636364  6.888889  5.037037  4.750000  4.931035  9.357142  3.913043  3.734694  6.280000  7.875000  6.838710  5.675676 
dram[2]:  7.560000  9.800000  7.333333  7.583333  6.200000  8.000000  6.857143  6.666667  7.900000  7.705883  5.698113  6.500000  7.173913  9.666667  7.888889  9.000000 
dram[3]:  9.150000  8.666667  8.526316  6.000000  6.421052  7.500000  7.181818  5.757576  7.388889  6.380952  6.685714  5.297873  6.409091  7.368421  7.900000  8.448276 
dram[4]:  9.400000  8.761905  6.720000  7.000000  5.500000  6.647059  5.031250  4.219512  7.111111  7.125000  4.423077  4.897959  8.352942  6.363636  9.153846  8.392858 
dram[5]:  9.285714  9.200000  8.421053  7.500000  7.055555  7.133333  6.000000  5.354839  7.666667  6.944445  5.609756  5.111111  6.333333  7.400000  6.090909  7.062500 
average row locality = 16434/2419 = 6.793716
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       107       112        89        91        55        62        73        78        62        67        87        83        67        62        97       101 
dram[1]:       107       110        95        95        62        63        67        79        69        64        83        83        72        59        98       101 
dram[2]:       115       120       103       105        62        65        90        77        73        63       122        83        72        67       127       102 
dram[3]:       114       111        94        95        61        56        69        84        61        58        83        88        63        63       102       101 
dram[4]:       115       113       100        98        56        57        79        82        63        57        89        86        66        62       102        99 
dram[5]:       120       114        94        98        65        52        80        80        65        59        84        94        59        68        98       103 
total reads: 8006
bank skew: 127/52 = 2.44
chip skew: 1446/1293 = 1.12
number of total write accesses:
dram[0]:        65        69        60        60        55        64        95       104        75        72       153       137        78        75       131       114 
dram[1]:        62        72        65        68        62        61        69        73        74        67        97       100        85        67       114       109 
dram[2]:        74        76        73        77        62        63       102        83        85        68       180       112        93        78       157       114 
dram[3]:        69        71        68        73        61        64        89       106        72        76       151       161        78        77       135       144 
dram[4]:        73        71        68        70        54        56        82        91        65        57       141       154        76        78       136       136 
dram[5]:        75        70        66        67        62        55        94        86        73        66       146       136        74        80       103       123 
total reads: 8428
bank skew: 180/54 = 3.33
chip skew: 1497/1245 = 1.20
average mf latency per bank:
dram[0]:        383       413       446       530       472       526       381       461       401       432       419       553       413       467       459       591
dram[1]:        356       403       426       511       444       529       397       458       343       432       443       527       357       482       425       531
dram[2]:        393       457       505       490       475       593       367       412       382       421       382       495       387       395       460       530
dram[3]:        388       396       494       458       494       515       520       367       438       394       622       413       424       403       542       523
dram[4]:        415       404       485       509       529       528       532       435       500       467       587       434       490       451       572       473
dram[5]:        364       372       485       436       464       471       444       374       426       405       514       423       464       374       576       444
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1284      1154
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1310      1146      1139      1178      1308      1059
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1306      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155950 n_nop=150200 n_act=363 n_pre=347 n_req=2700 n_rd=2586 n_write=2454 bw_util=0.06464
n_activity=25046 dram_eff=0.4025
bk0: 214a 152035i bk1: 224a 151301i bk2: 178a 152241i bk3: 182a 151999i bk4: 110a 152763i bk5: 124a 152535i bk6: 146a 151364i bk7: 156a 151092i bk8: 124a 152182i bk9: 134a 152564i bk10: 174a 150517i bk11: 166a 150722i bk12: 134a 151287i bk13: 124a 151410i bk14: 194a 150230i bk15: 202a 150211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.34894
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155950 n_nop=150330 n_act=427 n_pre=411 n_req=2552 n_rd=2614 n_write=2168 bw_util=0.06133
n_activity=25387 dram_eff=0.3767
bk0: 214a 152378i bk1: 220a 151504i bk2: 190a 151832i bk3: 190a 151589i bk4: 124a 152613i bk5: 126a 152486i bk6: 134a 152076i bk7: 158a 151289i bk8: 138a 152548i bk9: 128a 152541i bk10: 166a 151060i bk11: 166a 151003i bk12: 144a 151275i bk13: 118a 151824i bk14: 196a 150196i bk15: 202a 150182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.990446
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155950 n_nop=149697 n_act=399 n_pre=383 n_req=2943 n_rd=2892 n_write=2579 bw_util=0.07016
n_activity=28695 dram_eff=0.3813
bk0: 230a 151992i bk1: 240a 151368i bk2: 206a 151623i bk3: 210a 151082i bk4: 124a 152375i bk5: 130a 152517i bk6: 180a 150981i bk7: 154a 151403i bk8: 146a 151928i bk9: 126a 152356i bk10: 244a 148710i bk11: 166a 150627i bk12: 144a 151063i bk13: 134a 151301i bk14: 254a 149395i bk15: 204a 150285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.53738
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155950 n_nop=149978 n_act=399 n_pre=383 n_req=2798 n_rd=2606 n_write=2584 bw_util=0.06656
n_activity=25960 dram_eff=0.3998
bk0: 228a 151593i bk1: 222a 151561i bk2: 188a 151735i bk3: 190a 151504i bk4: 122a 152313i bk5: 112a 152455i bk6: 138a 151522i bk7: 168a 150965i bk8: 122a 152411i bk9: 116a 152271i bk10: 166a 150160i bk11: 176a 149873i bk12: 126a 151341i bk13: 126a 151301i bk14: 204a 149798i bk15: 202a 149754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.43782
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80053080, atomic=0 1 entries : 0x7fbc80b9a6b0 :  mf: uid=324157, sid11:w00, part=4, addr=0x800530a0, load , size=32, unknown  status = IN_PARTITION_DRAM (118145), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155950 n_nop=149987 n_act=428 n_pre=412 n_req=2732 n_rd=2648 n_write=2475 bw_util=0.0657
n_activity=26880 dram_eff=0.3812
bk0: 230a 151359i bk1: 226a 151405i bk2: 200a 151866i bk3: 196a 151542i bk4: 112a 152556i bk5: 114a 152684i bk6: 158a 151230i bk7: 164a 151237i bk8: 126a 152406i bk9: 114a 152449i bk10: 178a 150430i bk11: 172a 150131i bk12: 132a 151408i bk13: 124a 151398i bk14: 204a 150099i bk15: 198a 150077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.29813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155950 n_nop=150048 n_act=403 n_pre=387 n_req=2709 n_rd=2666 n_write=2446 bw_util=0.06556
n_activity=25807 dram_eff=0.3962
bk0: 240a 151652i bk1: 228a 151627i bk2: 188a 151938i bk3: 196a 151483i bk4: 130a 152441i bk5: 104a 152686i bk6: 160a 151119i bk7: 160a 151336i bk8: 130a 152090i bk9: 118a 152229i bk10: 168a 150163i bk11: 188a 150121i bk12: 118a 151196i bk13: 136a 150974i bk14: 196a 149919i bk15: 206a 149721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.2559

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1943, Miss = 637, Miss_rate = 0.328, Pending_hits = 196, Reservation_fails = 711
L2_cache_bank[1]: Access = 2266, Miss = 656, Miss_rate = 0.289, Pending_hits = 169, Reservation_fails = 857
L2_cache_bank[2]: Access = 1975, Miss = 653, Miss_rate = 0.331, Pending_hits = 98, Reservation_fails = 841
L2_cache_bank[3]: Access = 2202, Miss = 654, Miss_rate = 0.297, Pending_hits = 92, Reservation_fails = 755
L2_cache_bank[4]: Access = 2058, Miss = 764, Miss_rate = 0.371, Pending_hits = 204, Reservation_fails = 1023
L2_cache_bank[5]: Access = 2307, Miss = 682, Miss_rate = 0.296, Pending_hits = 120, Reservation_fails = 689
L2_cache_bank[6]: Access = 2152, Miss = 647, Miss_rate = 0.301, Pending_hits = 205, Reservation_fails = 965
L2_cache_bank[7]: Access = 2063, Miss = 656, Miss_rate = 0.318, Pending_hits = 239, Reservation_fails = 455
L2_cache_bank[8]: Access = 2181, Miss = 670, Miss_rate = 0.307, Pending_hits = 154, Reservation_fails = 900
L2_cache_bank[9]: Access = 2064, Miss = 654, Miss_rate = 0.317, Pending_hits = 174, Reservation_fails = 957
L2_cache_bank[10]: Access = 2287, Miss = 665, Miss_rate = 0.291, Pending_hits = 162, Reservation_fails = 863
L2_cache_bank[11]: Access = 1933, Miss = 668, Miss_rate = 0.346, Pending_hits = 145, Reservation_fails = 792
L2_total_cache_accesses = 25431
L2_total_cache_misses = 8006
L2_total_cache_miss_rate = 0.3148
L2_total_cache_pending_hits = 1958
L2_total_cache_reservation_fails = 9808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 563
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3553
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1499
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 389
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 123
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 452
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 329
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 356
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7743
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=77547
icnt_total_pkts_simt_to_mem=61555
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74339
	minimum = 6
	maximum = 23
Network latency average = 8.28645
	minimum = 6
	maximum = 22
Slowest packet = 49474
Flit latency average = 6.54395
	minimum = 6
	maximum = 18
Slowest flit = 136174
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00349204
	minimum = 0 (at node 0)
	maximum = 0.00900249 (at node 11)
Accepted packet rate average = 0.00349204
	minimum = 0 (at node 0)
	maximum = 0.00884173 (at node 11)
Injected flit rate average = 0.00971995
	minimum = 0 (at node 0)
	maximum = 0.0179246 (at node 25)
Accepted flit rate average= 0.00971995
	minimum = 0 (at node 0)
	maximum = 0.0339201 (at node 11)
Injected packet length average = 2.78346
Accepted packet length average = 2.78346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1611 (7 samples)
	minimum = 6 (7 samples)
	maximum = 203.143 (7 samples)
Network latency average = 13.6587 (7 samples)
	minimum = 6 (7 samples)
	maximum = 184.143 (7 samples)
Flit latency average = 12.7081 (7 samples)
	minimum = 6 (7 samples)
	maximum = 181.143 (7 samples)
Fragmentation average = 0.166514 (7 samples)
	minimum = 0 (7 samples)
	maximum = 113 (7 samples)
Injected packet rate average = 0.0161783 (7 samples)
	minimum = 0.00992862 (7 samples)
	maximum = 0.0229063 (7 samples)
Accepted packet rate average = 0.0161783 (7 samples)
	minimum = 0.00988495 (7 samples)
	maximum = 0.0227483 (7 samples)
Injected flit rate average = 0.0456825 (7 samples)
	minimum = 0.0219573 (7 samples)
	maximum = 0.0747841 (7 samples)
Accepted flit rate average = 0.0456825 (7 samples)
	minimum = 0.025542 (7 samples)
	maximum = 0.0801391 (7 samples)
Injected packet size average = 2.82369 (7 samples)
Accepted packet size average = 2.82369 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 179522 (inst/sec)
gpgpu_simulation_rate = 2461 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
*** 3 stages of 2D forward DWT:

 sliding steps = 2 , gx = 3 , gy = 12 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (3,12,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,118148)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,118148)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,118148)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,118148)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,118148)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,118148)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,118148)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,118148)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(2,11,0) tid=(19,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 119648  inst.: 8774366 (ipc=104.9) sim_rate=179068 (inst/sec) elapsed = 0:0:00:49 / Wed Feb 11 18:15:10 2015
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(0,8,0) tid=(4,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(2,11,0) tid=(4,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,7,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 121648  inst.: 9056548 (ipc=125.6) sim_rate=181130 (inst/sec) elapsed = 0:0:00:50 / Wed Feb 11 18:15:11 2015
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,1,0) tid=(42,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,7,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 124148  inst.: 9392580 (ipc=129.2) sim_rate=184168 (inst/sec) elapsed = 0:0:00:51 / Wed Feb 11 18:15:12 2015
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,11,0) tid=(42,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,2,0) tid=(42,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,3,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 126148  inst.: 9688486 (ipc=133.9) sim_rate=186317 (inst/sec) elapsed = 0:0:00:52 / Wed Feb 11 18:15:13 2015
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,11,0) tid=(22,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1,6,0) tid=(32,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 128148  inst.: 9942228 (ipc=132.5) sim_rate=187589 (inst/sec) elapsed = 0:0:00:53 / Wed Feb 11 18:15:14 2015
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 130148  inst.: 10159222 (ipc=128.5) sim_rate=188133 (inst/sec) elapsed = 0:0:00:54 / Wed Feb 11 18:15:15 2015
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,9,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 132148  inst.: 10460644 (ipc=131.7) sim_rate=190193 (inst/sec) elapsed = 0:0:00:55 / Wed Feb 11 18:15:16 2015
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,2,0) tid=(34,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1,1,0) tid=(48,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(2,8,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 134648  inst.: 10817562 (ipc=133.4) sim_rate=193170 (inst/sec) elapsed = 0:0:00:56 / Wed Feb 11 18:15:17 2015
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(2,3,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18382,118148), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18440,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18442,118148), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 136648  inst.: 11078346 (ipc=133.0) sim_rate=194356 (inst/sec) elapsed = 0:0:00:57 / Wed Feb 11 18:15:18 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18516,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18600,118148), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18603,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18626,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18639,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18676,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18684,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18699,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18774,118148), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18797,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18855,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18883,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18892,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18974,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18976,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18989,118148), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18992,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19016,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19038,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19109,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19109,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19124,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19140,118148), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19155,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19162,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19192,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19208,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19216,118148), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19319,118148), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19343,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 143148  inst.: 11178876 (ipc=102.5) sim_rate=192739 (inst/sec) elapsed = 0:0:00:58 / Wed Feb 11 18:15:19 2015
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,11,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26291,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26421,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26730,118148), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 0.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 26731
gpu_sim_insn = 2581210
gpu_ipc =      96.5624
gpu_tot_sim_cycle = 144879
gpu_tot_sim_insn = 11198300
gpu_tot_ipc =      77.2942
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28642
gpu_stall_icnt2sh    = 24405
gpu_total_sim_rate=193074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 211776
	L1I_total_cache_misses = 22633
	L1I_total_cache_miss_rate = 0.1069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16133
L1D_cache:
	L1D_cache_core[0]: Access = 2560, Miss = 1761, Miss_rate = 0.688, Pending_hits = 11, Reservation_fails = 8651
	L1D_cache_core[1]: Access = 2612, Miss = 1855, Miss_rate = 0.710, Pending_hits = 11, Reservation_fails = 9087
	L1D_cache_core[2]: Access = 2814, Miss = 1841, Miss_rate = 0.654, Pending_hits = 30, Reservation_fails = 8559
	L1D_cache_core[3]: Access = 2358, Miss = 1620, Miss_rate = 0.687, Pending_hits = 11, Reservation_fails = 6915
	L1D_cache_core[4]: Access = 2427, Miss = 1706, Miss_rate = 0.703, Pending_hits = 14, Reservation_fails = 7193
	L1D_cache_core[5]: Access = 2643, Miss = 1757, Miss_rate = 0.665, Pending_hits = 25, Reservation_fails = 7310
	L1D_cache_core[6]: Access = 2290, Miss = 1559, Miss_rate = 0.681, Pending_hits = 8, Reservation_fails = 8647
	L1D_cache_core[7]: Access = 2307, Miss = 1612, Miss_rate = 0.699, Pending_hits = 8, Reservation_fails = 7487
	L1D_cache_core[8]: Access = 2523, Miss = 1641, Miss_rate = 0.650, Pending_hits = 32, Reservation_fails = 8347
	L1D_cache_core[9]: Access = 2386, Miss = 1667, Miss_rate = 0.699, Pending_hits = 13, Reservation_fails = 7848
	L1D_cache_core[10]: Access = 2353, Miss = 1645, Miss_rate = 0.699, Pending_hits = 14, Reservation_fails = 8074
	L1D_cache_core[11]: Access = 2597, Miss = 1697, Miss_rate = 0.653, Pending_hits = 21, Reservation_fails = 7168
	L1D_cache_core[12]: Access = 2330, Miss = 1616, Miss_rate = 0.694, Pending_hits = 6, Reservation_fails = 8495
	L1D_cache_core[13]: Access = 2365, Miss = 1686, Miss_rate = 0.713, Pending_hits = 6, Reservation_fails = 8418
	L1D_cache_core[14]: Access = 2519, Miss = 1664, Miss_rate = 0.661, Pending_hits = 32, Reservation_fails = 8595
	L1D_total_cache_accesses = 37084
	L1D_total_cache_misses = 25327
	L1D_total_cache_miss_rate = 0.6830
	L1D_total_cache_pending_hits = 242
	L1D_total_cache_reservation_fails = 120794
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7530
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 724
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 816
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 3295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109825
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1681
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 682
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 144
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 189143
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22633
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16133
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
5725, 4982, 4274, 4122, 2695, 2611, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 11891104
gpgpu_n_tot_w_icount = 371597
gpgpu_n_stall_shd_mem = 162174
gpgpu_n_mem_read_local = 816
gpgpu_n_mem_write_local = 691
gpgpu_n_mem_read_global = 9178
gpgpu_n_mem_write_global = 15208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 424064
gpgpu_n_store_insn = 314448
gpgpu_n_shmem_insn = 1366776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 27504
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134670
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:121342	W0_Idle:1631059	W0_Scoreboard:1017194	W1:316	W2:6702	W3:78	W4:917	W5:0	W6:0	W7:0	W8:48	W9:0	W10:0	W11:0	W12:0	W13:1764	W14:0	W15:0	W16:4652	W17:0	W18:0	W19:116	W20:288	W21:0	W22:0	W23:0	W24:1950	W25:0	W26:0	W27:0	W28:2352	W29:104	W30:2646	W31:237	W32:349427
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73424 {8:9178,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1408096 {40:5696,72:624,136:8348,}
traffic_breakdown_coretomem[INST_ACC_R] = 55696 {8:6962,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 73440 {136:540,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 6528 {8:816,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 93976 {136:691,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1248208 {136:9178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 117344 {8:14668,}
traffic_breakdown_memtocore[INST_ACC_R] = 946832 {136:6962,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 110976 {136:816,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 5528 {8:691,}
maxmrqlatency = 510 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 357 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 144878 
mrq_lat_table:5733 	577 	512 	1394 	3109 	2688 	3032 	2618 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12047 	7943 	4595 	768 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16571 	3371 	2536 	4756 	2923 	2448 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3920 	4192 	1697 	185 	0 	0 	0 	21 	1222 	2213 	172 	2957 	1175 	5822 	1777 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	194 	40 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        44        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        44        40        64        64        64        64        64        64        64        64        48        48        64        64 
dram[4]:        64        64        44        40        64        64        64        64        64        64        64        64        64        50        64        64 
dram[5]:        64        64        44        40        64        64        64        64        64        64        64        64        64        48        64        64 
maximum service time to same row:
dram[0]:     13429      9377      9687      8567     10376     10416     10981     11578     10811     10934     11436     10826     11153     10499      9231      9800 
dram[1]:      8900     10265      8545      9010     10543     10594     10997     11931     10934     11304     12301     10804     10600     11215      9556     10279 
dram[2]:      8579      9134      9062      8294     10372     10753     11772     12176     11398     11499     10579     11435     10286     10272      7724     10653 
dram[3]:      8956      9078      9207      8500      6335      6764     11826     12773     11604     12239     10699     11050      9675      9014      7622      8831 
dram[4]:      8900      8286      8366      8664      8759      9109     10962     12640     11447     12583     10496     10807     10099      9698      8683      8532 
dram[5]:      9381     14100      8325     12599      7235      9581     11043     14293     10797     12357     10591     11492     10345      9252      8926      8656 
average row accesses per activate:
dram[0]:  7.250000  7.750000  7.947369  6.869565  5.038462  5.840000  5.500000  6.161290  6.772727  7.380952  5.442307  4.800000  4.510204  6.323529  6.295455  4.426229 
dram[1]:  5.850000  6.153846  9.333333  7.083333  4.352941  5.214286  4.285714  4.230769  4.870968  6.478261  3.910714  3.432836  4.017544  4.117647  5.265306  4.111111 
dram[2]:  5.254237  7.515152  6.129032  7.148148  4.656250  5.846154  6.483871  6.720000  5.531250  5.840000  5.813560  5.041667  5.185185  6.171429  5.661539  5.307693 
dram[3]:  6.783784  6.375000  7.000000  5.531250  5.142857  5.222222  6.178571  5.378378  6.500000  5.285714  5.693878  4.915254  5.441861  5.088889  5.407407  5.900000 
dram[4]:  6.692307  6.526316  5.866667  6.692307  4.448276  4.821429  4.666667  3.854167  6.173913  6.095238  4.123077  4.596774  5.285714  4.367347  5.596154  5.529412 
dram[5]:  7.333333  6.837838  7.304348  6.769231  5.653846  4.961538  5.606061  4.942857  5.962963  5.560000  5.132075  4.292308  4.600000  4.307693  4.344828  6.130435 
average row locality = 20096/3702 = 5.428417
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       134        90        94        63        71        77        82        70        74       118       115       103        98       124       126 
dram[1]:       132       134        98        97        72        72        73        84        75        70       112       115       107       100       125       127 
dram[2]:       164       143       107       110        70        75        94        81        81        72       157       116       123       104       172       130 
dram[3]:       134       137        99        98        71        65        76        88        67        65       115       119        99        98       128       127 
dram[4]:       139       134       102       101        64        66        82        86        69        67       119       119       101        95       132       124 
dram[5]:       143       139        97       103        74        61        85        83        75        65       116       126        99       105       122       133 
total reads: 9771
bank skew: 172/61 = 2.82
chip skew: 1799/1567 = 1.15
number of total write accesses:
dram[0]:       104       114        61        64        68        75        99       109        79        81       165       149       118       117       153       144 
dram[1]:       102       106        70        73        76        74        77        81        76        79       107       115       122       110       133       132 
dram[2]:       146       105        83        83        79        77       107        87        96        74       186       126       157       112       196       146 
dram[3]:       117       118        76        79        73        76        97       111        76        83       164       171       135       131       164       168 
dram[4]:       122       114        74        73        65        69        86        99        73        61       149       166       121       119       159       158 
dram[5]:       121       114        71        73        73        68       100        90        86        74       156       153       108       119       130       149 
total reads: 10325
bank skew: 196/61 = 3.21
chip skew: 1860/1533 = 1.21
average mf latency per bank:
dram[0]:        404       447       450       520       434       486       381       455       403       432       409       535       421       493       458       553
dram[1]:        377       436       417       510       404       487       388       438       354       420       422       495       369       462       420       511
dram[2]:        375       466       489       477       430       532       371       407       368       420       383       468       372       426       421       484
dram[3]:        450       402       472       450       447       479       499       367       453       402       587       417       465       437       526       510
dram[4]:        458       427       480       506       487       477       528       419       488       468       561       420       501       472       544       467
dram[5]:        436       390       473       428       437       437       430       379       405       401       495       399       490       389       549       422
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1284      1154
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1310      1146      1139      1178      1308      1059
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1306      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191234 n_nop=184069 n_act=558 n_pre=542 n_req=3267 n_rd=3134 n_write=2931 bw_util=0.06343
n_activity=31555 dram_eff=0.3844
bk0: 256a 185938i bk1: 268a 185114i bk2: 180a 187392i bk3: 188a 187075i bk4: 126a 187475i bk5: 142a 187346i bk6: 154a 186521i bk7: 164a 186204i bk8: 140a 187354i bk9: 148a 187451i bk10: 236a 185135i bk11: 230a 185208i bk12: 206a 184739i bk13: 196a 185186i bk14: 248a 184480i bk15: 252a 183929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.25641
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191234 n_nop=184109 n_act=654 n_pre=638 n_req=3126 n_rd=3186 n_write=2647 bw_util=0.061
n_activity=32545 dram_eff=0.3585
bk0: 264a 186318i bk1: 268a 185508i bk2: 196a 186895i bk3: 194a 186715i bk4: 144a 187335i bk5: 144a 187266i bk6: 146a 187017i bk7: 168a 186323i bk8: 150a 187719i bk9: 140a 187496i bk10: 224a 185876i bk11: 230a 185476i bk12: 214a 184911i bk13: 200a 185177i bk14: 250a 184479i bk15: 254a 184234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x802cee80, atomic=0 1 entries : 0x7fbc81cd4090 :  mf: uid=396641, sid00:w04, part=2, addr=0x802cee80, load , size=128, unknown  status = IN_PARTITION_DRAM (144876), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191234 n_nop=183209 n_act=634 n_pre=618 n_req=3659 n_rd=3598 n_write=3175 bw_util=0.07083
n_activity=36896 dram_eff=0.3671
bk0: 328a 184538i bk1: 286a 185398i bk2: 214a 186484i bk3: 220a 186035i bk4: 140a 187055i bk5: 150a 187277i bk6: 188a 186079i bk7: 162a 186589i bk8: 162a 186763i bk9: 144a 187370i bk10: 314a 183586i bk11: 232a 185098i bk12: 246a 183985i bk13: 208a 185123i bk14: 344a 182757i bk15: 260a 184099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.49123
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191234 n_nop=183725 n_act=604 n_pre=588 n_req=3425 n_rd=3172 n_write=3145 bw_util=0.06607
n_activity=33623 dram_eff=0.3758
bk0: 268a 185548i bk1: 274a 185329i bk2: 198a 186643i bk3: 196a 186501i bk4: 142a 187116i bk5: 130a 187184i bk6: 152a 186523i bk7: 176a 186070i bk8: 134a 187518i bk9: 130a 187328i bk10: 230a 184771i bk11: 238a 184587i bk12: 198a 185039i bk13: 196a 184735i bk14: 256a 183874i bk15: 254a 183930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.36874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191234 n_nop=183795 n_act=639 n_pre=623 n_req=3308 n_rd=3200 n_write=2977 bw_util=0.0646
n_activity=34171 dram_eff=0.3615
bk0: 278a 185088i bk1: 268a 185242i bk2: 204a 186903i bk3: 202a 186661i bk4: 128a 187396i bk5: 132a 187493i bk6: 164a 186369i bk7: 172a 186201i bk8: 138a 187458i bk9: 134a 187539i bk10: 238a 185042i bk11: 238a 184794i bk12: 202a 185243i bk13: 190a 185126i bk14: 264a 184089i bk15: 248a 184177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.20892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191234 n_nop=183799 n_act=613 n_pre=597 n_req=3311 n_rd=3252 n_write=2973 bw_util=0.0651
n_activity=33225 dram_eff=0.3747
bk0: 286a 185527i bk1: 278a 185374i bk2: 194a 186959i bk3: 206a 186544i bk4: 148a 187247i bk5: 122a 187390i bk6: 170a 186213i bk7: 166a 186470i bk8: 150a 186888i bk9: 130a 187245i bk10: 232a 184705i bk11: 252a 184542i bk12: 198a 185094i bk13: 210a 184548i bk14: 244a 183945i bk15: 266a 183831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.17514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2525, Miss = 773, Miss_rate = 0.306, Pending_hits = 227, Reservation_fails = 711
L2_cache_bank[1]: Access = 2959, Miss = 794, Miss_rate = 0.268, Pending_hits = 215, Reservation_fails = 857
L2_cache_bank[2]: Access = 2533, Miss = 794, Miss_rate = 0.313, Pending_hits = 121, Reservation_fails = 841
L2_cache_bank[3]: Access = 2836, Miss = 799, Miss_rate = 0.282, Pending_hits = 113, Reservation_fails = 755
L2_cache_bank[4]: Access = 2653, Miss = 968, Miss_rate = 0.365, Pending_hits = 263, Reservation_fails = 1023
L2_cache_bank[5]: Access = 2904, Miss = 831, Miss_rate = 0.286, Pending_hits = 139, Reservation_fails = 689
L2_cache_bank[6]: Access = 2803, Miss = 789, Miss_rate = 0.281, Pending_hits = 273, Reservation_fails = 965
L2_cache_bank[7]: Access = 2714, Miss = 797, Miss_rate = 0.294, Pending_hits = 291, Reservation_fails = 455
L2_cache_bank[8]: Access = 2799, Miss = 808, Miss_rate = 0.289, Pending_hits = 196, Reservation_fails = 900
L2_cache_bank[9]: Access = 2681, Miss = 792, Miss_rate = 0.295, Pending_hits = 211, Reservation_fails = 957
L2_cache_bank[10]: Access = 2932, Miss = 811, Miss_rate = 0.277, Pending_hits = 194, Reservation_fails = 863
L2_cache_bank[11]: Access = 2516, Miss = 815, Miss_rate = 0.324, Pending_hits = 175, Reservation_fails = 792
L2_total_cache_accesses = 32855
L2_total_cache_misses = 9771
L2_total_cache_miss_rate = 0.2974
L2_total_cache_pending_hits = 2418
L2_total_cache_reservation_fails = 9808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 709
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 99
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1955
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 389
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 189
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 494
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 532
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6457
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 356
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7743
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=100139
icnt_total_pkts_simt_to_mem=78115
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.2698
	minimum = 6
	maximum = 243
Network latency average = 14.1634
	minimum = 6
	maximum = 190
Slowest packet = 55575
Flit latency average = 13.2061
	minimum = 6
	maximum = 189
Slowest flit = 154297
Fragmentation average = 0.00737705
	minimum = 0
	maximum = 108
Injected packet rate average = 0.0202844
	minimum = 0.0148143 (at node 3)
	maximum = 0.0260372 (at node 1)
Accepted packet rate average = 0.0202844
	minimum = 0.0144028 (at node 6)
	maximum = 0.025925 (at node 16)
Injected flit rate average = 0.0542469
	minimum = 0.0300026 (at node 7)
	maximum = 0.0839475 (at node 16)
Accepted flit rate average= 0.0542469
	minimum = 0.0429838 (at node 6)
	maximum = 0.0881748 (at node 1)
Injected packet length average = 2.67432
Accepted packet length average = 2.67432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2997 (8 samples)
	minimum = 6 (8 samples)
	maximum = 208.125 (8 samples)
Network latency average = 13.7218 (8 samples)
	minimum = 6 (8 samples)
	maximum = 184.875 (8 samples)
Flit latency average = 12.7704 (8 samples)
	minimum = 6 (8 samples)
	maximum = 182.125 (8 samples)
Fragmentation average = 0.146621 (8 samples)
	minimum = 0 (8 samples)
	maximum = 112.375 (8 samples)
Injected packet rate average = 0.0166916 (8 samples)
	minimum = 0.0105393 (8 samples)
	maximum = 0.0232976 (8 samples)
Accepted packet rate average = 0.0166916 (8 samples)
	minimum = 0.0104497 (8 samples)
	maximum = 0.0231454 (8 samples)
Injected flit rate average = 0.0467531 (8 samples)
	minimum = 0.022963 (8 samples)
	maximum = 0.0759295 (8 samples)
Accepted flit rate average = 0.0467531 (8 samples)
	minimum = 0.0277222 (8 samples)
	maximum = 0.0811435 (8 samples)
Injected packet size average = 2.801 (8 samples)
Accepted packet size average = 2.801 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 193074 (inst/sec)
gpgpu_simulation_rate = 2497 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
 sliding steps = 1 , gx = 2 , gy = 12 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (2,12,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,144879)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,144879)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,144879)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,144879)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,144879)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,144879)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,144879)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,144879)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,144879)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,144879)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,10,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 146879  inst.: 11341508 (ipc=71.6) sim_rate=192228 (inst/sec) elapsed = 0:0:00:59 / Wed Feb 11 18:15:20 2015
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,10,0) tid=(22,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,7,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 149379  inst.: 11548418 (ipc=77.8) sim_rate=192473 (inst/sec) elapsed = 0:0:01:00 / Wed Feb 11 18:15:21 2015
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,5,0) tid=(56,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,10,0) tid=(56,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,7,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 151879  inst.: 11817014 (ipc=88.4) sim_rate=193721 (inst/sec) elapsed = 0:0:01:01 / Wed Feb 11 18:15:22 2015
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,2,0) tid=(58,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,9,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9207,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9543,144879), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9571,144879), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9645,144879), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9650,144879), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9654,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9677,144879), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9683,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9769,144879), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9782,144879), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 154879  inst.: 12042776 (ipc=84.4) sim_rate=194238 (inst/sec) elapsed = 0:0:01:02 / Wed Feb 11 18:15:23 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10320,144879), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10400,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,5,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10472,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10590,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10601,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10604,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10621,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10622,144879), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10651,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10722,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10747,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11213,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12587,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13821,144879), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 10.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 13822
gpu_sim_insn = 888011
gpu_ipc =      64.2462
gpu_tot_sim_cycle = 158701
gpu_tot_sim_insn = 12086311
gpu_tot_ipc =      76.1578
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28643
gpu_stall_icnt2sh    = 24783
gpu_total_sim_rate=194940

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 229662
	L1I_total_cache_misses = 24665
	L1I_total_cache_miss_rate = 0.1074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19561
L1D_cache:
	L1D_cache_core[0]: Access = 2678, Miss = 1826, Miss_rate = 0.682, Pending_hits = 11, Reservation_fails = 8651
	L1D_cache_core[1]: Access = 2704, Miss = 1884, Miss_rate = 0.697, Pending_hits = 14, Reservation_fails = 9087
	L1D_cache_core[2]: Access = 2932, Miss = 1910, Miss_rate = 0.651, Pending_hits = 30, Reservation_fails = 8559
	L1D_cache_core[3]: Access = 2568, Miss = 1723, Miss_rate = 0.671, Pending_hits = 14, Reservation_fails = 6915
	L1D_cache_core[4]: Access = 2637, Miss = 1817, Miss_rate = 0.689, Pending_hits = 17, Reservation_fails = 7193
	L1D_cache_core[5]: Access = 2853, Miss = 1865, Miss_rate = 0.654, Pending_hits = 28, Reservation_fails = 7310
	L1D_cache_core[6]: Access = 2498, Miss = 1676, Miss_rate = 0.671, Pending_hits = 11, Reservation_fails = 8647
	L1D_cache_core[7]: Access = 2517, Miss = 1729, Miss_rate = 0.687, Pending_hits = 11, Reservation_fails = 7487
	L1D_cache_core[8]: Access = 2733, Miss = 1762, Miss_rate = 0.645, Pending_hits = 35, Reservation_fails = 8347
	L1D_cache_core[9]: Access = 2596, Miss = 1770, Miss_rate = 0.682, Pending_hits = 16, Reservation_fails = 7848
	L1D_cache_core[10]: Access = 2577, Miss = 1769, Miss_rate = 0.686, Pending_hits = 17, Reservation_fails = 8074
	L1D_cache_core[11]: Access = 2823, Miss = 1828, Miss_rate = 0.648, Pending_hits = 28, Reservation_fails = 7168
	L1D_cache_core[12]: Access = 2422, Miss = 1654, Miss_rate = 0.683, Pending_hits = 7, Reservation_fails = 8495
	L1D_cache_core[13]: Access = 2483, Miss = 1763, Miss_rate = 0.710, Pending_hits = 6, Reservation_fails = 8418
	L1D_cache_core[14]: Access = 2611, Miss = 1704, Miss_rate = 0.653, Pending_hits = 35, Reservation_fails = 8595
	L1D_total_cache_accesses = 39632
	L1D_total_cache_misses = 26680
	L1D_total_cache_miss_rate = 0.6732
	L1D_total_cache_pending_hits = 280
	L1D_total_cache_reservation_fails = 120794
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7530
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 758
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 920
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 3295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109825
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1837
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 786
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 144
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24665
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19561
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
6410, 5641, 4274, 4122, 2695, 2611, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 12880736
gpgpu_n_tot_w_icount = 402523
gpgpu_n_stall_shd_mem = 165324
gpgpu_n_mem_read_local = 920
gpgpu_n_mem_write_local = 795
gpgpu_n_mem_read_global = 9774
gpgpu_n_mem_write_global = 15812
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 462272
gpgpu_n_store_insn = 330296
gpgpu_n_shmem_insn = 1482166
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29848
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 135476
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:122139	W0_Idle:1803859	W0_Scoreboard:1135847	W1:368	W2:7206	W3:117	W4:1014	W5:0	W6:0	W7:0	W8:48	W9:0	W10:0	W11:0	W12:0	W13:2618	W14:0	W15:0	W16:6929	W17:0	W18:0	W19:153	W20:288	W21:0	W22:0	W23:0	W24:1950	W25:0	W26:0	W27:0	W28:2646	W29:156	W30:2646	W31:276	W32:376108
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 78192 {8:9774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1448976 {40:5880,72:912,136:8442,}
traffic_breakdown_coretomem[INST_ACC_R] = 64312 {8:8039,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 78608 {136:578,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 7360 {8:920,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 108120 {136:795,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1329264 {136:9774,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121872 {8:15234,}
traffic_breakdown_memtocore[INST_ACC_R] = 1093304 {136:8039,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 125120 {136:920,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 6360 {8:795,}
maxmrqlatency = 510 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 347 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 158700 
mrq_lat_table:5921 	610 	517 	1444 	3177 	2711 	3035 	2618 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13294 	8066 	4595 	768 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18647 	3759 	2557 	4756 	2923 	2448 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4360 	4442 	1707 	185 	0 	0 	0 	21 	1222 	2213 	172 	2957 	1175 	5822 	2447 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	220 	40 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        44        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        44        40        64        64        64        64        64        64        64        64        48        48        64        64 
dram[4]:        64        64        44        40        64        64        64        64        64        64        64        64        64        50        64        64 
dram[5]:        64        64        44        40        64        64        64        64        64        64        64        64        64        48        64        64 
maximum service time to same row:
dram[0]:     13429      9377      9687      8567     10376     10416     10981     11578     10811     10934     11436     10826     11153     10499      9231      9800 
dram[1]:      8900     10265      8545      9010     10543     10594     10997     11931     10934     11304     12301     10804     10600     11215      9556     10279 
dram[2]:      8579      9134      9062      8294     10372     10753     11772     12176     11398     11499     10579     11435     10286     10272      7724     10653 
dram[3]:      8956      9078      9207      8500      6335      6764     11826     12773     11604     12239     11367     11050      9675      9014      7622      8831 
dram[4]:      8900      8286      8366      8664      8759      9109     10962     12640     11447     12583     10496     10807     10099      9698      8683      8532 
dram[5]:      9381     14100      8325     12599      7235      9581     11043     14293     10797     12357     10591     11492     10345      9252      8926      8656 
average row accesses per activate:
dram[0]:  7.181818  7.757576  7.619048  6.869565  5.115385  5.653846  5.393939  6.031250  6.772727  6.625000  5.442307  4.844828  4.392157  6.055555  6.333333  4.370968 
dram[1]:  6.097561  6.256410  9.777778  6.730769  4.382353  5.214286  4.285714  4.175000  4.870968  5.884615  3.813559  3.500000  4.017544  4.117647  5.113207  4.093750 
dram[2]:  5.295082  7.617647  6.090909  7.071429  4.571429  5.607143  6.483871  6.034483  5.454545  5.266667  5.783333  5.041667  5.185185  6.111111  5.661539  5.384615 
dram[3]:  6.710526  6.243902  6.807693  5.531250  5.275862  5.034483  6.034483  5.342105  6.590909  4.968750  5.377358  4.915254  5.173913  5.000000  5.407407  5.823529 
dram[4]:  6.794872  6.526316  5.866667  6.592593  4.566667  4.821429  4.594594  3.820000  6.260870  5.440000  3.971014  4.596774  5.285714  4.367347  5.634615  5.461538 
dram[5]:  7.351351  6.837838  7.304348  6.769231  5.653846  4.928571  5.400000  4.942857  5.758621  5.384615  5.185185  4.292308  4.543478  4.301887  4.288136  5.857143 
average row locality = 20466/3810 = 5.371654
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       130       138        94        94        64        71        78        83        70        75       118       123       104        99       128       126 
dram[1]:       140       136       102        99        72        72        73        85        75        71       114       119       107       100       129       128 
dram[2]:       170       148       112       112        75        77        94        84        82        77       159       116       123       106       172       132 
dram[3]:       136       137       100        98        75        67        77        90        68        70       117       119       100        98       128       128 
dram[4]:       141       134       102       103        68        66        83        89        70        71       121       119       101        95       133       125 
dram[5]:       147       139        97       103        74        65        87        83        78        65       120       126       100       107       122       135 
total reads: 9933
bank skew: 172/64 = 2.69
chip skew: 1839/1595 = 1.15
number of total write accesses:
dram[0]:       107       118        66        64        69        76       100       110        79        84       165       158       120       119       157       145 
dram[1]:       110       108        74        76        77        74        77        82        76        82       111       119       122       110       142       134 
dram[2]:       153       111        89        86        85        80       107        91        98        81       188       126       157       114       196       148 
dram[3]:       119       119        77        79        78        79        98       113        77        89       168       171       138       132       164       169 
dram[4]:       124       114        74        75        69        69        87       102        74        65       153       166       121       119       160       159 
dram[5]:       125       114        71        73        73        73       102        90        89        75       160       153       109       121       131       152 
total reads: 10533
bank skew: 196/64 = 3.06
chip skew: 1910/1574 = 1.21
average mf latency per bank:
dram[0]:        404       445       436       522       428       485       378       451       420       457       419       536       423       487       457       551
dram[1]:        371       433       408       505       402       492       391       434       376       464       427       524       377       462       416       506
dram[2]:        371       462       478       472       420       519       372       480       377       437       389       489       372       422       422       479
dram[3]:        450       403       476       450       443       466       495       372       464       418       586       431       459       436       527       507
dram[4]:        461       435       490       500       489       478       524       422       504       494       564       432       502       473       543       465
dram[5]:        434       394       474       429       439       418       425       380       431       419       511       407       486       391       548       421
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1284      1154
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1310      1146      1139      1178      1308      1059
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1306      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x80201a00, atomic=0 1 entries : 0x7fbc98762c90 :  mf: uid=420750, sid10:w02, part=0, addr=0x80201a40, load , size=32, unknown  status = IN_PARTITION_DRAM (158700), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209478 n_nop=202159 n_act=577 n_pre=561 n_req=3332 n_rd=3189 n_write=2992 bw_util=0.05901
n_activity=32640 dram_eff=0.3787
bk0: 260a 204078i bk1: 276a 203223i bk2: 188a 205503i bk3: 188a 205316i bk4: 128a 205696i bk5: 142a 205564i bk6: 156a 204724i bk7: 166a 204413i bk8: 140a 205600i bk9: 150a 205607i bk10: 236a 203378i bk11: 245a 203230i bk12: 208a 202922i bk13: 198a 203356i bk14: 256a 202641i bk15: 252a 202142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.15027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209478 n_nop=202191 n_act=670 n_pre=654 n_req=3196 n_rd=3244 n_write=2719 bw_util=0.05693
n_activity=33634 dram_eff=0.3546
bk0: 280a 204338i bk1: 272a 203679i bk2: 204a 205032i bk3: 198a 204877i bk4: 144a 205567i bk5: 144a 205507i bk6: 146a 205261i bk7: 170a 204532i bk8: 150a 205968i bk9: 142a 205656i bk10: 228a 204001i bk11: 238a 203627i bk12: 214a 203154i bk13: 200a 203424i bk14: 258a 202537i bk15: 256a 202401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.841401
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209478 n_nop=201242 n_act=657 n_pre=641 n_req=3749 n_rd=3678 n_write=3260 bw_util=0.06624
n_activity=38366 dram_eff=0.3617
bk0: 340a 202622i bk1: 296a 203516i bk2: 224a 204574i bk3: 224a 204216i bk4: 150a 205112i bk5: 154a 205422i bk6: 188a 204324i bk7: 168a 204649i bk8: 164a 204963i bk9: 154a 205385i bk10: 318a 201768i bk11: 232a 203339i bk12: 246a 202230i bk13: 212a 203286i bk14: 344a 201000i bk15: 264a 202290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.36515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209478 n_nop=201831 n_act=625 n_pre=609 n_req=3478 n_rd=3216 n_write=3197 bw_util=0.06123
n_activity=34525 dram_eff=0.3715
bk0: 272a 203726i bk1: 274a 203547i bk2: 200a 204844i bk3: 196a 204744i bk4: 150a 205201i bk5: 134a 205304i bk6: 154a 204716i bk7: 180a 204263i bk8: 136a 205743i bk9: 140a 205357i bk10: 234a 202868i bk11: 238a 202824i bk12: 200a 203167i bk13: 196a 202947i bk14: 256a 202114i bk15: 256a 202138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.253
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209478 n_nop=201935 n_act=653 n_pre=637 n_req=3352 n_rd=3242 n_write=3011 bw_util=0.0597
n_activity=35036 dram_eff=0.3569
bk0: 282a 203284i bk1: 268a 203486i bk2: 204a 205150i bk3: 206a 204852i bk4: 136a 205565i bk5: 132a 205738i bk6: 166a 204571i bk7: 178a 204365i bk8: 140a 205682i bk9: 142a 205646i bk10: 242a 203138i bk11: 238a 203029i bk12: 202a 203481i bk13: 190a 203367i bk14: 266a 202318i bk15: 250a 202383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.10524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209478 n_nop=201931 n_act=628 n_pre=612 n_req=3359 n_rd=3296 n_write=3011 bw_util=0.06022
n_activity=34141 dram_eff=0.3695
bk0: 294a 203645i bk1: 278a 203616i bk2: 194a 205203i bk3: 206a 204790i bk4: 148a 205493i bk5: 130a 205497i bk6: 174a 204387i bk7: 166a 204711i bk8: 156a 205034i bk9: 130a 205457i bk10: 240a 202860i bk11: 252a 202784i bk12: 200a 203304i bk13: 214a 202739i bk14: 244a 202159i bk15: 270a 201976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.07778

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2690, Miss = 786, Miss_rate = 0.292, Pending_hits = 229, Reservation_fails = 711
L2_cache_bank[1]: Access = 3179, Miss = 809, Miss_rate = 0.254, Pending_hits = 215, Reservation_fails = 857
L2_cache_bank[2]: Access = 2742, Miss = 812, Miss_rate = 0.296, Pending_hits = 124, Reservation_fails = 841
L2_cache_bank[3]: Access = 3069, Miss = 810, Miss_rate = 0.264, Pending_hits = 114, Reservation_fails = 755
L2_cache_bank[4]: Access = 2837, Miss = 987, Miss_rate = 0.348, Pending_hits = 265, Reservation_fails = 1023
L2_cache_bank[5]: Access = 3213, Miss = 852, Miss_rate = 0.265, Pending_hits = 140, Reservation_fails = 689
L2_cache_bank[6]: Access = 2981, Miss = 801, Miss_rate = 0.269, Pending_hits = 275, Reservation_fails = 965
L2_cache_bank[7]: Access = 2868, Miss = 807, Miss_rate = 0.281, Pending_hits = 292, Reservation_fails = 455
L2_cache_bank[8]: Access = 3019, Miss = 819, Miss_rate = 0.271, Pending_hits = 196, Reservation_fails = 900
L2_cache_bank[9]: Access = 2878, Miss = 802, Miss_rate = 0.279, Pending_hits = 211, Reservation_fails = 957
L2_cache_bank[10]: Access = 3181, Miss = 825, Miss_rate = 0.259, Pending_hits = 195, Reservation_fails = 863
L2_cache_bank[11]: Access = 2683, Miss = 823, Miss_rate = 0.307, Pending_hits = 175, Reservation_fails = 792
L2_total_cache_accesses = 35340
L2_total_cache_misses = 9933
L2_total_cache_miss_rate = 0.2811
L2_total_cache_pending_hits = 2431
L2_total_cache_reservation_fails = 9808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 804
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 389
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 240
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 547
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 567
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7534
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 356
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7743
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=109694
icnt_total_pkts_simt_to_mem=82304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.62328
	minimum = 6
	maximum = 41
Network latency average = 8.93917
	minimum = 6
	maximum = 34
Slowest packet = 65172
Flit latency average = 7.37289
	minimum = 6
	maximum = 34
Slowest flit = 178256
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0132156
	minimum = 0.00535378 (at node 1)
	maximum = 0.0219216 (at node 20)
Accepted packet rate average = 0.0132156
	minimum = 0.00528144 (at node 1)
	maximum = 0.0223557 (at node 20)
Injected flit rate average = 0.036828
	minimum = 0.00737954 (at node 1)
	maximum = 0.0743742 (at node 25)
Accepted flit rate average= 0.036828
	minimum = 0.0186659 (at node 22)
	maximum = 0.0646071 (at node 10)
Injected packet length average = 2.7867
Accepted packet length average = 2.7867
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4467 (9 samples)
	minimum = 6 (9 samples)
	maximum = 189.556 (9 samples)
Network latency average = 13.1904 (9 samples)
	minimum = 6 (9 samples)
	maximum = 168.111 (9 samples)
Flit latency average = 12.1707 (9 samples)
	minimum = 6 (9 samples)
	maximum = 165.667 (9 samples)
Fragmentation average = 0.13033 (9 samples)
	minimum = 0 (9 samples)
	maximum = 99.8889 (9 samples)
Injected packet rate average = 0.0163053 (9 samples)
	minimum = 0.00996315 (9 samples)
	maximum = 0.0231448 (9 samples)
Accepted packet rate average = 0.0163053 (9 samples)
	minimum = 0.00987542 (9 samples)
	maximum = 0.0230576 (9 samples)
Injected flit rate average = 0.0456503 (9 samples)
	minimum = 0.0212315 (9 samples)
	maximum = 0.0757567 (9 samples)
Accepted flit rate average = 0.0456503 (9 samples)
	minimum = 0.026716 (9 samples)
	maximum = 0.0793062 (9 samples)
Injected packet size average = 2.79971 (9 samples)
Accepted packet size average = 2.79971 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 2 sec (62 sec)
gpgpu_simulation_rate = 194940 (inst/sec)
gpgpu_simulation_rate = 2559 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
 sliding steps = 1 , gx = 1 , gy = 6 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (1,6,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,158701)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,158701)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,158701)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,158701)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,158701)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,158701)
GPGPU-Sim uArch: cycles simulated: 161201  inst.: 12131899 (ipc=18.2) sim_rate=192569 (inst/sec) elapsed = 0:0:01:03 / Wed Feb 11 18:15:24 2015
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,5,0) tid=(1,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,5,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 167201  inst.: 12275393 (ipc=22.2) sim_rate=191803 (inst/sec) elapsed = 0:0:01:04 / Wed Feb 11 18:15:25 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9482,158701), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9591,158701), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9609,158701), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9631,158701), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10393,158701), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12443,158701), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 2.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 12444
gpu_sim_insn = 212636
gpu_ipc =      17.0874
gpu_tot_sim_cycle = 171145
gpu_tot_sim_insn = 12298947
gpu_tot_ipc =      71.8627
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28643
gpu_stall_icnt2sh    = 24784
gpu_total_sim_rate=192171

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 233995
	L1I_total_cache_misses = 25150
	L1I_total_cache_miss_rate = 0.1075
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19561
L1D_cache:
	L1D_cache_core[0]: Access = 2786, Miss = 1874, Miss_rate = 0.673, Pending_hits = 16, Reservation_fails = 8651
	L1D_cache_core[1]: Access = 2812, Miss = 1936, Miss_rate = 0.688, Pending_hits = 20, Reservation_fails = 9087
	L1D_cache_core[2]: Access = 3056, Miss = 1965, Miss_rate = 0.643, Pending_hits = 37, Reservation_fails = 8559
	L1D_cache_core[3]: Access = 2568, Miss = 1723, Miss_rate = 0.671, Pending_hits = 14, Reservation_fails = 6915
	L1D_cache_core[4]: Access = 2637, Miss = 1817, Miss_rate = 0.689, Pending_hits = 17, Reservation_fails = 7193
	L1D_cache_core[5]: Access = 2853, Miss = 1865, Miss_rate = 0.654, Pending_hits = 28, Reservation_fails = 7310
	L1D_cache_core[6]: Access = 2498, Miss = 1676, Miss_rate = 0.671, Pending_hits = 11, Reservation_fails = 8647
	L1D_cache_core[7]: Access = 2517, Miss = 1729, Miss_rate = 0.687, Pending_hits = 11, Reservation_fails = 7487
	L1D_cache_core[8]: Access = 2733, Miss = 1762, Miss_rate = 0.645, Pending_hits = 35, Reservation_fails = 8347
	L1D_cache_core[9]: Access = 2596, Miss = 1770, Miss_rate = 0.682, Pending_hits = 16, Reservation_fails = 7848
	L1D_cache_core[10]: Access = 2577, Miss = 1769, Miss_rate = 0.686, Pending_hits = 17, Reservation_fails = 8074
	L1D_cache_core[11]: Access = 2823, Miss = 1828, Miss_rate = 0.648, Pending_hits = 28, Reservation_fails = 7168
	L1D_cache_core[12]: Access = 2530, Miss = 1702, Miss_rate = 0.673, Pending_hits = 11, Reservation_fails = 8495
	L1D_cache_core[13]: Access = 2591, Miss = 1811, Miss_rate = 0.699, Pending_hits = 11, Reservation_fails = 8418
	L1D_cache_core[14]: Access = 2719, Miss = 1752, Miss_rate = 0.644, Pending_hits = 39, Reservation_fails = 8595
	L1D_total_cache_accesses = 40296
	L1D_total_cache_misses = 26979
	L1D_total_cache_miss_rate = 0.6695
	L1D_total_cache_pending_hits = 311
	L1D_total_cache_reservation_fails = 120794
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7530
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 770
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 952
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 3295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109825
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1885
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 144
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 208845
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25150
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19561
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
7108, 6128, 4274, 4122, 2695, 2611, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 76, 76, 76, 76, 76, 76, 58, 58, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 38, 38, 38, 38, 38, 38, 29, 29, 
gpgpu_n_tot_thrd_icount = 13119744
gpgpu_n_tot_w_icount = 409992
gpgpu_n_stall_shd_mem = 166148
gpgpu_n_mem_read_local = 952
gpgpu_n_mem_write_local = 827
gpgpu_n_mem_read_global = 9869
gpgpu_n_mem_write_global = 15965
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 472128
gpgpu_n_store_insn = 334008
gpgpu_n_shmem_insn = 1510662
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30444
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 135704
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:122296	W0_Idle:1883174	W0_Scoreboard:1171234	W1:396	W2:7332	W3:117	W4:1068	W5:0	W6:0	W7:0	W8:72	W9:0	W10:0	W11:0	W12:0	W13:2646	W14:0	W15:0	W16:6978	W17:0	W18:0	W19:174	W20:432	W21:0	W22:0	W23:0	W24:2925	W25:0	W26:0	W27:0	W28:2646	W29:156	W30:2646	W31:297	W32:382107
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 78952 {8:9869,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1460112 {40:5952,72:936,136:8490,}
traffic_breakdown_coretomem[INST_ACC_R] = 66576 {8:8322,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 79832 {136:587,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 7616 {8:952,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 112472 {136:827,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1342184 {136:9869,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 123024 {8:15378,}
traffic_breakdown_memtocore[INST_ACC_R] = 1131792 {136:8322,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 129472 {136:952,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 6616 {8:827,}
maxmrqlatency = 510 
maxdqlatency = 0 
maxmflatency = 1530 
averagemflatency = 345 
max_icnt2mem_latency = 846 
max_icnt2sh_latency = 171144 
mrq_lat_table:6019 	622 	518 	1458 	3193 	2711 	3035 	2618 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13557 	8106 	4595 	768 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19168 	3833 	2557 	4756 	2923 	2448 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4473 	4456 	1707 	185 	0 	0 	0 	21 	1222 	2213 	172 	2957 	1175 	5822 	2623 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	236 	42 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        44        44        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        44        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        44        40        64        64        64        64        64        64        64        64        48        48        64        64 
dram[4]:        64        64        44        40        64        64        64        64        64        64        64        64        64        50        64        64 
dram[5]:        64        64        44        40        64        64        64        64        64        64        64        64        64        48        64        64 
maximum service time to same row:
dram[0]:     13429      9377      9687      8567     10376     10416     10981     11578     10811     10934     11436     10826     11153     10499      9231      9800 
dram[1]:      8900     10265      8545      9010     10543     10594     10997     11931     10934     11304     12301     10804     10600     11215      9556     10279 
dram[2]:      8579      9134      9062      8294     10372     10753     11772     12176     11398     11499     10579     11435     10286     10272      7724     10653 
dram[3]:      8956      9078      9207      8500      6335      6764     11826     12773     11604     12239     11367     11050      9675      9014      7622      8831 
dram[4]:      8900      8286      8366      8664      8759      9109     10962     12640     11447     12583     10496     10807     10099      9698      8683      8532 
dram[5]:      9381     14100      8325     12599      7235      9581     11043     14293     10797     12357     10591     11492     10345      9252      8926      8656 
average row accesses per activate:
dram[0]:  7.424242  7.757576  7.619048  6.869565  4.962963  5.653846  5.393939  5.909091  6.954545  6.708333  5.442307  4.844828  4.326923  6.055555  6.333333  4.370968 
dram[1]:  6.243902  6.256410  9.777778  6.730769  4.382353  5.214286  4.222222  4.121951  5.000000  6.038462  3.813559  3.507246  3.965517  4.117647  5.113207  4.093750 
dram[2]:  5.274194  7.617647  5.941176  7.142857  4.571429  5.607143  6.343750  6.034483  5.454545  5.161290  5.754098  5.102041  5.185185  6.111111  5.661539  5.222222 
dram[3]:  6.815790  6.243902  6.846154  5.393939  5.275862  5.034483  6.103448  5.230769  6.681818  4.968750  5.388889  4.933333  5.020833  4.936170  5.407407  5.823529 
dram[4]:  6.846154  6.526316  5.866667  6.592593  4.451613  4.821429  4.526316  3.820000  6.083333  5.600000  3.971429  4.587302  5.255814  4.294117  5.634615  5.461538 
dram[5]:  7.459459  6.837838  7.304348  6.769231  5.321429  4.928571  5.400000  4.861111  5.827586  5.222222  5.163636  4.292308  4.543478  4.296296  4.288136  5.857143 
average row locality = 20607/3846 = 5.358034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       134       138        94        94        64        71        78        84        72        76       118       123       104        99       128       126 
dram[1]:       143       136       102        99        72        72        74        86        77        73       114       121       107       100       129       128 
dram[2]:       172       148       112       113        75        77        95        84        82        78       161       120       123       106       172       132 
dram[3]:       138       137       100        98        75        67        78        90        69        70       120       122       101        99       128       128 
dram[4]:       142       134       102       103        68        66        84        89        71        73       123       121       103        97       133       125 
dram[5]:       149       139        97       103        74        65        87        84        79        65       122       126       100       109       122       135 
total reads: 9996
bank skew: 172/64 = 2.69
chip skew: 1850/1603 = 1.15
number of total write accesses:
dram[0]:       111       118        66        64        70        76       100       111        81        85       165       158       121       119       157       145 
dram[1]:       113       108        74        76        77        74        78        83        78        84       111       121       123       110       142       134 
dram[2]:       155       111        90        87        85        80       108        91        98        82       190       130       157       114       196       150 
dram[3]:       121       119        78        80        78        79        99       114        78        89       171       174       140       133       164       169 
dram[4]:       125       114        74        75        70        69        88       102        75        67       155       168       123       122       160       159 
dram[5]:       127       114        71        73        75        73       102        91        90        76       162       153       109       123       131       152 
total reads: 10611
bank skew: 196/64 = 3.06
chip skew: 1924/1586 = 1.21
average mf latency per bank:
dram[0]:        399       448       436       522       425       485       383       452       425       466       419       536       421       487       457       551
dram[1]:        370       435       408       505       402       492       389       432       387       470       429       518       375       462       416       506
dram[2]:        369       464       476       467       420       519       371       482       387       442       388       479       372       422       422       476
dram[3]:        449       403       473       447       443       466       492       372       466       426       577       426       455       433       527       507
dram[4]:        462       435       490       500       486       478       519       423       507       490       557       429       496       464       543       465
dram[5]:        432       399       474       429       433       418       431       383       433       425       506       407       486       387       548       421
maximum mf latency per bank:
dram[0]:       1289      1185      1015      1079      1200      1273      1381      1290      1215      1186      1285      1343      1258      1187      1092      1098
dram[1]:       1222      1166      1085      1127      1255      1253      1091      1302      1189      1261      1268      1528      1030      1314       995      1012
dram[2]:       1250      1369      1166      1177      1200      1377      1121      1208      1246      1460      1282      1424      1143      1142      1284      1154
dram[3]:       1061      1188      1169       965      1247      1290      1084      1140      1213      1222      1310      1146      1139      1178      1308      1059
dram[4]:       1298      1149      1352      1100      1393      1339      1333      1272      1325      1323      1530      1353      1450      1274      1306      1162
dram[5]:       1084      1198      1176      1195      1236      1246      1118      1271      1276      1198      1342      1105      1239      1159      1095      1051

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225903 n_nop=218544 n_act=580 n_pre=564 n_req=3350 n_rd=3206 n_write=3009 bw_util=0.05502
n_activity=32955 dram_eff=0.3772
bk0: 268a 220436i bk1: 276a 219649i bk2: 188a 221929i bk3: 188a 221743i bk4: 128a 222098i bk5: 142a 221988i bk6: 156a 221149i bk7: 168a 220804i bk8: 144a 221991i bk9: 152a 222016i bk10: 236a 219802i bk11: 246a 219652i bk12: 208a 219315i bk13: 198a 219778i bk14: 256a 219064i bk15: 252a 218566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.06675
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225903 n_nop=218568 n_act=674 n_pre=658 n_req=3219 n_rd=3266 n_write=2737 bw_util=0.05315
n_activity=34021 dram_eff=0.3529
bk0: 286a 220713i bk1: 272a 220102i bk2: 204a 221456i bk3: 198a 221301i bk4: 144a 221994i bk5: 144a 221934i bk6: 148a 221655i bk7: 172a 220924i bk8: 154a 222363i bk9: 146a 222051i bk10: 228a 220427i bk11: 242a 219997i bk12: 214a 219555i bk13: 200a 219846i bk14: 258a 218960i bk15: 256a 218824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.780508
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225903 n_nop=217605 n_act=665 n_pre=649 n_req=3774 n_rd=3700 n_write=3284 bw_util=0.06183
n_activity=38870 dram_eff=0.3594
bk0: 344a 218988i bk1: 296a 219939i bk2: 224a 220970i bk3: 226a 220622i bk4: 150a 221536i bk5: 154a 221846i bk6: 190a 220712i bk7: 168a 221074i bk8: 164a 221390i bk9: 156a 221775i bk10: 322a 218143i bk11: 240a 219672i bk12: 246a 218654i bk13: 212a 219710i bk14: 344a 217425i bk15: 264a 218656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.26654
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225903 n_nop=218192 n_act=632 n_pre=616 n_req=3506 n_rd=3240 n_write=3223 bw_util=0.05722
n_activity=34930 dram_eff=0.3701
bk0: 276a 220101i bk1: 274a 219972i bk2: 200a 221265i bk3: 196a 221142i bk4: 150a 221626i bk5: 134a 221730i bk6: 156a 221127i bk7: 180a 220661i bk8: 138a 222154i bk9: 140a 221783i bk10: 240a 219221i bk11: 244a 219170i bk12: 202a 219510i bk13: 198a 219325i bk14: 256a 218537i bk15: 256a 218562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.16241
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80077080, atomic=0 1 entries : 0x7fbc9876dbd0 :  mf: uid=425838, sid02:w00, part=4, addr=0x800770a0, load , size=32, unknown  status = IN_PARTITION_DRAM (171142), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225903 n_nop=218297 n_act=661 n_pre=645 n_req=3380 n_rd=3268 n_write=3032 bw_util=0.05578
n_activity=35492 dram_eff=0.355
bk0: 284a 219690i bk1: 268a 219911i bk2: 204a 221575i bk3: 206a 221277i bk4: 136a 221961i bk5: 132a 222162i bk6: 168a 220962i bk7: 178a 220792i bk8: 142a 222074i bk9: 146a 222040i bk10: 246a 219476i bk11: 242a 219403i bk12: 206a 219853i bk13: 194a 219673i bk14: 266a 218738i bk15: 250a 218807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.02584
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225903 n_nop=218312 n_act=634 n_pre=618 n_req=3378 n_rd=3312 n_write=3027 bw_util=0.05612
n_activity=34441 dram_eff=0.3681
bk0: 298a 220016i bk1: 278a 220040i bk2: 194a 221629i bk3: 206a 221216i bk4: 148a 221861i bk5: 130a 221919i bk6: 174a 220813i bk7: 168a 221103i bk8: 158a 221446i bk9: 130a 221856i bk10: 244a 219231i bk11: 252a 219208i bk12: 200a 219729i bk13: 218a 219106i bk14: 244a 218581i bk15: 270a 218400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.999836

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2744, Miss = 792, Miss_rate = 0.289, Pending_hits = 233, Reservation_fails = 711
L2_cache_bank[1]: Access = 3228, Miss = 811, Miss_rate = 0.251, Pending_hits = 215, Reservation_fails = 857
L2_cache_bank[2]: Access = 2795, Miss = 818, Miss_rate = 0.293, Pending_hits = 127, Reservation_fails = 841
L2_cache_bank[3]: Access = 3121, Miss = 815, Miss_rate = 0.261, Pending_hits = 114, Reservation_fails = 755
L2_cache_bank[4]: Access = 2884, Miss = 992, Miss_rate = 0.344, Pending_hits = 265, Reservation_fails = 1023
L2_cache_bank[5]: Access = 3267, Miss = 858, Miss_rate = 0.263, Pending_hits = 140, Reservation_fails = 689
L2_cache_bank[6]: Access = 3030, Miss = 809, Miss_rate = 0.267, Pending_hits = 275, Reservation_fails = 965
L2_cache_bank[7]: Access = 2903, Miss = 811, Miss_rate = 0.279, Pending_hits = 292, Reservation_fails = 455
L2_cache_bank[8]: Access = 3075, Miss = 826, Miss_rate = 0.269, Pending_hits = 196, Reservation_fails = 900
L2_cache_bank[9]: Access = 2913, Miss = 808, Miss_rate = 0.277, Pending_hits = 211, Reservation_fails = 957
L2_cache_bank[10]: Access = 3244, Miss = 830, Miss_rate = 0.256, Pending_hits = 195, Reservation_fails = 863
L2_cache_bank[11]: Access = 2731, Miss = 826, Miss_rate = 0.302, Pending_hits = 175, Reservation_fails = 792
L2_total_cache_accesses = 35935
L2_total_cache_misses = 9996
L2_total_cache_miss_rate = 0.2782
L2_total_cache_pending_hits = 2438
L2_total_cache_reservation_fails = 9808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 829
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 389
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 258
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 557
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 575
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7817
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 356
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7743
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=111920
icnt_total_pkts_simt_to_mem=83375
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71465
	minimum = 6
	maximum = 24
Network latency average = 8.25402
	minimum = 6
	maximum = 22
Slowest packet = 70104
Flit latency average = 6.50106
	minimum = 6
	maximum = 18
Slowest flit = 193267
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00351501
	minimum = 0 (at node 3)
	maximum = 0.00916104 (at node 2)
Accepted packet rate average = 0.00351501
	minimum = 0 (at node 3)
	maximum = 0.0088396 (at node 2)
Injected flit rate average = 0.00981285
	minimum = 0 (at node 3)
	maximum = 0.0198489 (at node 25)
Accepted flit rate average= 0.00981285
	minimum = 0 (at node 3)
	maximum = 0.0339119 (at node 2)
Injected packet length average = 2.7917
Accepted packet length average = 2.7917
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6735 (10 samples)
	minimum = 6 (10 samples)
	maximum = 173 (10 samples)
Network latency average = 12.6968 (10 samples)
	minimum = 6 (10 samples)
	maximum = 153.5 (10 samples)
Flit latency average = 11.6037 (10 samples)
	minimum = 6 (10 samples)
	maximum = 150.9 (10 samples)
Fragmentation average = 0.117297 (10 samples)
	minimum = 0 (10 samples)
	maximum = 89.9 (10 samples)
Injected packet rate average = 0.0150263 (10 samples)
	minimum = 0.00896684 (10 samples)
	maximum = 0.0217464 (10 samples)
Accepted packet rate average = 0.0150263 (10 samples)
	minimum = 0.00888788 (10 samples)
	maximum = 0.0216358 (10 samples)
Injected flit rate average = 0.0420666 (10 samples)
	minimum = 0.0191083 (10 samples)
	maximum = 0.0701659 (10 samples)
Accepted flit rate average = 0.0420666 (10 samples)
	minimum = 0.0240444 (10 samples)
	maximum = 0.0747667 (10 samples)
Injected packet size average = 2.79953 (10 samples)
Accepted packet size average = 2.79953 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 4 sec (64 sec)
gpgpu_simulation_rate = 192171 (inst/sec)
gpgpu_simulation_rate = 2674 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
Writing to 192.bmp.dwt.r (192 x 192)

Writing to 192.bmp.dwt.g (192 x 192)

Writing to 192.bmp.dwt.b (192 x 192)
